Index: compiler/arm/cpuinfo.pas
===================================================================
--- compiler/arm/cpuinfo.pas	(revision 42324)
+++ compiler/arm/cpuinfo.pas	(working copy)
@@ -336,6 +336,120 @@
       ct_stm32f756xe,
       ct_stm32f756xg,
 
+
+      { STMicroelectronics L4 }
+      ct_stm32l431cb,
+      ct_stm32l431cc,
+      ct_stm32l431kb,
+      ct_stm32l431kc,
+      ct_stm32l431rb,
+      ct_stm32l431rc,
+      ct_stm32l431vc,
+      ct_stm32l432kb,
+      ct_stm32l432kc,
+      ct_stm32l433cb,
+      ct_stm32l433cc,
+      ct_stm32l433rb,
+      ct_stm32l433rc,
+      ct_stm32l433vc,
+      ct_stm32l442kc,
+      ct_stm32l443cc,
+      ct_stm32l443rc,
+      ct_stm32l443vc,
+      ct_stm32l451cc,
+      ct_stm32l451ce,
+      ct_stm32l451rc,
+      ct_stm32l451re,
+      ct_stm32l451vc,
+      ct_stm32l451ve,
+      ct_stm32l452cc,
+      ct_stm32l452ce,
+      ct_stm32l452rc,
+      ct_stm32l452re,
+      ct_stm32l452vc,
+      ct_stm32l452ve,
+      ct_stm32l462ce,
+      ct_stm32l462re,
+      ct_stm32l462ve,
+      ct_stm32l471qe,
+      ct_stm32l471qg,
+      ct_stm32l471re,
+      ct_stm32l471rg,
+      ct_stm32l471ve,
+      ct_stm32l471vg,
+      ct_stm32l471ze,
+      ct_stm32l471zg,
+      ct_stm32l475rc,
+      ct_stm32l475re,
+      ct_stm32l475rg,
+      ct_stm32l475vc,
+      ct_stm32l475ve,
+      ct_stm32l475vg,
+      ct_stm32l476je,
+      ct_stm32l476jg,
+      ct_stm32l476me,
+      ct_stm32l476mg,
+      ct_stm32l476qe,
+      ct_stm32l476qg,
+      ct_stm32l476rc,
+      ct_stm32l476re,
+      ct_stm32l476rg,
+      ct_stm32l476vc,
+      ct_stm32l476ve,
+      ct_stm32l476vg,
+      ct_stm32l476ze,
+      ct_stm32l476zg,
+      ct_stm32l485jc,
+      ct_stm32l485je,
+      ct_stm32l486jg,
+      ct_stm32l486qg,
+      ct_stm32l486rg,
+      ct_stm32l486vg,
+      ct_stm32l486zg,
+      ct_stm32l496ae,
+      ct_stm32l496ag,
+      ct_stm32l496qe,
+      ct_stm32l496qg,
+      ct_stm32l496re,
+      ct_stm32l496rg,
+      ct_stm32l496ve,
+      ct_stm32l496vg,
+      ct_stm32l496ze,
+      ct_stm32l496zg,
+      ct_stm32l4a6ag,
+      ct_stm32l4a6qg,
+      ct_stm32l4a6rg,
+      ct_stm32l4a6vg,
+      ct_stm32l4a6zg,
+      ct_stm32l4r5ag,
+      ct_stm32l4r5ai,
+      ct_stm32l4r5qg,
+      ct_stm32l4r5qi,
+      ct_stm32l4r5vg,
+      ct_stm32l4r5vi,
+      ct_stm32l4r5zg,
+      ct_stm32l4r5zi,
+      ct_stm32l4r7ai,
+      ct_stm32l4r7vi,
+      ct_stm32l4r7zi,
+      ct_stm32l4r9ag,
+      ct_stm32l4r9ai,
+      ct_stm32l4r9vg,
+      ct_stm32l4r9vi,
+      ct_stm32l4r9zg,
+      ct_stm32l4r9zi,
+      ct_stm32l4s5ai,
+      ct_stm32l4s5qi,
+      ct_stm32l4s5vi,
+      ct_stm32l4s5zi,
+      ct_stm32l4s7ai,
+      ct_stm32l4s7vi,
+      ct_stm32l4s7zi,
+      ct_stm32l4s9ai,
+      ct_stm32l4s9vi,
+      ct_stm32l4s9zi,
+      ct_nucleol432kc,
+
       { TI - Fury Class - 64 K Flash, 16 K SRAM Devices }
       ct_lm3s1110,
       ct_lm3s1133,
@@ -852,6 +966,118 @@
       (controllertypestr:'STM32F756XE';     controllerunitstr:'STM32F756';        cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20010000; sramsize:$00040000),
       (controllertypestr:'STM32F756XG';     controllerunitstr:'STM32F756';        cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20010000; sramsize:$00040000),
 
+      { STM32L4xx Family }
+      (controllertypestr:'STM32L431CB'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L431CC'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L431KB'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L431KC'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L431RB'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L431RC'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L431VC'         ;controllerunitstr:'STM32L431XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L432KB'         ;controllerunitstr:'STM32L432XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L432KC'         ;controllerunitstr:'STM32L432XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L433CB'         ;controllerunitstr:'STM32L433XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L433CC'         ;controllerunitstr:'STM32L433XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L433RB'         ;controllerunitstr:'STM32L433XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L433RC'         ;controllerunitstr:'STM32L433XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L433VC'         ;controllerunitstr:'STM32L433XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L442KC'         ;controllerunitstr:'STM32L442XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L443CC'         ;controllerunitstr:'STM32L443XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L443RC'         ;controllerunitstr:'STM32L443XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L443VC'         ;controllerunitstr:'STM32L443XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
+      (controllertypestr:'STM32L451CC'         ;controllerunitstr:'STM32L451XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L451CE'         ;controllerunitstr:'STM32L451XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L451RC'         ;controllerunitstr:'STM32L451XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L451RE'         ;controllerunitstr:'STM32L451XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L451VC'         ;controllerunitstr:'STM32L451XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L451VE'         ;controllerunitstr:'STM32L451XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L452CC'         ;controllerunitstr:'STM32L452XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L452CE'         ;controllerunitstr:'STM32L452XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L452RC'         ;controllerunitstr:'STM32L452XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L452RE'         ;controllerunitstr:'STM32L452XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L452VC'         ;controllerunitstr:'STM32L452XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L452VE'         ;controllerunitstr:'STM32L452XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L462CE'         ;controllerunitstr:'STM32L462XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L462RE'         ;controllerunitstr:'STM32L462XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L462VE'         ;controllerunitstr:'STM32L462XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00080000; srambase:$20000000; sramsize:$00020000),
+      (controllertypestr:'STM32L471QE'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471QG'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471RE'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471RG'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471VE'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471VG'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471ZE'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L471ZG'         ;controllerunitstr:'STM32L471XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L475RC'         ;controllerunitstr:'STM32L475XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L475RE'         ;controllerunitstr:'STM32L475XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L475RG'         ;controllerunitstr:'STM32L475XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L475VC'         ;controllerunitstr:'STM32L475XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L475VE'         ;controllerunitstr:'STM32L475XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L475VG'         ;controllerunitstr:'STM32L475XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476JE'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476JG'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476ME'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476MG'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476QE'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476QG'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476RC'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476RE'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476RG'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476VC'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476VE'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476VG'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476ZE'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L476ZG'         ;controllerunitstr:'STM32L476XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L485JC'         ;controllerunitstr:'STM32L485XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L485JE'         ;controllerunitstr:'STM32L485XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L486JG'         ;controllerunitstr:'STM32L486XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L486QG'         ;controllerunitstr:'STM32L486XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L486RG'         ;controllerunitstr:'STM32L486XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L486VG'         ;controllerunitstr:'STM32L486XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L486ZG'         ;controllerunitstr:'STM32L486XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00018000),
+      (controllertypestr:'STM32L496AE'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496AG'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496QE'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496QG'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496RE'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496RG'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496VE'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496VG'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496ZE'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L496ZG'         ;controllerunitstr:'STM32L496XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L4A6AG'         ;controllerunitstr:'STM32L4A6XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L4A6QG'         ;controllerunitstr:'STM32L4A6XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L4A6RG'         ;controllerunitstr:'STM32L4A6XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L4A6VG'         ;controllerunitstr:'STM32L4A6XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L4A6ZG'         ;controllerunitstr:'STM32L4A6XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00100000; srambase:$20000000; sramsize:$00040000),
+      (controllertypestr:'STM32L4R5AG'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5AI'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5QG'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5QI'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5VG'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5VI'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5ZG'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R5ZI'         ;controllerunitstr:'STM32L4R5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R7AI'         ;controllerunitstr:'STM32L4R7XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R7VI'         ;controllerunitstr:'STM32L4R7XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R7ZI'         ;controllerunitstr:'STM32L4R7XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R9AG'         ;controllerunitstr:'STM32L4R9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R9AI'         ;controllerunitstr:'STM32L4R9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R9VG'         ;controllerunitstr:'STM32L4R9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R9VI'         ;controllerunitstr:'STM32L4R9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R9ZG'         ;controllerunitstr:'STM32L4R9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4R9ZI'         ;controllerunitstr:'STM32L4R9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S5AI'         ;controllerunitstr:'STM32L4S5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S5QI'         ;controllerunitstr:'STM32L4S5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S5VI'         ;controllerunitstr:'STM32L4S5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S5ZI'         ;controllerunitstr:'STM32L4S5XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S7AI'         ;controllerunitstr:'STM32L4S7XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S7VI'         ;controllerunitstr:'STM32L4S7XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S7ZI'         ;controllerunitstr:'STM32L4S7XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S9AI'         ;controllerunitstr:'STM32L4S9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S9VI'         ;controllerunitstr:'STM32L4S9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'STM32L4S9ZI'         ;controllerunitstr:'STM32L4S9XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00200000; srambase:$20000000; sramsize:$00030000),
+      (controllertypestr:'NUCLEOL432KC'         ;controllerunitstr:'STM32L432XX'  ; cputype:cpu_armv7em; fputype:fpu_soft; flashbase:$08000000; flashsize:$00040000; srambase:$20000000; sramsize:$0000C000),
       (controllertypestr:'LM3S1110';	controllerunitstr:'LM3FURY';	cputype:cpu_armv7m; fputype:fpu_soft; flashbase:$00000000;	flashsize:$00010000;	srambase:$20000000;	sramsize:$00004000),
       (controllertypestr:'LM3S1133';	controllerunitstr:'LM3FURY';	cputype:cpu_armv7m; fputype:fpu_soft; flashbase:$00000000;	flashsize:$00010000;	srambase:$20000000;	sramsize:$00004000),
       (controllertypestr:'LM3S1138';	controllerunitstr:'LM3FURY';	cputype:cpu_armv7m; fputype:fpu_soft; flashbase:$00000000;	flashsize:$00010000;	srambase:$20000000;	sramsize:$00004000),
Index: compiler/systems/t_embed.pas
===================================================================
--- compiler/systems/t_embed.pas	(revision 42324)
+++ compiler/systems/t_embed.pas	(working copy)
@@ -471,6 +471,120 @@
       ct_stm32f756xe,
       ct_stm32f756xg,
 
+
+      { STMicroelectronics L4 }
+      ct_stm32l431cb,
+      ct_stm32l431cc,
+      ct_stm32l431kb,
+      ct_stm32l431kc,
+      ct_stm32l431rb,
+      ct_stm32l431rc,
+      ct_stm32l431vc,
+      ct_stm32l432kb,
+      ct_stm32l432kc,
+      ct_stm32l433cb,
+      ct_stm32l433cc,
+      ct_stm32l433rb,
+      ct_stm32l433rc,
+      ct_stm32l433vc,
+      ct_stm32l442kc,
+      ct_stm32l443cc,
+      ct_stm32l443rc,
+      ct_stm32l443vc,
+      ct_stm32l451cc,
+      ct_stm32l451ce,
+      ct_stm32l451rc,
+      ct_stm32l451re,
+      ct_stm32l451vc,
+      ct_stm32l451ve,
+      ct_stm32l452cc,
+      ct_stm32l452ce,
+      ct_stm32l452rc,
+      ct_stm32l452re,
+      ct_stm32l452vc,
+      ct_stm32l452ve,
+      ct_stm32l462ce,
+      ct_stm32l462re,
+      ct_stm32l462ve,
+      ct_stm32l471qe,
+      ct_stm32l471qg,
+      ct_stm32l471re,
+      ct_stm32l471rg,
+      ct_stm32l471ve,
+      ct_stm32l471vg,
+      ct_stm32l471ze,
+      ct_stm32l471zg,
+      ct_stm32l475rc,
+      ct_stm32l475re,
+      ct_stm32l475rg,
+      ct_stm32l475vc,
+      ct_stm32l475ve,
+      ct_stm32l475vg,
+      ct_stm32l476je,
+      ct_stm32l476jg,
+      ct_stm32l476me,
+      ct_stm32l476mg,
+      ct_stm32l476qe,
+      ct_stm32l476qg,
+      ct_stm32l476rc,
+      ct_stm32l476re,
+      ct_stm32l476rg,
+      ct_stm32l476vc,
+      ct_stm32l476ve,
+      ct_stm32l476vg,
+      ct_stm32l476ze,
+      ct_stm32l476zg,
+      ct_stm32l485jc,
+      ct_stm32l485je,
+      ct_stm32l486jg,
+      ct_stm32l486qg,
+      ct_stm32l486rg,
+      ct_stm32l486vg,
+      ct_stm32l486zg,
+      ct_stm32l496ae,
+      ct_stm32l496ag,
+      ct_stm32l496qe,
+      ct_stm32l496qg,
+      ct_stm32l496re,
+      ct_stm32l496rg,
+      ct_stm32l496ve,
+      ct_stm32l496vg,
+      ct_stm32l496ze,
+      ct_stm32l496zg,
+      ct_stm32l4a6ag,
+      ct_stm32l4a6qg,
+      ct_stm32l4a6rg,
+      ct_stm32l4a6vg,
+      ct_stm32l4a6zg,
+      ct_stm32l4r5ag,
+      ct_stm32l4r5ai,
+      ct_stm32l4r5qg,
+      ct_stm32l4r5qi,
+      ct_stm32l4r5vg,
+      ct_stm32l4r5vi,
+      ct_stm32l4r5zg,
+      ct_stm32l4r5zi,
+      ct_stm32l4r7ai,
+      ct_stm32l4r7vi,
+      ct_stm32l4r7zi,
+      ct_stm32l4r9ag,
+      ct_stm32l4r9ai,
+      ct_stm32l4r9vg,
+      ct_stm32l4r9vi,
+      ct_stm32l4r9zg,
+      ct_stm32l4r9zi,
+      ct_stm32l4s5ai,
+      ct_stm32l4s5qi,
+      ct_stm32l4s5vi,
+      ct_stm32l4s5zi,
+      ct_stm32l4s7ai,
+      ct_stm32l4s7vi,
+      ct_stm32l4s7zi,
+      ct_stm32l4s9ai,
+      ct_stm32l4s9vi,
+      ct_stm32l4s9zi,
+      ct_nucleol432kc,
+
       { TI - 64 K Flash, 16 K SRAM Devices }
       ct_lm3s1110,
       ct_lm3s1133,
Index: rtl/embedded/Makefile
===================================================================
--- rtl/embedded/Makefile	(revision 42324)
+++ rtl/embedded/Makefile	(working copy)
@@ -361,6 +361,8 @@
 endif
 ifeq ($(SUBARCH),armv7em)
 CPU_UNITS=lm4f120 xmc4500 mk20d5 mk20d7 mk22f51212 mk64f12 stm32f401xx stm32f407xx stm32f411xe stm32f429xx stm32f446xx stm32f745 stm32f746 stm32f756 nrf52 cortexm3 cortexm4 cortexm7 # thumb2_bare
+CPU_UNITS+=stm32l431xx stm32l432xx stm32l433xx stm32l442xx stm32l443xx stm32l451xx stm32l452xx stm32l462xx stm32l471xx stm32l475xx stm32l476xx stm32l485xx stm32l486xx stm32l496xx stm32l4a6xx
+CPU_UNITS+=stm32l4r7xx stm32l4r9xx stm32l4s5xx stm32l4s7xx stm32l4s9xx
 CPU_UNITS_DEFINED=1
 endif
 ifeq ($(SUBARCH),armv4t)
Index: rtl/embedded/Makefile.fpc
===================================================================
--- rtl/embedded/Makefile.fpc	(revision 42324)
+++ rtl/embedded/Makefile.fpc	(working copy)
@@ -76,6 +76,8 @@
 endif
 ifeq ($(SUBARCH),armv7em)
 CPU_UNITS=lm4f120 xmc4500 mk20d5 mk20d7 mk22f51212 mk64f12 stm32f401xx stm32f407xx stm32f411xe stm32f429xx stm32f446xx stm32f745 stm32f746 stm32f756 nrf52 cortexm3 cortexm4 cortexm7 # thumb2_bare
+CPU_UNITS+=stm32l431xx stm32l432xx stm32l433xx stm32l442xx stm32l443xx stm32l451xx stm32l452xx stm32l462xx stm32l471xx stm32l475xx stm32l476xx stm32l485xx stm32l486xx stm32l496xx
+
 CPU_UNITS_DEFINED=1
 endif
 ifeq ($(SUBARCH),armv4t)
Index: rtl/embedded/arm/stm32l431xx.pp
===================================================================
--- rtl/embedded/arm/stm32l431xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l431xx.pp	(working copy)
@@ -0,0 +1,1180 @@
+unit stm32l431xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l431xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L431xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82                   // CRS global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 256 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 48 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(16 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long 0
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SDMMC1_interrupt
+  .long 0
+  .long SPI3_interrupt
+  .long 0
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long 0
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SDMMC1_interrupt
+  .weak SPI3_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l432xx.pp
===================================================================
--- rtl/embedded/arm/stm32l432xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l432xx.pp	(working copy)
@@ -0,0 +1,1157 @@
+unit stm32l432xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l432xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L432xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    USB_IRQn   = 67,                  // USB event Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82                   // CRS global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TUSB_Registers = record
+    EP0R       : word;                // USB Endpoint 0 register
+    RESERVED0  : word;                // Reserved
+    EP1R       : word;                // USB Endpoint 1 register
+    RESERVED1  : word;                // Reserved
+    EP2R       : word;                // USB Endpoint 2 register
+    RESERVED2  : word;                // Reserved
+    EP3R       : word;                // USB Endpoint 3 register
+    RESERVED3  : word;                // Reserved
+    EP4R       : word;                // USB Endpoint 4 register
+    RESERVED4  : word;                // Reserved
+    EP5R       : word;                // USB Endpoint 5 register
+    RESERVED5  : word;                // Reserved
+    EP6R       : word;                // USB Endpoint 6 register
+    RESERVED6  : word;                // Reserved
+    EP7R       : word;                // USB Endpoint 7 register
+    RESERVED7  : array[0..16] of word; // Reserved
+    CNTR       : word;                // Control register
+    RESERVED8  : word;                // Reserved
+    ISTR       : word;                // Interrupt status register
+    RESERVED9  : word;                // Reserved
+    FNR        : word;                // Frame number register
+    RESERVEDA  : word;                // Reserved
+    DADDR      : word;                // Device address register
+    RESERVEDB  : word;                // Reserved
+    BTABLE     : word;                // Buffer Table address register
+    RESERVEDC  : word;                // Reserved
+    LPMCSR     : word;                // LPM Control and Status register
+    RESERVEDD  : word;                // Reserved
+    BCDR       : word;                // Battery Charging detector register
+    RESERVEDE  : word;                // Reserved
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 256 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 48 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(16 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  USB_BASE     = APB1PERIPH_BASE + $6800; // USB_IP Peripheral Registers base address
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  USB          : TUSB_Registers absolute USB_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure USB_interrupt; external name 'USB_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long 0
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long 0
+  .long 0
+  .long SPI1_interrupt
+  .long 0
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long 0
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SPI3_interrupt
+  .long 0
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long USB_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak SPI1_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SPI3_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak USB_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set USB_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l433xx.pp
===================================================================
--- rtl/embedded/arm/stm32l433xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l433xx.pp	(working copy)
@@ -0,0 +1,1234 @@
+unit stm32l433xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l433xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L433xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    USB_IRQn   = 67,                  // USB event Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    LCD_IRQn   = 78,                  // LCD global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82                   // CRS global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLCD_Registers = record
+    CR         : longword;            // LCD control register
+    FCR        : longword;            // LCD frame control register
+    SR         : longword;            // LCD status register
+    CLR        : longword;            // LCD clear register
+    RESERVED   : longword;            // Reserved
+    RAM        : array[0..15] of longword; // LCD display memory
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TUSB_Registers = record
+    EP0R       : word;                // USB Endpoint 0 register
+    RESERVED0  : word;                // Reserved
+    EP1R       : word;                // USB Endpoint 1 register
+    RESERVED1  : word;                // Reserved
+    EP2R       : word;                // USB Endpoint 2 register
+    RESERVED2  : word;                // Reserved
+    EP3R       : word;                // USB Endpoint 3 register
+    RESERVED3  : word;                // Reserved
+    EP4R       : word;                // USB Endpoint 4 register
+    RESERVED4  : word;                // Reserved
+    EP5R       : word;                // USB Endpoint 5 register
+    RESERVED5  : word;                // Reserved
+    EP6R       : word;                // USB Endpoint 6 register
+    RESERVED6  : word;                // Reserved
+    EP7R       : word;                // USB Endpoint 7 register
+    RESERVED7  : array[0..16] of word; // Reserved
+    CNTR       : word;                // Control register
+    RESERVED8  : word;                // Reserved
+    ISTR       : word;                // Interrupt status register
+    RESERVED9  : word;                // Reserved
+    FNR        : word;                // Frame number register
+    RESERVEDA  : word;                // Reserved
+    DADDR      : word;                // Device address register
+    RESERVEDB  : word;                // Reserved
+    BTABLE     : word;                // Buffer Table address register
+    RESERVEDC  : word;                // Reserved
+    LPMCSR     : word;                // LPM Control and Status register
+    RESERVEDD  : word;                // Reserved
+    BCDR       : word;                // Battery Charging detector register
+    RESERVEDE  : word;                // Reserved
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 256 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 48 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(16 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  LCD_BASE     = APB1PERIPH_BASE + $2400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  USB_BASE     = APB1PERIPH_BASE + $6800; // USB_IP Peripheral Registers base address
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  LCD          : TLCD_Registers absolute LCD_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  USB          : TUSB_Registers absolute USB_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure USB_interrupt; external name 'USB_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure LCD_interrupt; external name 'LCD_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long 0
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SDMMC1_interrupt
+  .long 0
+  .long SPI3_interrupt
+  .long 0
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long USB_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long LCD_interrupt
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SDMMC1_interrupt
+  .weak SPI3_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak USB_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak LCD_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set USB_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set LCD_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l442xx.pp
===================================================================
--- rtl/embedded/arm/stm32l442xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l442xx.pp	(working copy)
@@ -0,0 +1,1190 @@
+unit stm32l442xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l442xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L442xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    USB_IRQn   = 67,                  // USB event Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82                   // CRS global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TUSB_Registers = record
+    EP0R       : word;                // USB Endpoint 0 register
+    RESERVED0  : word;                // Reserved
+    EP1R       : word;                // USB Endpoint 1 register
+    RESERVED1  : word;                // Reserved
+    EP2R       : word;                // USB Endpoint 2 register
+    RESERVED2  : word;                // Reserved
+    EP3R       : word;                // USB Endpoint 3 register
+    RESERVED3  : word;                // Reserved
+    EP4R       : word;                // USB Endpoint 4 register
+    RESERVED4  : word;                // Reserved
+    EP5R       : word;                // USB Endpoint 5 register
+    RESERVED5  : word;                // Reserved
+    EP6R       : word;                // USB Endpoint 6 register
+    RESERVED6  : word;                // Reserved
+    EP7R       : word;                // USB Endpoint 7 register
+    RESERVED7  : array[0..16] of word; // Reserved
+    CNTR       : word;                // Control register
+    RESERVED8  : word;                // Reserved
+    ISTR       : word;                // Interrupt status register
+    RESERVED9  : word;                // Reserved
+    FNR        : word;                // Frame number register
+    RESERVEDA  : word;                // Reserved
+    DADDR      : word;                // Device address register
+    RESERVEDB  : word;                // Reserved
+    BTABLE     : word;                // Buffer Table address register
+    RESERVEDC  : word;                // Reserved
+    LPMCSR     : word;                // LPM Control and Status register
+    RESERVEDD  : word;                // Reserved
+    BCDR       : word;                // Battery Charging detector register
+    RESERVEDE  : word;                // Reserved
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 256 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 48 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(16 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  USB_BASE     = APB1PERIPH_BASE + $6800; // USB_IP Peripheral Registers base address
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  USB          : TUSB_Registers absolute USB_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure USB_interrupt; external name 'USB_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long 0
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long 0
+  .long 0
+  .long SPI1_interrupt
+  .long 0
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long 0
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SPI3_interrupt
+  .long 0
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long USB_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak SPI1_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SPI3_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak USB_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set USB_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l443xx.pp
===================================================================
--- rtl/embedded/arm/stm32l443xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l443xx.pp	(working copy)
@@ -0,0 +1,1267 @@
+unit stm32l443xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l443xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L443xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    USB_IRQn   = 67,                  // USB event Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    LCD_IRQn   = 78,                  // LCD global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82                   // CRS global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLCD_Registers = record
+    CR         : longword;            // LCD control register
+    FCR        : longword;            // LCD frame control register
+    SR         : longword;            // LCD status register
+    CLR        : longword;            // LCD clear register
+    RESERVED   : longword;            // Reserved
+    RAM        : array[0..15] of longword; // LCD display memory
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TUSB_Registers = record
+    EP0R       : word;                // USB Endpoint 0 register
+    RESERVED0  : word;                // Reserved
+    EP1R       : word;                // USB Endpoint 1 register
+    RESERVED1  : word;                // Reserved
+    EP2R       : word;                // USB Endpoint 2 register
+    RESERVED2  : word;                // Reserved
+    EP3R       : word;                // USB Endpoint 3 register
+    RESERVED3  : word;                // Reserved
+    EP4R       : word;                // USB Endpoint 4 register
+    RESERVED4  : word;                // Reserved
+    EP5R       : word;                // USB Endpoint 5 register
+    RESERVED5  : word;                // Reserved
+    EP6R       : word;                // USB Endpoint 6 register
+    RESERVED6  : word;                // Reserved
+    EP7R       : word;                // USB Endpoint 7 register
+    RESERVED7  : array[0..16] of word; // Reserved
+    CNTR       : word;                // Control register
+    RESERVED8  : word;                // Reserved
+    ISTR       : word;                // Interrupt status register
+    RESERVED9  : word;                // Reserved
+    FNR        : word;                // Frame number register
+    RESERVEDA  : word;                // Reserved
+    DADDR      : word;                // Device address register
+    RESERVEDB  : word;                // Reserved
+    BTABLE     : word;                // Buffer Table address register
+    RESERVEDC  : word;                // Reserved
+    LPMCSR     : word;                // LPM Control and Status register
+    RESERVEDD  : word;                // Reserved
+    BCDR       : word;                // Battery Charging detector register
+    RESERVEDE  : word;                // Reserved
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 256 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 48 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(16 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  LCD_BASE     = APB1PERIPH_BASE + $2400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  USB_BASE     = APB1PERIPH_BASE + $6800; // USB_IP Peripheral Registers base address
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  LCD          : TLCD_Registers absolute LCD_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  USB          : TUSB_Registers absolute USB_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure USB_interrupt; external name 'USB_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure LCD_interrupt; external name 'LCD_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long 0
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SDMMC1_interrupt
+  .long 0
+  .long SPI3_interrupt
+  .long 0
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long USB_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long LCD_interrupt
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SDMMC1_interrupt
+  .weak SPI3_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak USB_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak LCD_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set USB_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set LCD_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l451xx.pp
===================================================================
--- rtl/embedded/arm/stm32l451xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l451xx.pp	(working copy)
@@ -0,0 +1,1227 @@
+unit stm32l451xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l451xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L451xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84                 // I2C4 Error interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 512 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 128 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SDMMC1_interrupt
+  .long 0
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long 0
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long 0
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long 0
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SDMMC1_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l452xx.pp
===================================================================
--- rtl/embedded/arm/stm32l452xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l452xx.pp	(working copy)
@@ -0,0 +1,1266 @@
+unit stm32l452xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l452xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L452xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    USB_IRQn   = 67,                  // USB event Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84                 // I2C4 Error interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TUSB_Registers = record
+    EP0R       : word;                // USB Endpoint 0 register
+    RESERVED0  : word;                // Reserved
+    EP1R       : word;                // USB Endpoint 1 register
+    RESERVED1  : word;                // Reserved
+    EP2R       : word;                // USB Endpoint 2 register
+    RESERVED2  : word;                // Reserved
+    EP3R       : word;                // USB Endpoint 3 register
+    RESERVED3  : word;                // Reserved
+    EP4R       : word;                // USB Endpoint 4 register
+    RESERVED4  : word;                // Reserved
+    EP5R       : word;                // USB Endpoint 5 register
+    RESERVED5  : word;                // Reserved
+    EP6R       : word;                // USB Endpoint 6 register
+    RESERVED6  : word;                // Reserved
+    EP7R       : word;                // USB Endpoint 7 register
+    RESERVED7  : array[0..16] of word; // Reserved
+    CNTR       : word;                // Control register
+    RESERVED8  : word;                // Reserved
+    ISTR       : word;                // Interrupt status register
+    RESERVED9  : word;                // Reserved
+    FNR        : word;                // Frame number register
+    RESERVEDA  : word;                // Reserved
+    DADDR      : word;                // Device address register
+    RESERVEDB  : word;                // Reserved
+    BTABLE     : word;                // Buffer Table address register
+    RESERVEDC  : word;                // Reserved
+    LPMCSR     : word;                // LPM Control and Status register
+    RESERVEDD  : word;                // Reserved
+    BCDR       : word;                // Battery Charging detector register
+    RESERVEDE  : word;                // Reserved
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 512 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 128 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  USB_BASE     = APB1PERIPH_BASE + $6800; // USB_IP Peripheral Registers base address
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  USB          : TUSB_Registers absolute USB_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure USB_interrupt; external name 'USB_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SDMMC1_interrupt
+  .long 0
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long 0
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long USB_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long 0
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SDMMC1_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak USB_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set USB_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l462xx.pp
===================================================================
--- rtl/embedded/arm/stm32l462xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l462xx.pp	(working copy)
@@ -0,0 +1,1299 @@
+unit stm32l462xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l462xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L462xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_IRQn = 26,           // TIM1 Trigger and Commutation Interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    USB_IRQn   = 67,                  // USB event Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84                 // I2C4 Error interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    RESERVED3  : longword;            // Reserved
+    RESERVED4  : longword;            // Reserved
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    RESERVED   : longword;            // Reserved
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..6] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TUSB_Registers = record
+    EP0R       : word;                // USB Endpoint 0 register
+    RESERVED0  : word;                // Reserved
+    EP1R       : word;                // USB Endpoint 1 register
+    RESERVED1  : word;                // Reserved
+    EP2R       : word;                // USB Endpoint 2 register
+    RESERVED2  : word;                // Reserved
+    EP3R       : word;                // USB Endpoint 3 register
+    RESERVED3  : word;                // Reserved
+    EP4R       : word;                // USB Endpoint 4 register
+    RESERVED4  : word;                // Reserved
+    EP5R       : word;                // USB Endpoint 5 register
+    RESERVED5  : word;                // Reserved
+    EP6R       : word;                // USB Endpoint 6 register
+    RESERVED6  : word;                // Reserved
+    EP7R       : word;                // USB Endpoint 7 register
+    RESERVED7  : array[0..16] of word; // Reserved
+    CNTR       : word;                // Control register
+    RESERVED8  : word;                // Reserved
+    ISTR       : word;                // Interrupt status register
+    RESERVED9  : word;                // Reserved
+    FNR        : word;                // Frame number register
+    RESERVEDA  : word;                // Reserved
+    DADDR      : word;                // Device address register
+    RESERVEDB  : word;                // Reserved
+    BTABLE     : word;                // Buffer Table address register
+    RESERVEDC  : word;                // Reserved
+    LPMCSR     : word;                // LPM Control and Status register
+    RESERVEDD  : word;                // Reserved
+    BCDR       : word;                // Battery Charging detector register
+    RESERVEDE  : word;                // Reserved
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 512 KB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 128 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  USB_BASE     = APB1PERIPH_BASE + $6800; // USB_IP Peripheral Registers base address
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  USB          : TUSB_Registers absolute USB_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP1_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_interrupt; external name 'TIM1_TRG_COM_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure USB_interrupt; external name 'USB_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long 0
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SDMMC1_interrupt
+  .long 0
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long 0
+  .long TIM6_DAC_interrupt
+  .long 0
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long 0
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long USB_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long 0
+  .long 0
+  .long TSC_interrupt
+  .long 0
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak SDMMC1_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak USB_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak TSC_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set USB_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l471xx.pp
===================================================================
--- rtl/embedded/arm/stm32l471xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l471xx.pp	(working copy)
@@ -0,0 +1,1341 @@
+unit stm32l471xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l471xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L471xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81                   // FPU global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+    ASCR       : longword;            // GPIO analog switch control register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 96 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long 0
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l475xx.pp
===================================================================
--- rtl/embedded/arm/stm32l475xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l475xx.pp	(working copy)
@@ -0,0 +1,1450 @@
+unit stm32l475xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l475xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L475xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81                   // FPU global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+    ASCR       : longword;            // GPIO analog switch control register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 96 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l476xx.pp
===================================================================
--- rtl/embedded/arm/stm32l476xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l476xx.pp	(working copy)
@@ -0,0 +1,1465 @@
+unit stm32l476xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l476xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L476xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    LCD_IRQn   = 78,                  // LCD global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81                   // FPU global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+    ASCR       : longword;            // GPIO analog switch control register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLCD_Registers = record
+    CR         : longword;            // LCD control register
+    FCR        : longword;            // LCD frame control register
+    SR         : longword;            // LCD status register
+    CLR        : longword;            // LCD clear register
+    RESERVED   : longword;            // Reserved
+    RAM        : array[0..15] of longword; // LCD display memory
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 96 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  LCD_BASE     = APB1PERIPH_BASE + $2400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  LCD          : TLCD_Registers absolute LCD_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure LCD_interrupt; external name 'LCD_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long LCD_interrupt
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak LCD_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set LCD_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l485xx.pp
===================================================================
--- rtl/embedded/arm/stm32l485xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l485xx.pp	(working copy)
@@ -0,0 +1,1483 @@
+unit stm32l485xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l485xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L485xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81                   // FPU global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+    ASCR       : longword;            // GPIO analog switch control register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 96 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l486xx.pp
===================================================================
--- rtl/embedded/arm/stm32l486xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l486xx.pp	(working copy)
@@ -0,0 +1,1498 @@
+unit stm32l486xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l486xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L486xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    LCD_IRQn   = 78,                  // LCD global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81                   // FPU global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+    ASCR       : longword;            // GPIO analog switch control register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLCD_Registers = record
+    CR         : longword;            // LCD control register
+    FCR        : longword;            // LCD frame control register
+    SR         : longword;            // LCD status register
+    CLR        : longword;            // LCD clear register
+    RESERVED   : longword;            // Reserved
+    RAM        : array[0..15] of longword; // LCD display memory
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 96 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(32 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  LCD_BASE     = APB1PERIPH_BASE + $2400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  LCD          : TLCD_Registers absolute LCD_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure LCD_interrupt; external name 'LCD_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long LCD_interrupt
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak LCD_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set LCD_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l496xx.pp
===================================================================
--- rtl/embedded/arm/stm32l496xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l496xx.pp	(working copy)
@@ -0,0 +1,1573 @@
+unit stm32l496xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l496xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L496xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    LCD_IRQn   = 78,                  // LCD global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    CAN2_TX_IRQn = 86,                // CAN2 TX interrupt
+    CAN2_RX0_IRQn = 87,               // CAN2 RX0 interrupt
+    CAN2_RX1_IRQn = 88,               // CAN2 RX1 interrupt
+    CAN2_SCE_IRQn = 89,               // CAN2 SCE interrupt
+    DMA2D_IRQn = 90                   // DMA2D global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLCD_Registers = record
+    CR         : longword;            // LCD control register
+    FCR        : longword;            // LCD frame control register
+    SR         : longword;            // LCD status register
+    CLR        : longword;            // LCD clear register
+    RESERVED   : longword;            // Reserved
+    RAM        : array[0..15] of longword; // LCD display memory
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 256 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  LCD_BASE     = APB1PERIPH_BASE + $2400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  CAN2_BASE    = APB1PERIPH_BASE + $6800;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  LCD          : TLCD_Registers absolute LCD_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  CAN2         : TCAN_Registers absolute CAN2_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure LCD_interrupt; external name 'LCD_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure CAN2_TX_interrupt; external name 'CAN2_TX_interrupt';
+procedure CAN2_RX0_interrupt; external name 'CAN2_RX0_interrupt';
+procedure CAN2_RX1_interrupt; external name 'CAN2_RX1_interrupt';
+procedure CAN2_SCE_interrupt; external name 'CAN2_SCE_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long LCD_interrupt
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long CAN2_TX_interrupt
+  .long CAN2_RX0_interrupt
+  .long CAN2_RX1_interrupt
+  .long CAN2_SCE_interrupt
+  .long DMA2D_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak LCD_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak CAN2_TX_interrupt
+  .weak CAN2_RX0_interrupt
+  .weak CAN2_RX1_interrupt
+  .weak CAN2_SCE_interrupt
+  .weak DMA2D_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set LCD_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set CAN2_TX_interrupt, HaltProc
+  .set CAN2_RX0_interrupt, HaltProc
+  .set CAN2_RX1_interrupt, HaltProc
+  .set CAN2_SCE_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4a6xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4a6xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4a6xx.pp	(working copy)
@@ -0,0 +1,1625 @@
+unit stm32l4a6xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4a6xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4A6xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_2_IRQn = 18,                 // ADC1, ADC2 SAR global Interrupts
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    ADC3_IRQn  = 47,                  // ADC3 global  Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    QUADSPI_IRQn = 71,                // Quad SPI global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    SWPMI1_IRQn = 76,                 // Serial Wire Interface 1 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    LCD_IRQn   = 78,                  // LCD global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    HASH_RNG_IRQn = 80,               // HASH and RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    CAN2_TX_IRQn = 86,                // CAN2 TX interrupt
+    CAN2_RX0_IRQn = 87,               // CAN2 RX0 interrupt
+    CAN2_RX1_IRQn = 88,               // CAN2 RX1 interrupt
+    CAN2_SCE_IRQn = 89,               // CAN2 SCE interrupt
+    DMA2D_IRQn = 90                   // DMA2D global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    CSR        : longword;            // ADC common status register
+    RESERVED   : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    CDR        : longword;            // ADC common group regular data register
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : byte;                // CRC Independent data register
+    RESERVED0  : byte;                // Reserved,                                                    0x05
+    RESERVED1  : word;                // Reserved,                                                    0x06
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMA_REQUEST_Registers = record
+    CSELR      : longword;            // DMA channel selection register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLCD_Registers = record
+    CR         : longword;            // LCD control register
+    FCR        : longword;            // LCD frame control register
+    SR         : longword;            // LCD status register
+    CLR        : longword;            // LCD clear register
+    RESERVED   : longword;            // Reserved
+    RAM        : array[0..15] of longword; // LCD display memory
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+  end;
+
+  TQUADSPI_Registers = record
+    CR         : longword;            // QUADSPI Control register
+    DCR        : longword;            // QUADSPI Device Configuration register
+    SR         : longword;            // QUADSPI Status register
+    FCR        : longword;            // QUADSPI Flag Clear register
+    DLR        : longword;            // QUADSPI Data Length register
+    CCR        : longword;            // QUADSPI Communication Configuration register
+    AR         : longword;            // QUADSPI Address register
+    ABR        : longword;            // QUADSPI Alternate Bytes register
+    DR         : longword;            // QUADSPI Data register
+    PSMKR      : longword;            // QUADSPI Polling Status Mask register
+    PSMAR      : longword;            // QUADSPI Polling Status Match register
+    PIR        : longword;            // QUADSPI Polling Interval register
+    LPTR       : longword;            // QUADSPI Low Power Timeout register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x40-0x44
+    FIFOCNT    : longword;            // SDMMC FIFO counter register
+    RESERVED1  : array[0..12] of longword; // Reserved, 0x4C-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSWPMI_Registers = record
+    CR         : longword;            // SWPMI Configuration/Control register
+    BRR        : longword;            // SWPMI bitrate register
+    RESERVED1  : longword;            // Reserved, 0x08
+    ISR        : longword;            // SWPMI Interrupt and Status register
+    ICR        : longword;            // SWPMI Interrupt Flag Clear register
+    IER        : longword;            // SWPMI Interrupt Enable register
+    RFL        : longword;            // SWPMI Receive Frame Length register
+    TDR        : longword;            // SWPMI Transmit data register
+    RDR        : longword;            // SWPMI Receive data register
+    &OR        : longword;            // SWPMI Option register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  THASH_Registers = record
+    CR         : longword;            // HASH control register
+    DIN        : longword;            // HASH data input register
+    STR        : longword;            // HASH start register
+    HR         : array[0..4] of longword; // HASH digest registers
+    IMR        : longword;            // HASH interrupt enable register
+    SR         : longword;            // HASH status register
+    RESERVED   : array[0..51] of longword; // Reserved, 0x28-0xF4
+    CSR        : array[0..53] of longword; // HASH context swap registers
+  end;
+
+  THASH_DIGEST_Registers = record
+    HR         : array[0..7] of longword; // HASH digest registers
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 1 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 256 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  QSPI_BASE    = $90000000;           // QUADSPI memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  QSPI_R_BASE  = $A0001000;           // QUADSPI control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  LCD_BASE     = APB1PERIPH_BASE + $2400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  CAN2_BASE    = APB1PERIPH_BASE + $6800;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  SWPMI1_BASE  = APB1PERIPH_BASE + $8800;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  SDMMC1_BASE  = APB2PERIPH_BASE + $2800;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA1_CSELR_BASE = DMA1_BASE + $00A8;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMA2_CSELR_BASE = DMA2_BASE + $00A8;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC2_BASE    = AHB2PERIPH_BASE + $08040100;
+  ADC3_BASE    = AHB2PERIPH_BASE + $08040200;
+  ADC123_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  HASH_BASE    = AHB2PERIPH_BASE + $08060400;
+  HASH_DIGEST_BASE = AHB2PERIPH_BASE + $08060710;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  LCD          : TLCD_Registers absolute LCD_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  CAN2         : TCAN_Registers absolute CAN2_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  SWPMI1       : TSWPMI_Registers absolute SWPMI1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC2         : TADC_Registers absolute ADC2_BASE;
+  ADC3         : TADC_Registers absolute ADC3_BASE;
+  ADC123_COMMON : TADC_Common_Registers absolute ADC123_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  HASH         : THASH_Registers absolute HASH_BASE;
+  HASH_DIGEST  : THASH_DIGEST_Registers absolute HASH_DIGEST_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA1_CSELR   : TDMA_Request_Registers absolute DMA1_CSELR_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMA2_CSELR   : TDMA_Request_Registers absolute DMA2_CSELR_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  QUADSPI      : TQUADSPI_Registers absolute QSPI_R_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_2_interrupt; external name 'ADC1_2_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure ADC3_interrupt; external name 'ADC3_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure QUADSPI_interrupt; external name 'QUADSPI_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure SWPMI1_interrupt; external name 'SWPMI1_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure LCD_interrupt; external name 'LCD_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure HASH_RNG_interrupt; external name 'HASH_RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure CAN2_TX_interrupt; external name 'CAN2_TX_interrupt';
+procedure CAN2_RX0_interrupt; external name 'CAN2_RX0_interrupt';
+procedure CAN2_RX1_interrupt; external name 'CAN2_RX1_interrupt';
+procedure CAN2_SCE_interrupt; external name 'CAN2_SCE_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_2_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long ADC3_interrupt
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long QUADSPI_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long SWPMI1_interrupt
+  .long TSC_interrupt
+  .long LCD_interrupt
+  .long AES_interrupt
+  .long HASH_RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long CAN2_TX_interrupt
+  .long CAN2_RX0_interrupt
+  .long CAN2_RX1_interrupt
+  .long CAN2_SCE_interrupt
+  .long DMA2D_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_2_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak ADC3_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak QUADSPI_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak SWPMI1_interrupt
+  .weak TSC_interrupt
+  .weak LCD_interrupt
+  .weak AES_interrupt
+  .weak HASH_RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak CAN2_TX_interrupt
+  .weak CAN2_RX0_interrupt
+  .weak CAN2_RX1_interrupt
+  .weak CAN2_SCE_interrupt
+  .weak DMA2D_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_2_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set ADC3_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set QUADSPI_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set SWPMI1_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set LCD_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set HASH_RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set CAN2_TX_interrupt, HaltProc
+  .set CAN2_RX0_interrupt, HaltProc
+  .set CAN2_RX1_interrupt, HaltProc
+  .set CAN2_SCE_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4r5xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4r5xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4r5xx.pp	(working copy)
@@ -0,0 +1,1626 @@
+unit stm32l4r5xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4r5xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4R5xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    OCTOSPI1_IRQn = 71,               // OctoSPI1 global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    OCTOSPI2_IRQn = 76,               // OctoSPI2 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    DMA2D_IRQn = 90,                  // DMA2D global interrupt
+    DMAMUX1_OVR_IRQn = 94             // DMAMUX1 overrun global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : longword;            // CRC Independent data register
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+    CHDLYR     : longword;            // DFSDM channel delay register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMAMUX_CHANNEL_Registers = record
+    CCR        : longword;            // DMA Multiplexer Channel x Control Register
+  end;
+
+  TDMAMUX_CHANNELSTATUS_Registers = record
+    CSR        : longword;            // DMA Channel Status Register
+    CFR        : longword;            // DMA Channel Clear Flag Register
+  end;
+
+  TDMAMUX_REQUESTGEN_Registers = record
+    RGCR       : longword;            // DMA Request Generator x Control Register
+  end;
+
+  TDMAMUX_REQUESTGENSTATUS_Registers = record
+    RGSR       : longword;            // DMA Request Generator Status Register
+    RGCFR      : longword;            // DMA Request Generator Clear Flag Register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+    RESERVED3  : array[0..54] of longword; // Reserved3
+    CFGR       : longword;            // FLASH configuration register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+    RESERVED1  : array[0..5] of longword; // Reserved
+    CR5        : longword;            // PWR power control register 5
+  end;
+
+  TOCTOSPI_Registers = record
+    CR         : longword;            // OCTOSPI Control register
+    RESERVED   : longword;            // Reserved
+    DCR1       : longword;            // OCTOSPI Device Configuration register 1
+    DCR2       : longword;            // OCTOSPI Device Configuration register 2
+    DCR3       : longword;            // OCTOSPI Device Configuration register 3
+    RESERVED1  : array[0..2] of longword; // Reserved
+    SR         : longword;            // OCTOSPI Status register
+    FCR        : longword;            // OCTOSPI Flag Clear register
+    RESERVED2  : array[0..5] of longword; // Reserved
+    DLR        : longword;            // OCTOSPI Data Length register
+    RESERVED3  : longword;            // Reserved
+    AR         : longword;            // OCTOSPI Address register
+    RESERVED4  : longword;            // Reserved
+    DR         : longword;            // OCTOPSI Data register
+    RESERVED5  : array[0..10] of longword; // Reserved
+    PSMKR      : longword;            // OCTOSPI Polling Status Mask register
+    RESERVED6  : longword;            // Reserved
+    PSMAR      : longword;            // OCTOSPI Polling Status Match register
+    RESERVED7  : longword;            // Reserved
+    PIR        : longword;            // OCTOSPI Polling Interval register
+    RESERVED8  : array[0..26] of longword; // Reserved
+    CCR        : longword;            // OCTOSPI Communication Configuration register
+    RESERVED9  : longword;            // Reserved
+    TCR        : longword;            // OCTOSPI Timing Configuration register
+    RESERVED10 : longword;            // Reserved
+    IR         : longword;            // OCTOSPI Instruction register
+    RESERVED11 : array[0..2] of longword; // Reserved
+    ABR        : longword;            // OCTOSPI Alternate Bytes register
+    RESERVED12 : array[0..2] of longword; // Reserved
+    LPTR       : longword;            // OCTOSPI Low Power Timeout register
+    RESERVED13 : array[0..18] of longword; // Reserved
+    WCCR       : longword;            // OCTOSPI Write Communication Configuration register
+    RESERVED14 : longword;            // Reserved
+    WTCR       : longword;            // OCTOSPI Write Timing Configuration register
+    RESERVED15 : longword;            // Reserved
+    WIR        : longword;            // OCTOSPI Write Instruction register
+    RESERVED16 : array[0..2] of longword; // Reserved
+    WABR       : longword;            // OCTOSPI Write Alternate Bytes register
+    RESERVED17 : array[0..22] of longword; // Reserved
+    HLCR       : longword;            // OCTOSPI Hyperbus Latency Configuration register
+  end;
+
+  TOCTOSPIM_Registers = record
+    RESERVED   : longword;            // Reserved
+    PCR        : array[0..1] of longword; // OCTOSPI IO Manager Port[1:2] Configuration register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+    RESERVED   : array[0..15] of longword; // Reserved
+    PDMCR      : longword;            // SAI PDM control register
+    PDMDLY     : longword;            // SAI PDM delay register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    ACKTIME    : longword;            // SDMMC Acknowledgement timer register
+    RESERVED0  : array[0..2] of longword; // Reserved, 0x44 - 0x4C - 0x4C
+    IDMACTRL   : longword;            // SDMMC DMA control register
+    IDMABSIZE  : longword;            // SDMMC DMA buffer size register
+    IDMABASE0  : longword;            // SDMMC DMA buffer 0 base address register
+    IDMABASE1  : longword;            // SDMMC DMA buffer 1 base address register
+    RESERVED1  : array[0..7] of longword; // Reserved, 0x60-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+    PRESC      : longword;            // USART Prescaler register
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 2 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 192 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  SRAM3_BASE   = $20040000;           // SRAM3(384 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  OCTOSPI1_BASE = $90000000;          // OCTOSPI1 memories accessible over AHB base address
+  OCTOSPI2_BASE = $70000000;          // OCTOSPI2 memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  OCTOSPI1_R_BASE = $A0001000;        // OCTOSPI1 control registers base address
+  OCTOSPI2_R_BASE = $A0001400;        // OCTOSPI2 control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  DMAMUX1_BASE = AHB1PERIPH_BASE + $0800;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMAMUX1_Channel0_BASE = AHB1PERIPH_BASE + $0800;
+  DMAMUX1_Channel1_BASE = DMAMUX1_BASE + $00000004;
+  DMAMUX1_Channel2_BASE = DMAMUX1_BASE + $00000008;
+  DMAMUX1_Channel3_BASE = DMAMUX1_BASE + $0000000C;
+  DMAMUX1_Channel4_BASE = DMAMUX1_BASE + $00000010;
+  DMAMUX1_Channel5_BASE = DMAMUX1_BASE + $00000014;
+  DMAMUX1_Channel6_BASE = DMAMUX1_BASE + $00000018;
+  DMAMUX1_Channel7_BASE = DMAMUX1_BASE + $0000001C;
+  DMAMUX1_Channel8_BASE = DMAMUX1_BASE + $00000020;
+  DMAMUX1_Channel9_BASE = DMAMUX1_BASE + $00000024;
+  DMAMUX1_Channel10_BASE = DMAMUX1_BASE + $00000028;
+  DMAMUX1_Channel11_BASE = DMAMUX1_BASE + $0000002C;
+  DMAMUX1_Channel12_BASE = DMAMUX1_BASE + $00000030;
+  DMAMUX1_Channel13_BASE = DMAMUX1_BASE + $00000034;
+  DMAMUX1_RequestGenerator0_BASE = DMAMUX1_BASE + $00000100;
+  DMAMUX1_RequestGenerator1_BASE = DMAMUX1_BASE + $00000104;
+  DMAMUX1_RequestGenerator2_BASE = DMAMUX1_BASE + $00000108;
+  DMAMUX1_RequestGenerator3_BASE = DMAMUX1_BASE + $0000010C;
+  DMAMUX1_ChannelStatus_BASE = DMAMUX1_BASE + $00000080;
+  DMAMUX1_RequestGenStatus_BASE = DMAMUX1_BASE + $00000140;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  OCTOSPIM_BASE = AHB2PERIPH_BASE + $08061C00;
+  SDMMC1_BASE  = AHB2PERIPH_BASE + $08062400;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  DMAMUX1      : TDMAMUX_Channel_Registers absolute DMAMUX1_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMAMUX1_Channel0 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel0_BASE;
+  DMAMUX1_Channel1 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel1_BASE;
+  DMAMUX1_Channel2 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel2_BASE;
+  DMAMUX1_Channel3 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel3_BASE;
+  DMAMUX1_Channel4 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel4_BASE;
+  DMAMUX1_Channel5 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel5_BASE;
+  DMAMUX1_Channel6 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel6_BASE;
+  DMAMUX1_Channel7 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel7_BASE;
+  DMAMUX1_Channel8 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel8_BASE;
+  DMAMUX1_Channel9 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel9_BASE;
+  DMAMUX1_Channel10 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel10_BASE;
+  DMAMUX1_Channel11 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel11_BASE;
+  DMAMUX1_Channel12 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel12_BASE;
+  DMAMUX1_Channel13 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel13_BASE;
+  DMAMUX1_RequestGenerator0 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator0_BASE;
+  DMAMUX1_RequestGenerator1 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator1_BASE;
+  DMAMUX1_RequestGenerator2 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator2_BASE;
+  DMAMUX1_RequestGenerator3 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator3_BASE;
+  DMAMUX1_ChannelStatus : TDMAMUX_ChannelStatus_Registers absolute DMAMUX1_ChannelStatus_BASE;
+  DMAMUX1_RequestGenStatus : TDMAMUX_RequestGenStatus_Registers absolute DMAMUX1_RequestGenStatus_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  OCTOSPI1     : TOCTOSPI_Registers absolute OCTOSPI1_R_BASE;
+  OCTOSPI2     : TOCTOSPI_Registers absolute OCTOSPI2_R_BASE;
+  OCTOSPIM     : TOCTOSPIM_Registers absolute OCTOSPIM_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure OCTOSPI1_interrupt; external name 'OCTOSPI1_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure OCTOSPI2_interrupt; external name 'OCTOSPI2_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+procedure DMAMUX1_OVR_interrupt; external name 'DMAMUX1_OVR_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long 0
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long OCTOSPI1_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long OCTOSPI2_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long DMA2D_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long DMAMUX1_OVR_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak OCTOSPI1_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak OCTOSPI2_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak DMA2D_interrupt
+  .weak DMAMUX1_OVR_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set OCTOSPI1_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set OCTOSPI2_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .set DMAMUX1_OVR_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4r7xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4r7xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4r7xx.pp	(working copy)
@@ -0,0 +1,1702 @@
+unit stm32l4r7xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4r7xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4R7xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    OCTOSPI1_IRQn = 71,               // OctoSPI1 global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    OCTOSPI2_IRQn = 76,               // OctoSPI2 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    DMA2D_IRQn = 90,                  // DMA2D global interrupt
+    LTDC_IRQn  = 91,                  // LTDC global Interrupt
+    LTDC_ER_IRQn = 92,                // LTDC Error global Interrupt
+    GFXMMU_IRQn = 93,                 // GFXMMU global error interrupt
+    DMAMUX1_OVR_IRQn = 94             // DMAMUX1 overrun global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : longword;            // CRC Independent data register
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+    CHDLYR     : longword;            // DFSDM channel delay register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMAMUX_CHANNEL_Registers = record
+    CCR        : longword;            // DMA Multiplexer Channel x Control Register
+  end;
+
+  TDMAMUX_CHANNELSTATUS_Registers = record
+    CSR        : longword;            // DMA Channel Status Register
+    CFR        : longword;            // DMA Channel Clear Flag Register
+  end;
+
+  TDMAMUX_REQUESTGEN_Registers = record
+    RGCR       : longword;            // DMA Request Generator x Control Register
+  end;
+
+  TDMAMUX_REQUESTGENSTATUS_Registers = record
+    RGSR       : longword;            // DMA Request Generator Status Register
+    RGCFR      : longword;            // DMA Request Generator Clear Flag Register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+    RESERVED3  : array[0..54] of longword; // Reserved3
+    CFGR       : longword;            // FLASH configuration register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGFXMMU_Registers = record
+    CR         : longword;            // GFXMMU configuration register
+    SR         : longword;            // GFXMMU status register
+    FCR        : longword;            // GFXMMU flag clear register
+    RESERVED0  : longword;            // Reserved0
+    DVR        : longword;            // GFXMMU default value register
+    RESERVED1  : array[0..2] of longword; // Reserved1
+    B0CR       : longword;            // GFXMMU buffer 0 configuration register
+    B1CR       : longword;            // GFXMMU buffer 1 configuration register
+    B2CR       : longword;            // GFXMMU buffer 2 configuration register
+    B3CR       : longword;            // GFXMMU buffer 3 configuration register
+    RESERVED2  : array[0..1011] of longword; // Reserved2
+    LUT        : array[0..2047] of longword; // GFXMMU LUT registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TLTDC_Registers = record
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x00-0x04
+    SSCR       : longword;            // LTDC Synchronization Size Configuration Register
+    BPCR       : longword;            // LTDC Back Porch Configuration Register
+    AWCR       : longword;            // LTDC Active Width Configuration Register
+    TWCR       : longword;            // LTDC Total Width Configuration Register
+    GCR        : longword;            // LTDC Global Control Register
+    RESERVED1  : array[0..1] of longword; // Reserved, 0x1C-0x20
+    SRCR       : longword;            // LTDC Shadow Reload Configuration Register
+    RESERVED2  : longWord;            // Reserved, 0x28
+    BCCR       : longword;            // LTDC Background Color Configuration Register
+    RESERVED3  : longWord;            // Reserved, 0x30
+    IER        : longword;            // LTDC Interrupt Enable Register
+    ISR        : longword;            // LTDC Interrupt Status Register
+    ICR        : longword;            // LTDC Interrupt Clear Register
+    LIPCR      : longword;            // LTDC Line Interrupt Position Configuration Register
+    CPSR       : longword;            // LTDC Current Position Status Register
+    CDSR       : longword;            // LTDC Current Display Status Register
+  end;
+
+  TLTDC_LAYER_Registers = record
+    CR         : longword;            // LTDC Layerx Control Register
+    WHPCR      : longword;            // LTDC Layerx Window Horizontal Position Configuration Register
+    WVPCR      : longword;            // LTDC Layerx Window Vertical Position Configuration Register
+    CKCR       : longword;            // LTDC Layerx Color Keying Configuration Register
+    PFCR       : longword;            // LTDC Layerx Pixel Format Configuration Register
+    CACR       : longword;            // LTDC Layerx Constant Alpha Configuration Register
+    DCCR       : longword;            // LTDC Layerx Default Color Configuration Register
+    BFCR       : longword;            // LTDC Layerx Blending Factors Configuration Register
+    RESERVED0  : array[0..1] of longword; // Reserved
+    CFBAR      : longword;            // LTDC Layerx Color Frame Buffer Address Register
+    CFBLR      : longword;            // LTDC Layerx Color Frame Buffer Length Register
+    CFBLNR     : longword;            // LTDC Layerx ColorFrame Buffer Line Number Register
+    RESERVED1  : array[0..2] of longword; // Reserved
+    CLUTWR     : longword;            // LTDC Layerx CLUT Write Register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+    RESERVED1  : array[0..5] of longword; // Reserved
+    CR5        : longword;            // PWR power control register 5
+  end;
+
+  TOCTOSPI_Registers = record
+    CR         : longword;            // OCTOSPI Control register
+    RESERVED   : longword;            // Reserved
+    DCR1       : longword;            // OCTOSPI Device Configuration register 1
+    DCR2       : longword;            // OCTOSPI Device Configuration register 2
+    DCR3       : longword;            // OCTOSPI Device Configuration register 3
+    RESERVED1  : array[0..2] of longword; // Reserved
+    SR         : longword;            // OCTOSPI Status register
+    FCR        : longword;            // OCTOSPI Flag Clear register
+    RESERVED2  : array[0..5] of longword; // Reserved
+    DLR        : longword;            // OCTOSPI Data Length register
+    RESERVED3  : longword;            // Reserved
+    AR         : longword;            // OCTOSPI Address register
+    RESERVED4  : longword;            // Reserved
+    DR         : longword;            // OCTOPSI Data register
+    RESERVED5  : array[0..10] of longword; // Reserved
+    PSMKR      : longword;            // OCTOSPI Polling Status Mask register
+    RESERVED6  : longword;            // Reserved
+    PSMAR      : longword;            // OCTOSPI Polling Status Match register
+    RESERVED7  : longword;            // Reserved
+    PIR        : longword;            // OCTOSPI Polling Interval register
+    RESERVED8  : array[0..26] of longword; // Reserved
+    CCR        : longword;            // OCTOSPI Communication Configuration register
+    RESERVED9  : longword;            // Reserved
+    TCR        : longword;            // OCTOSPI Timing Configuration register
+    RESERVED10 : longword;            // Reserved
+    IR         : longword;            // OCTOSPI Instruction register
+    RESERVED11 : array[0..2] of longword; // Reserved
+    ABR        : longword;            // OCTOSPI Alternate Bytes register
+    RESERVED12 : array[0..2] of longword; // Reserved
+    LPTR       : longword;            // OCTOSPI Low Power Timeout register
+    RESERVED13 : array[0..18] of longword; // Reserved
+    WCCR       : longword;            // OCTOSPI Write Communication Configuration register
+    RESERVED14 : longword;            // Reserved
+    WTCR       : longword;            // OCTOSPI Write Timing Configuration register
+    RESERVED15 : longword;            // Reserved
+    WIR        : longword;            // OCTOSPI Write Instruction register
+    RESERVED16 : array[0..2] of longword; // Reserved
+    WABR       : longword;            // OCTOSPI Write Alternate Bytes register
+    RESERVED17 : array[0..22] of longword; // Reserved
+    HLCR       : longword;            // OCTOSPI Hyperbus Latency Configuration register
+  end;
+
+  TOCTOSPIM_Registers = record
+    RESERVED   : longword;            // Reserved
+    PCR        : array[0..1] of longword; // OCTOSPI IO Manager Port[1:2] Configuration register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+    RESERVED   : array[0..15] of longword; // Reserved
+    PDMCR      : longword;            // SAI PDM control register
+    PDMDLY     : longword;            // SAI PDM delay register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    ACKTIME    : longword;            // SDMMC Acknowledgement timer register
+    RESERVED0  : array[0..2] of longword; // Reserved, 0x44 - 0x4C - 0x4C
+    IDMACTRL   : longword;            // SDMMC DMA control register
+    IDMABSIZE  : longword;            // SDMMC DMA buffer size register
+    IDMABASE0  : longword;            // SDMMC DMA buffer 0 base address register
+    IDMABASE1  : longword;            // SDMMC DMA buffer 1 base address register
+    RESERVED1  : array[0..7] of longword; // Reserved, 0x60-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+    PRESC      : longword;            // USART Prescaler register
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 2 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 192 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  SRAM3_BASE   = $20040000;           // SRAM3(384 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  OCTOSPI1_BASE = $90000000;          // OCTOSPI1 memories accessible over AHB base address
+  OCTOSPI2_BASE = $70000000;          // OCTOSPI2 memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  OCTOSPI1_R_BASE = $A0001000;        // OCTOSPI1 control registers base address
+  OCTOSPI2_R_BASE = $A0001400;        // OCTOSPI2 control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  GFXMMU_VIRTUAL_BUFFER0_BASE = $30000000;
+  GFXMMU_VIRTUAL_BUFFER1_BASE = $30400000;
+  GFXMMU_VIRTUAL_BUFFER2_BASE = $30800000;
+  GFXMMU_VIRTUAL_BUFFER3_BASE = $30C00000;
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  LTDC_BASE    = APB2PERIPH_BASE + $6800;
+  LTDC_Layer1_BASE = LTDC_BASE + $84;
+  LTDC_Layer2_BASE = LTDC_BASE + $104;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  DMAMUX1_BASE = AHB1PERIPH_BASE + $0800;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  GFXMMU_BASE  = AHB1PERIPH_BASE + $C000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMAMUX1_Channel0_BASE = AHB1PERIPH_BASE + $0800;
+  DMAMUX1_Channel1_BASE = DMAMUX1_BASE + $00000004;
+  DMAMUX1_Channel2_BASE = DMAMUX1_BASE + $00000008;
+  DMAMUX1_Channel3_BASE = DMAMUX1_BASE + $0000000C;
+  DMAMUX1_Channel4_BASE = DMAMUX1_BASE + $00000010;
+  DMAMUX1_Channel5_BASE = DMAMUX1_BASE + $00000014;
+  DMAMUX1_Channel6_BASE = DMAMUX1_BASE + $00000018;
+  DMAMUX1_Channel7_BASE = DMAMUX1_BASE + $0000001C;
+  DMAMUX1_Channel8_BASE = DMAMUX1_BASE + $00000020;
+  DMAMUX1_Channel9_BASE = DMAMUX1_BASE + $00000024;
+  DMAMUX1_Channel10_BASE = DMAMUX1_BASE + $00000028;
+  DMAMUX1_Channel11_BASE = DMAMUX1_BASE + $0000002C;
+  DMAMUX1_Channel12_BASE = DMAMUX1_BASE + $00000030;
+  DMAMUX1_Channel13_BASE = DMAMUX1_BASE + $00000034;
+  DMAMUX1_RequestGenerator0_BASE = DMAMUX1_BASE + $00000100;
+  DMAMUX1_RequestGenerator1_BASE = DMAMUX1_BASE + $00000104;
+  DMAMUX1_RequestGenerator2_BASE = DMAMUX1_BASE + $00000108;
+  DMAMUX1_RequestGenerator3_BASE = DMAMUX1_BASE + $0000010C;
+  DMAMUX1_ChannelStatus_BASE = DMAMUX1_BASE + $00000080;
+  DMAMUX1_RequestGenStatus_BASE = DMAMUX1_BASE + $00000140;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  OCTOSPIM_BASE = AHB2PERIPH_BASE + $08061C00;
+  SDMMC1_BASE  = AHB2PERIPH_BASE + $08062400;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  LTDC         : TLTDC_Registers absolute LTDC_BASE;
+  LTDC_Layer1  : TLTDC_Layer_Registers absolute LTDC_Layer1_BASE;
+  LTDC_Layer2  : TLTDC_Layer_Registers absolute LTDC_Layer2_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  DMAMUX1      : TDMAMUX_Channel_Registers absolute DMAMUX1_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMAMUX1_Channel0 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel0_BASE;
+  DMAMUX1_Channel1 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel1_BASE;
+  DMAMUX1_Channel2 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel2_BASE;
+  DMAMUX1_Channel3 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel3_BASE;
+  DMAMUX1_Channel4 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel4_BASE;
+  DMAMUX1_Channel5 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel5_BASE;
+  DMAMUX1_Channel6 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel6_BASE;
+  DMAMUX1_Channel7 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel7_BASE;
+  DMAMUX1_Channel8 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel8_BASE;
+  DMAMUX1_Channel9 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel9_BASE;
+  DMAMUX1_Channel10 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel10_BASE;
+  DMAMUX1_Channel11 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel11_BASE;
+  DMAMUX1_Channel12 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel12_BASE;
+  DMAMUX1_Channel13 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel13_BASE;
+  DMAMUX1_RequestGenerator0 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator0_BASE;
+  DMAMUX1_RequestGenerator1 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator1_BASE;
+  DMAMUX1_RequestGenerator2 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator2_BASE;
+  DMAMUX1_RequestGenerator3 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator3_BASE;
+  DMAMUX1_ChannelStatus : TDMAMUX_ChannelStatus_Registers absolute DMAMUX1_ChannelStatus_BASE;
+  DMAMUX1_RequestGenStatus : TDMAMUX_RequestGenStatus_Registers absolute DMAMUX1_RequestGenStatus_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  OCTOSPI1     : TOCTOSPI_Registers absolute OCTOSPI1_R_BASE;
+  OCTOSPI2     : TOCTOSPI_Registers absolute OCTOSPI2_R_BASE;
+  OCTOSPIM     : TOCTOSPIM_Registers absolute OCTOSPIM_BASE;
+  GFXMMU       : TGFXMMU_Registers absolute GFXMMU_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure OCTOSPI1_interrupt; external name 'OCTOSPI1_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure OCTOSPI2_interrupt; external name 'OCTOSPI2_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+procedure LTDC_interrupt; external name 'LTDC_interrupt';
+procedure LTDC_ER_interrupt; external name 'LTDC_ER_interrupt';
+procedure GFXMMU_interrupt; external name 'GFXMMU_interrupt';
+procedure DMAMUX1_OVR_interrupt; external name 'DMAMUX1_OVR_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long 0
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long OCTOSPI1_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long OCTOSPI2_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long DMA2D_interrupt
+  .long LTDC_interrupt
+  .long LTDC_ER_interrupt
+  .long GFXMMU_interrupt
+  .long DMAMUX1_OVR_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak OCTOSPI1_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak OCTOSPI2_interrupt
+  .weak TSC_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak DMA2D_interrupt
+  .weak LTDC_interrupt
+  .weak LTDC_ER_interrupt
+  .weak GFXMMU_interrupt
+  .weak DMAMUX1_OVR_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set OCTOSPI1_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set OCTOSPI2_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .set LTDC_interrupt, HaltProc
+  .set LTDC_ER_interrupt, HaltProc
+  .set GFXMMU_interrupt, HaltProc
+  .set DMAMUX1_OVR_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4r9xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4r9xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4r9xx.pp	(working copy)
@@ -0,0 +1,1782 @@
+unit stm32l4r9xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4r9xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4R9xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    OCTOSPI1_IRQn = 71,               // OctoSPI1 global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    OCTOSPI2_IRQn = 76,               // OctoSPI2 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    DSI_IRQn   = 78,                  // DSI global Interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    CRS_IRQn   = 82,                  // CRS global interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    DMA2D_IRQn = 90,                  // DMA2D global interrupt
+    LTDC_IRQn  = 91,                  // LTDC global Interrupt
+    LTDC_ER_IRQn = 92,                // LTDC Error global Interrupt
+    GFXMMU_IRQn = 93,                 // GFXMMU global error interrupt
+    DMAMUX1_OVR_IRQn = 94             // DMAMUX1 overrun global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : longword;            // CRC Independent data register
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+    CHDLYR     : longword;            // DFSDM channel delay register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMAMUX_CHANNEL_Registers = record
+    CCR        : longword;            // DMA Multiplexer Channel x Control Register
+  end;
+
+  TDMAMUX_CHANNELSTATUS_Registers = record
+    CSR        : longword;            // DMA Channel Status Register
+    CFR        : longword;            // DMA Channel Clear Flag Register
+  end;
+
+  TDMAMUX_REQUESTGEN_Registers = record
+    RGCR       : longword;            // DMA Request Generator x Control Register
+  end;
+
+  TDMAMUX_REQUESTGENSTATUS_Registers = record
+    RGSR       : longword;            // DMA Request Generator Status Register
+    RGCFR      : longword;            // DMA Request Generator Clear Flag Register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TDSI_Registers = record
+    VR         : longword;            // DSI Host Version Register
+    CR         : longword;            // DSI Host Control Register
+    CCR        : longword;            // DSI HOST Clock Control Register
+    LVCIDR     : longword;            // DSI Host LTDC VCID Register
+    LCOLCR     : longword;            // DSI Host LTDC Color Coding Register
+    LPCR       : longword;            // DSI Host LTDC Polarity Configuration Register
+    LPMCR      : longword;            // DSI Host Low-Power Mode Configuration Register
+    RESERVED0  : array[0..3] of longword; // Reserved, 0x1C - 0x2B
+    PCR        : longword;            // DSI Host Protocol Configuration Register
+    GVCIDR     : longword;            // DSI Host Generic VCID Register
+    MCR        : longword;            // DSI Host Mode Configuration Register
+    VMCR       : longword;            // DSI Host Video Mode Configuration Register
+    VPCR       : longword;            // DSI Host Video Packet Configuration Register
+    VCCR       : longword;            // DSI Host Video Chunks Configuration Register
+    VNPCR      : longword;            // DSI Host Video Null Packet Configuration Register
+    VHSACR     : longword;            // DSI Host Video HSA Configuration Register
+    VHBPCR     : longword;            // DSI Host Video HBP Configuration Register
+    VLCR       : longword;            // DSI Host Video Line Configuration Register
+    VVSACR     : longword;            // DSI Host Video VSA Configuration Register
+    VVBPCR     : longword;            // DSI Host Video VBP Configuration Register
+    VVFPCR     : longword;            // DSI Host Video VFP Configuration Register
+    VVACR      : longword;            // DSI Host Video VA Configuration Register
+    LCCR       : longword;            // DSI Host LTDC Command Configuration Register
+    CMCR       : longword;            // DSI Host Command Mode Configuration Register
+    GHCR       : longword;            // DSI Host Generic Header Configuration Register
+    GPDR       : longword;            // DSI Host Generic Payload Data Register
+    GPSR       : longword;            // DSI Host Generic Packet Status Register
+    TCCR       : array[0..5] of longword; // DSI Host Timeout Counter Configuration Register
+    RESERVED1  : longword;            // Reserved, 0x90
+    CLCR       : longword;            // DSI Host Clock Lane Configuration Register
+    CLTCR      : longword;            // DSI Host Clock Lane Timer Configuration Register
+    DLTCR      : longword;            // DSI Host Data Lane Timer Configuration Register
+    PCTLR      : longword;            // DSI Host PHY Control Register
+    PCONFR     : longword;            // DSI Host PHY Configuration Register
+    PUCR       : longword;            // DSI Host PHY ULPS Control Register
+    PTTCR      : longword;            // DSI Host PHY TX Triggers Configuration Register
+    PSR        : longword;            // DSI Host PHY Status Register
+    RESERVED2  : array[0..1] of longword; // Reserved, 0xB4 - 0xBB
+    ISR        : array[0..1] of longword; // DSI Host Interrupt & Status Register
+    IER        : array[0..1] of longword; // DSI Host Interrupt Enable Register
+    RESERVED3  : array[0..2] of longword; // Reserved, 0xD0 - 0xD7
+    FIR        : array[0..1] of longword; // DSI Host Force Interrupt Register
+    RESERVED4  : array[0..7] of longword; // Reserved, 0xE0 - 0xFF
+    VSCR       : longword;            // DSI Host Video Shadow Control Register
+    RESERVED5  : array[0..1] of longword; // Reserved, 0x104 - 0x10B
+    LCVCIDR    : longword;            // DSI Host LTDC Current VCID Register
+    LCCCR      : longword;            // DSI Host LTDC Current Color Coding Register
+    RESERVED6  : longword;            // Reserved, 0x114
+    LPMCCR     : longword;            // DSI Host Low-power Mode Current Configuration Register
+    RESERVED7  : array[0..6] of longword; // Reserved, 0x11C - 0x137
+    VMCCR      : longword;            // DSI Host Video Mode Current Configuration Register
+    VPCCR      : longword;            // DSI Host Video Packet Current Configuration Register
+    VCCCR      : longword;            // DSI Host Video Chuncks Current Configuration Register
+    VNPCCR     : longword;            // DSI Host Video Null Packet Current Configuration Register
+    VHSACCR    : longword;            // DSI Host Video HSA Current Configuration Register
+    VHBPCCR    : longword;            // DSI Host Video HBP Current Configuration Register
+    VLCCR      : longword;            // DSI Host Video Line Current Configuration Register
+    VVSACCR    : longword;            // DSI Host Video VSA Current Configuration Register
+    VVBPCCR    : longword;            // DSI Host Video VBP Current Configuration Register
+    VVFPCCR    : longword;            // DSI Host Video VFP Current Configuration Register
+    VVACCR     : longword;            // DSI Host Video VA Current Configuration Register
+    RESERVED8  : array[0..166] of longword; // Reserved, 0x164 - 0x3FF
+    WCFGR      : longword;            // DSI Wrapper Configuration Register
+    WCR        : longword;            // DSI Wrapper Control Register
+    WIER       : longword;            // DSI Wrapper Interrupt Enable Register
+    WISR       : longword;            // DSI Wrapper Interrupt and Status Register
+    WIFCR      : longword;            // DSI Wrapper Interrupt Flag Clear Register
+    RESERVED9  : longword;            // Reserved, 0x414
+    WPCR       : array[0..4] of longword; // DSI Wrapper PHY Configuration Register
+    RESERVED10 : longword;            // Reserved, 0x42C
+    WRPCR      : longword;            // DSI Wrapper Regulator and PLL Control Register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+    RESERVED3  : array[0..54] of longword; // Reserved3
+    CFGR       : longword;            // FLASH configuration register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGFXMMU_Registers = record
+    CR         : longword;            // GFXMMU configuration register
+    SR         : longword;            // GFXMMU status register
+    FCR        : longword;            // GFXMMU flag clear register
+    RESERVED0  : longword;            // Reserved0
+    DVR        : longword;            // GFXMMU default value register
+    RESERVED1  : array[0..2] of longword; // Reserved1
+    B0CR       : longword;            // GFXMMU buffer 0 configuration register
+    B1CR       : longword;            // GFXMMU buffer 1 configuration register
+    B2CR       : longword;            // GFXMMU buffer 2 configuration register
+    B3CR       : longword;            // GFXMMU buffer 3 configuration register
+    RESERVED2  : array[0..1011] of longword; // Reserved2
+    LUT        : array[0..2047] of longword; // GFXMMU LUT registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TLTDC_Registers = record
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x00-0x04
+    SSCR       : longword;            // LTDC Synchronization Size Configuration Register
+    BPCR       : longword;            // LTDC Back Porch Configuration Register
+    AWCR       : longword;            // LTDC Active Width Configuration Register
+    TWCR       : longword;            // LTDC Total Width Configuration Register
+    GCR        : longword;            // LTDC Global Control Register
+    RESERVED1  : array[0..1] of longword; // Reserved, 0x1C-0x20
+    SRCR       : longword;            // LTDC Shadow Reload Configuration Register
+    RESERVED2  : longWord;            // Reserved, 0x28
+    BCCR       : longword;            // LTDC Background Color Configuration Register
+    RESERVED3  : longWord;            // Reserved, 0x30
+    IER        : longword;            // LTDC Interrupt Enable Register
+    ISR        : longword;            // LTDC Interrupt Status Register
+    ICR        : longword;            // LTDC Interrupt Clear Register
+    LIPCR      : longword;            // LTDC Line Interrupt Position Configuration Register
+    CPSR       : longword;            // LTDC Current Position Status Register
+    CDSR       : longword;            // LTDC Current Display Status Register
+  end;
+
+  TLTDC_LAYER_Registers = record
+    CR         : longword;            // LTDC Layerx Control Register
+    WHPCR      : longword;            // LTDC Layerx Window Horizontal Position Configuration Register
+    WVPCR      : longword;            // LTDC Layerx Window Vertical Position Configuration Register
+    CKCR       : longword;            // LTDC Layerx Color Keying Configuration Register
+    PFCR       : longword;            // LTDC Layerx Pixel Format Configuration Register
+    CACR       : longword;            // LTDC Layerx Constant Alpha Configuration Register
+    DCCR       : longword;            // LTDC Layerx Default Color Configuration Register
+    BFCR       : longword;            // LTDC Layerx Blending Factors Configuration Register
+    RESERVED0  : array[0..1] of longword; // Reserved
+    CFBAR      : longword;            // LTDC Layerx Color Frame Buffer Address Register
+    CFBLR      : longword;            // LTDC Layerx Color Frame Buffer Length Register
+    CFBLNR     : longword;            // LTDC Layerx ColorFrame Buffer Line Number Register
+    RESERVED1  : array[0..2] of longword; // Reserved
+    CLUTWR     : longword;            // LTDC Layerx CLUT Write Register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+    RESERVED1  : array[0..5] of longword; // Reserved
+    CR5        : longword;            // PWR power control register 5
+  end;
+
+  TOCTOSPI_Registers = record
+    CR         : longword;            // OCTOSPI Control register
+    RESERVED   : longword;            // Reserved
+    DCR1       : longword;            // OCTOSPI Device Configuration register 1
+    DCR2       : longword;            // OCTOSPI Device Configuration register 2
+    DCR3       : longword;            // OCTOSPI Device Configuration register 3
+    RESERVED1  : array[0..2] of longword; // Reserved
+    SR         : longword;            // OCTOSPI Status register
+    FCR        : longword;            // OCTOSPI Flag Clear register
+    RESERVED2  : array[0..5] of longword; // Reserved
+    DLR        : longword;            // OCTOSPI Data Length register
+    RESERVED3  : longword;            // Reserved
+    AR         : longword;            // OCTOSPI Address register
+    RESERVED4  : longword;            // Reserved
+    DR         : longword;            // OCTOPSI Data register
+    RESERVED5  : array[0..10] of longword; // Reserved
+    PSMKR      : longword;            // OCTOSPI Polling Status Mask register
+    RESERVED6  : longword;            // Reserved
+    PSMAR      : longword;            // OCTOSPI Polling Status Match register
+    RESERVED7  : longword;            // Reserved
+    PIR        : longword;            // OCTOSPI Polling Interval register
+    RESERVED8  : array[0..26] of longword; // Reserved
+    CCR        : longword;            // OCTOSPI Communication Configuration register
+    RESERVED9  : longword;            // Reserved
+    TCR        : longword;            // OCTOSPI Timing Configuration register
+    RESERVED10 : longword;            // Reserved
+    IR         : longword;            // OCTOSPI Instruction register
+    RESERVED11 : array[0..2] of longword; // Reserved
+    ABR        : longword;            // OCTOSPI Alternate Bytes register
+    RESERVED12 : array[0..2] of longword; // Reserved
+    LPTR       : longword;            // OCTOSPI Low Power Timeout register
+    RESERVED13 : array[0..18] of longword; // Reserved
+    WCCR       : longword;            // OCTOSPI Write Communication Configuration register
+    RESERVED14 : longword;            // Reserved
+    WTCR       : longword;            // OCTOSPI Write Timing Configuration register
+    RESERVED15 : longword;            // Reserved
+    WIR        : longword;            // OCTOSPI Write Instruction register
+    RESERVED16 : array[0..2] of longword; // Reserved
+    WABR       : longword;            // OCTOSPI Write Alternate Bytes register
+    RESERVED17 : array[0..22] of longword; // Reserved
+    HLCR       : longword;            // OCTOSPI Hyperbus Latency Configuration register
+  end;
+
+  TOCTOSPIM_Registers = record
+    RESERVED   : longword;            // Reserved
+    PCR        : array[0..1] of longword; // OCTOSPI IO Manager Port[1:2] Configuration register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+    RESERVED   : array[0..15] of longword; // Reserved
+    PDMCR      : longword;            // SAI PDM control register
+    PDMDLY     : longword;            // SAI PDM delay register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    ACKTIME    : longword;            // SDMMC Acknowledgement timer register
+    RESERVED0  : array[0..2] of longword; // Reserved, 0x44 - 0x4C - 0x4C
+    IDMACTRL   : longword;            // SDMMC DMA control register
+    IDMABSIZE  : longword;            // SDMMC DMA buffer size register
+    IDMABASE0  : longword;            // SDMMC DMA buffer 0 base address register
+    IDMABASE1  : longword;            // SDMMC DMA buffer 1 base address register
+    RESERVED1  : array[0..7] of longword; // Reserved, 0x60-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+    PRESC      : longword;            // USART Prescaler register
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 2 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 192 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  SRAM3_BASE   = $20040000;           // SRAM3(384 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  OCTOSPI1_BASE = $90000000;          // OCTOSPI1 memories accessible over AHB base address
+  OCTOSPI2_BASE = $70000000;          // OCTOSPI2 memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  OCTOSPI1_R_BASE = $A0001000;        // OCTOSPI1 control registers base address
+  OCTOSPI2_R_BASE = $A0001400;        // OCTOSPI2 control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  GFXMMU_VIRTUAL_BUFFER0_BASE = $30000000;
+  GFXMMU_VIRTUAL_BUFFER1_BASE = $30400000;
+  GFXMMU_VIRTUAL_BUFFER2_BASE = $30800000;
+  GFXMMU_VIRTUAL_BUFFER3_BASE = $30C00000;
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  LTDC_BASE    = APB2PERIPH_BASE + $6800;
+  LTDC_Layer1_BASE = LTDC_BASE + $84;
+  LTDC_Layer2_BASE = LTDC_BASE + $104;
+  DSI_BASE     = APB2PERIPH_BASE + $6C00;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  DMAMUX1_BASE = AHB1PERIPH_BASE + $0800;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  GFXMMU_BASE  = AHB1PERIPH_BASE + $C000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMAMUX1_Channel0_BASE = AHB1PERIPH_BASE + $0800;
+  DMAMUX1_Channel1_BASE = DMAMUX1_BASE + $00000004;
+  DMAMUX1_Channel2_BASE = DMAMUX1_BASE + $00000008;
+  DMAMUX1_Channel3_BASE = DMAMUX1_BASE + $0000000C;
+  DMAMUX1_Channel4_BASE = DMAMUX1_BASE + $00000010;
+  DMAMUX1_Channel5_BASE = DMAMUX1_BASE + $00000014;
+  DMAMUX1_Channel6_BASE = DMAMUX1_BASE + $00000018;
+  DMAMUX1_Channel7_BASE = DMAMUX1_BASE + $0000001C;
+  DMAMUX1_Channel8_BASE = DMAMUX1_BASE + $00000020;
+  DMAMUX1_Channel9_BASE = DMAMUX1_BASE + $00000024;
+  DMAMUX1_Channel10_BASE = DMAMUX1_BASE + $00000028;
+  DMAMUX1_Channel11_BASE = DMAMUX1_BASE + $0000002C;
+  DMAMUX1_Channel12_BASE = DMAMUX1_BASE + $00000030;
+  DMAMUX1_Channel13_BASE = DMAMUX1_BASE + $00000034;
+  DMAMUX1_RequestGenerator0_BASE = DMAMUX1_BASE + $00000100;
+  DMAMUX1_RequestGenerator1_BASE = DMAMUX1_BASE + $00000104;
+  DMAMUX1_RequestGenerator2_BASE = DMAMUX1_BASE + $00000108;
+  DMAMUX1_RequestGenerator3_BASE = DMAMUX1_BASE + $0000010C;
+  DMAMUX1_ChannelStatus_BASE = DMAMUX1_BASE + $00000080;
+  DMAMUX1_RequestGenStatus_BASE = DMAMUX1_BASE + $00000140;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  OCTOSPIM_BASE = AHB2PERIPH_BASE + $08061C00;
+  SDMMC1_BASE  = AHB2PERIPH_BASE + $08062400;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  LTDC         : TLTDC_Registers absolute LTDC_BASE;
+  LTDC_Layer1  : TLTDC_Layer_Registers absolute LTDC_Layer1_BASE;
+  LTDC_Layer2  : TLTDC_Layer_Registers absolute LTDC_Layer2_BASE;
+  DSI          : TDSI_Registers absolute DSI_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  DMAMUX1      : TDMAMUX_Channel_Registers absolute DMAMUX1_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMAMUX1_Channel0 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel0_BASE;
+  DMAMUX1_Channel1 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel1_BASE;
+  DMAMUX1_Channel2 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel2_BASE;
+  DMAMUX1_Channel3 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel3_BASE;
+  DMAMUX1_Channel4 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel4_BASE;
+  DMAMUX1_Channel5 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel5_BASE;
+  DMAMUX1_Channel6 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel6_BASE;
+  DMAMUX1_Channel7 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel7_BASE;
+  DMAMUX1_Channel8 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel8_BASE;
+  DMAMUX1_Channel9 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel9_BASE;
+  DMAMUX1_Channel10 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel10_BASE;
+  DMAMUX1_Channel11 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel11_BASE;
+  DMAMUX1_Channel12 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel12_BASE;
+  DMAMUX1_Channel13 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel13_BASE;
+  DMAMUX1_RequestGenerator0 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator0_BASE;
+  DMAMUX1_RequestGenerator1 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator1_BASE;
+  DMAMUX1_RequestGenerator2 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator2_BASE;
+  DMAMUX1_RequestGenerator3 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator3_BASE;
+  DMAMUX1_ChannelStatus : TDMAMUX_ChannelStatus_Registers absolute DMAMUX1_ChannelStatus_BASE;
+  DMAMUX1_RequestGenStatus : TDMAMUX_RequestGenStatus_Registers absolute DMAMUX1_RequestGenStatus_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  OCTOSPI1     : TOCTOSPI_Registers absolute OCTOSPI1_R_BASE;
+  OCTOSPI2     : TOCTOSPI_Registers absolute OCTOSPI2_R_BASE;
+  OCTOSPIM     : TOCTOSPIM_Registers absolute OCTOSPIM_BASE;
+  GFXMMU       : TGFXMMU_Registers absolute GFXMMU_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure OCTOSPI1_interrupt; external name 'OCTOSPI1_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure OCTOSPI2_interrupt; external name 'OCTOSPI2_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure DSI_interrupt; external name 'DSI_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure CRS_interrupt; external name 'CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+procedure LTDC_interrupt; external name 'LTDC_interrupt';
+procedure LTDC_ER_interrupt; external name 'LTDC_ER_interrupt';
+procedure GFXMMU_interrupt; external name 'GFXMMU_interrupt';
+procedure DMAMUX1_OVR_interrupt; external name 'DMAMUX1_OVR_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long 0
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long OCTOSPI1_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long OCTOSPI2_interrupt
+  .long TSC_interrupt
+  .long DSI_interrupt
+  .long 0
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long DMA2D_interrupt
+  .long LTDC_interrupt
+  .long LTDC_ER_interrupt
+  .long GFXMMU_interrupt
+  .long DMAMUX1_OVR_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak OCTOSPI1_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak OCTOSPI2_interrupt
+  .weak TSC_interrupt
+  .weak DSI_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak DMA2D_interrupt
+  .weak LTDC_interrupt
+  .weak LTDC_ER_interrupt
+  .weak GFXMMU_interrupt
+  .weak DMAMUX1_OVR_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set OCTOSPI1_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set OCTOSPI2_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set DSI_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .set LTDC_interrupt, HaltProc
+  .set LTDC_ER_interrupt, HaltProc
+  .set GFXMMU_interrupt, HaltProc
+  .set DMAMUX1_OVR_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4s5xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4s5xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4s5xx.pp	(working copy)
@@ -0,0 +1,1678 @@
+unit stm32l4s5xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4s5xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4S5xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    OCTOSPI1_IRQn = 71,               // OctoSPI1 global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    OCTOSPI2_IRQn = 76,               // OctoSPI2 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    HASH_CRS_IRQn = 82,               // HASH and CRS interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    DMA2D_IRQn = 90,                  // DMA2D global interrupt
+    DMAMUX1_OVR_IRQn = 94             // DMAMUX1 overrun global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : longword;            // CRC Independent data register
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+    CHDLYR     : longword;            // DFSDM channel delay register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMAMUX_CHANNEL_Registers = record
+    CCR        : longword;            // DMA Multiplexer Channel x Control Register
+  end;
+
+  TDMAMUX_CHANNELSTATUS_Registers = record
+    CSR        : longword;            // DMA Channel Status Register
+    CFR        : longword;            // DMA Channel Clear Flag Register
+  end;
+
+  TDMAMUX_REQUESTGEN_Registers = record
+    RGCR       : longword;            // DMA Request Generator x Control Register
+  end;
+
+  TDMAMUX_REQUESTGENSTATUS_Registers = record
+    RGSR       : longword;            // DMA Request Generator Status Register
+    RGCFR      : longword;            // DMA Request Generator Clear Flag Register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+    RESERVED3  : array[0..54] of longword; // Reserved3
+    CFGR       : longword;            // FLASH configuration register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+    RESERVED1  : array[0..5] of longword; // Reserved
+    CR5        : longword;            // PWR power control register 5
+  end;
+
+  TOCTOSPI_Registers = record
+    CR         : longword;            // OCTOSPI Control register
+    RESERVED   : longword;            // Reserved
+    DCR1       : longword;            // OCTOSPI Device Configuration register 1
+    DCR2       : longword;            // OCTOSPI Device Configuration register 2
+    DCR3       : longword;            // OCTOSPI Device Configuration register 3
+    RESERVED1  : array[0..2] of longword; // Reserved
+    SR         : longword;            // OCTOSPI Status register
+    FCR        : longword;            // OCTOSPI Flag Clear register
+    RESERVED2  : array[0..5] of longword; // Reserved
+    DLR        : longword;            // OCTOSPI Data Length register
+    RESERVED3  : longword;            // Reserved
+    AR         : longword;            // OCTOSPI Address register
+    RESERVED4  : longword;            // Reserved
+    DR         : longword;            // OCTOPSI Data register
+    RESERVED5  : array[0..10] of longword; // Reserved
+    PSMKR      : longword;            // OCTOSPI Polling Status Mask register
+    RESERVED6  : longword;            // Reserved
+    PSMAR      : longword;            // OCTOSPI Polling Status Match register
+    RESERVED7  : longword;            // Reserved
+    PIR        : longword;            // OCTOSPI Polling Interval register
+    RESERVED8  : array[0..26] of longword; // Reserved
+    CCR        : longword;            // OCTOSPI Communication Configuration register
+    RESERVED9  : longword;            // Reserved
+    TCR        : longword;            // OCTOSPI Timing Configuration register
+    RESERVED10 : longword;            // Reserved
+    IR         : longword;            // OCTOSPI Instruction register
+    RESERVED11 : array[0..2] of longword; // Reserved
+    ABR        : longword;            // OCTOSPI Alternate Bytes register
+    RESERVED12 : array[0..2] of longword; // Reserved
+    LPTR       : longword;            // OCTOSPI Low Power Timeout register
+    RESERVED13 : array[0..18] of longword; // Reserved
+    WCCR       : longword;            // OCTOSPI Write Communication Configuration register
+    RESERVED14 : longword;            // Reserved
+    WTCR       : longword;            // OCTOSPI Write Timing Configuration register
+    RESERVED15 : longword;            // Reserved
+    WIR        : longword;            // OCTOSPI Write Instruction register
+    RESERVED16 : array[0..2] of longword; // Reserved
+    WABR       : longword;            // OCTOSPI Write Alternate Bytes register
+    RESERVED17 : array[0..22] of longword; // Reserved
+    HLCR       : longword;            // OCTOSPI Hyperbus Latency Configuration register
+  end;
+
+  TOCTOSPIM_Registers = record
+    RESERVED   : longword;            // Reserved
+    PCR        : array[0..1] of longword; // OCTOSPI IO Manager Port[1:2] Configuration register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+    RESERVED   : array[0..15] of longword; // Reserved
+    PDMCR      : longword;            // SAI PDM control register
+    PDMDLY     : longword;            // SAI PDM delay register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    ACKTIME    : longword;            // SDMMC Acknowledgement timer register
+    RESERVED0  : array[0..2] of longword; // Reserved, 0x44 - 0x4C - 0x4C
+    IDMACTRL   : longword;            // SDMMC DMA control register
+    IDMABSIZE  : longword;            // SDMMC DMA buffer size register
+    IDMABASE0  : longword;            // SDMMC DMA buffer 0 base address register
+    IDMABASE1  : longword;            // SDMMC DMA buffer 1 base address register
+    RESERVED1  : array[0..7] of longword; // Reserved, 0x60-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+    PRESC      : longword;            // USART Prescaler register
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  THASH_Registers = record
+    CR         : longword;            // HASH control register
+    DIN        : longword;            // HASH data input register
+    STR        : longword;            // HASH start register
+    HR         : array[0..4] of longword; // HASH digest registers
+    IMR        : longword;            // HASH interrupt enable register
+    SR         : longword;            // HASH status register
+    RESERVED   : array[0..51] of longword; // Reserved, 0x28-0xF4
+    CSR        : array[0..53] of longword; // HASH context swap registers
+  end;
+
+  THASH_DIGEST_Registers = record
+    HR         : array[0..7] of longword; // HASH digest registers
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 2 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 192 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  SRAM3_BASE   = $20040000;           // SRAM3(384 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  OCTOSPI1_BASE = $90000000;          // OCTOSPI1 memories accessible over AHB base address
+  OCTOSPI2_BASE = $70000000;          // OCTOSPI2 memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  OCTOSPI1_R_BASE = $A0001000;        // OCTOSPI1 control registers base address
+  OCTOSPI2_R_BASE = $A0001400;        // OCTOSPI2 control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  DMAMUX1_BASE = AHB1PERIPH_BASE + $0800;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMAMUX1_Channel0_BASE = AHB1PERIPH_BASE + $0800;
+  DMAMUX1_Channel1_BASE = DMAMUX1_BASE + $00000004;
+  DMAMUX1_Channel2_BASE = DMAMUX1_BASE + $00000008;
+  DMAMUX1_Channel3_BASE = DMAMUX1_BASE + $0000000C;
+  DMAMUX1_Channel4_BASE = DMAMUX1_BASE + $00000010;
+  DMAMUX1_Channel5_BASE = DMAMUX1_BASE + $00000014;
+  DMAMUX1_Channel6_BASE = DMAMUX1_BASE + $00000018;
+  DMAMUX1_Channel7_BASE = DMAMUX1_BASE + $0000001C;
+  DMAMUX1_Channel8_BASE = DMAMUX1_BASE + $00000020;
+  DMAMUX1_Channel9_BASE = DMAMUX1_BASE + $00000024;
+  DMAMUX1_Channel10_BASE = DMAMUX1_BASE + $00000028;
+  DMAMUX1_Channel11_BASE = DMAMUX1_BASE + $0000002C;
+  DMAMUX1_Channel12_BASE = DMAMUX1_BASE + $00000030;
+  DMAMUX1_Channel13_BASE = DMAMUX1_BASE + $00000034;
+  DMAMUX1_RequestGenerator0_BASE = DMAMUX1_BASE + $00000100;
+  DMAMUX1_RequestGenerator1_BASE = DMAMUX1_BASE + $00000104;
+  DMAMUX1_RequestGenerator2_BASE = DMAMUX1_BASE + $00000108;
+  DMAMUX1_RequestGenerator3_BASE = DMAMUX1_BASE + $0000010C;
+  DMAMUX1_ChannelStatus_BASE = DMAMUX1_BASE + $00000080;
+  DMAMUX1_RequestGenStatus_BASE = DMAMUX1_BASE + $00000140;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  HASH_BASE    = AHB2PERIPH_BASE + $08060400;
+  HASH_DIGEST_BASE = AHB2PERIPH_BASE + $08060710;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  OCTOSPIM_BASE = AHB2PERIPH_BASE + $08061C00;
+  SDMMC1_BASE  = AHB2PERIPH_BASE + $08062400;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  DMAMUX1      : TDMAMUX_Channel_Registers absolute DMAMUX1_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  HASH         : THASH_Registers absolute HASH_BASE;
+  HASH_DIGEST  : THASH_DIGEST_Registers absolute HASH_DIGEST_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMAMUX1_Channel0 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel0_BASE;
+  DMAMUX1_Channel1 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel1_BASE;
+  DMAMUX1_Channel2 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel2_BASE;
+  DMAMUX1_Channel3 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel3_BASE;
+  DMAMUX1_Channel4 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel4_BASE;
+  DMAMUX1_Channel5 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel5_BASE;
+  DMAMUX1_Channel6 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel6_BASE;
+  DMAMUX1_Channel7 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel7_BASE;
+  DMAMUX1_Channel8 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel8_BASE;
+  DMAMUX1_Channel9 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel9_BASE;
+  DMAMUX1_Channel10 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel10_BASE;
+  DMAMUX1_Channel11 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel11_BASE;
+  DMAMUX1_Channel12 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel12_BASE;
+  DMAMUX1_Channel13 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel13_BASE;
+  DMAMUX1_RequestGenerator0 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator0_BASE;
+  DMAMUX1_RequestGenerator1 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator1_BASE;
+  DMAMUX1_RequestGenerator2 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator2_BASE;
+  DMAMUX1_RequestGenerator3 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator3_BASE;
+  DMAMUX1_ChannelStatus : TDMAMUX_ChannelStatus_Registers absolute DMAMUX1_ChannelStatus_BASE;
+  DMAMUX1_RequestGenStatus : TDMAMUX_RequestGenStatus_Registers absolute DMAMUX1_RequestGenStatus_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  OCTOSPI1     : TOCTOSPI_Registers absolute OCTOSPI1_R_BASE;
+  OCTOSPI2     : TOCTOSPI_Registers absolute OCTOSPI2_R_BASE;
+  OCTOSPIM     : TOCTOSPIM_Registers absolute OCTOSPIM_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure OCTOSPI1_interrupt; external name 'OCTOSPI1_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure OCTOSPI2_interrupt; external name 'OCTOSPI2_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure HASH_CRS_interrupt; external name 'HASH_CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+procedure DMAMUX1_OVR_interrupt; external name 'DMAMUX1_OVR_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long 0
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long OCTOSPI1_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long OCTOSPI2_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long HASH_CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long DMA2D_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long DMAMUX1_OVR_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak OCTOSPI1_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak OCTOSPI2_interrupt
+  .weak TSC_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak HASH_CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak DMA2D_interrupt
+  .weak DMAMUX1_OVR_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set OCTOSPI1_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set OCTOSPI2_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set HASH_CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .set DMAMUX1_OVR_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4s7xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4s7xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4s7xx.pp	(working copy)
@@ -0,0 +1,1754 @@
+unit stm32l4s7xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4s7xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4S7xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    OCTOSPI1_IRQn = 71,               // OctoSPI1 global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    OCTOSPI2_IRQn = 76,               // OctoSPI2 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    HASH_CRS_IRQn = 82,               // HASH and CRS interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    DMA2D_IRQn = 90,                  // DMA2D global interrupt
+    LTDC_IRQn  = 91,                  // LTDC global Interrupt
+    LTDC_ER_IRQn = 92,                // LTDC Error global Interrupt
+    GFXMMU_IRQn = 93,                 // GFXMMU global error interrupt
+    DMAMUX1_OVR_IRQn = 94             // DMAMUX1 overrun global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : longword;            // CRC Independent data register
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+    CHDLYR     : longword;            // DFSDM channel delay register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMAMUX_CHANNEL_Registers = record
+    CCR        : longword;            // DMA Multiplexer Channel x Control Register
+  end;
+
+  TDMAMUX_CHANNELSTATUS_Registers = record
+    CSR        : longword;            // DMA Channel Status Register
+    CFR        : longword;            // DMA Channel Clear Flag Register
+  end;
+
+  TDMAMUX_REQUESTGEN_Registers = record
+    RGCR       : longword;            // DMA Request Generator x Control Register
+  end;
+
+  TDMAMUX_REQUESTGENSTATUS_Registers = record
+    RGSR       : longword;            // DMA Request Generator Status Register
+    RGCFR      : longword;            // DMA Request Generator Clear Flag Register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+    RESERVED3  : array[0..54] of longword; // Reserved3
+    CFGR       : longword;            // FLASH configuration register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGFXMMU_Registers = record
+    CR         : longword;            // GFXMMU configuration register
+    SR         : longword;            // GFXMMU status register
+    FCR        : longword;            // GFXMMU flag clear register
+    RESERVED0  : longword;            // Reserved0
+    DVR        : longword;            // GFXMMU default value register
+    RESERVED1  : array[0..2] of longword; // Reserved1
+    B0CR       : longword;            // GFXMMU buffer 0 configuration register
+    B1CR       : longword;            // GFXMMU buffer 1 configuration register
+    B2CR       : longword;            // GFXMMU buffer 2 configuration register
+    B3CR       : longword;            // GFXMMU buffer 3 configuration register
+    RESERVED2  : array[0..1011] of longword; // Reserved2
+    LUT        : array[0..2047] of longword; // GFXMMU LUT registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TLTDC_Registers = record
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x00-0x04
+    SSCR       : longword;            // LTDC Synchronization Size Configuration Register
+    BPCR       : longword;            // LTDC Back Porch Configuration Register
+    AWCR       : longword;            // LTDC Active Width Configuration Register
+    TWCR       : longword;            // LTDC Total Width Configuration Register
+    GCR        : longword;            // LTDC Global Control Register
+    RESERVED1  : array[0..1] of longword; // Reserved, 0x1C-0x20
+    SRCR       : longword;            // LTDC Shadow Reload Configuration Register
+    RESERVED2  : longWord;            // Reserved, 0x28
+    BCCR       : longword;            // LTDC Background Color Configuration Register
+    RESERVED3  : longWord;            // Reserved, 0x30
+    IER        : longword;            // LTDC Interrupt Enable Register
+    ISR        : longword;            // LTDC Interrupt Status Register
+    ICR        : longword;            // LTDC Interrupt Clear Register
+    LIPCR      : longword;            // LTDC Line Interrupt Position Configuration Register
+    CPSR       : longword;            // LTDC Current Position Status Register
+    CDSR       : longword;            // LTDC Current Display Status Register
+  end;
+
+  TLTDC_LAYER_Registers = record
+    CR         : longword;            // LTDC Layerx Control Register
+    WHPCR      : longword;            // LTDC Layerx Window Horizontal Position Configuration Register
+    WVPCR      : longword;            // LTDC Layerx Window Vertical Position Configuration Register
+    CKCR       : longword;            // LTDC Layerx Color Keying Configuration Register
+    PFCR       : longword;            // LTDC Layerx Pixel Format Configuration Register
+    CACR       : longword;            // LTDC Layerx Constant Alpha Configuration Register
+    DCCR       : longword;            // LTDC Layerx Default Color Configuration Register
+    BFCR       : longword;            // LTDC Layerx Blending Factors Configuration Register
+    RESERVED0  : array[0..1] of longword; // Reserved
+    CFBAR      : longword;            // LTDC Layerx Color Frame Buffer Address Register
+    CFBLR      : longword;            // LTDC Layerx Color Frame Buffer Length Register
+    CFBLNR     : longword;            // LTDC Layerx ColorFrame Buffer Line Number Register
+    RESERVED1  : array[0..2] of longword; // Reserved
+    CLUTWR     : longword;            // LTDC Layerx CLUT Write Register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+    RESERVED1  : array[0..5] of longword; // Reserved
+    CR5        : longword;            // PWR power control register 5
+  end;
+
+  TOCTOSPI_Registers = record
+    CR         : longword;            // OCTOSPI Control register
+    RESERVED   : longword;            // Reserved
+    DCR1       : longword;            // OCTOSPI Device Configuration register 1
+    DCR2       : longword;            // OCTOSPI Device Configuration register 2
+    DCR3       : longword;            // OCTOSPI Device Configuration register 3
+    RESERVED1  : array[0..2] of longword; // Reserved
+    SR         : longword;            // OCTOSPI Status register
+    FCR        : longword;            // OCTOSPI Flag Clear register
+    RESERVED2  : array[0..5] of longword; // Reserved
+    DLR        : longword;            // OCTOSPI Data Length register
+    RESERVED3  : longword;            // Reserved
+    AR         : longword;            // OCTOSPI Address register
+    RESERVED4  : longword;            // Reserved
+    DR         : longword;            // OCTOPSI Data register
+    RESERVED5  : array[0..10] of longword; // Reserved
+    PSMKR      : longword;            // OCTOSPI Polling Status Mask register
+    RESERVED6  : longword;            // Reserved
+    PSMAR      : longword;            // OCTOSPI Polling Status Match register
+    RESERVED7  : longword;            // Reserved
+    PIR        : longword;            // OCTOSPI Polling Interval register
+    RESERVED8  : array[0..26] of longword; // Reserved
+    CCR        : longword;            // OCTOSPI Communication Configuration register
+    RESERVED9  : longword;            // Reserved
+    TCR        : longword;            // OCTOSPI Timing Configuration register
+    RESERVED10 : longword;            // Reserved
+    IR         : longword;            // OCTOSPI Instruction register
+    RESERVED11 : array[0..2] of longword; // Reserved
+    ABR        : longword;            // OCTOSPI Alternate Bytes register
+    RESERVED12 : array[0..2] of longword; // Reserved
+    LPTR       : longword;            // OCTOSPI Low Power Timeout register
+    RESERVED13 : array[0..18] of longword; // Reserved
+    WCCR       : longword;            // OCTOSPI Write Communication Configuration register
+    RESERVED14 : longword;            // Reserved
+    WTCR       : longword;            // OCTOSPI Write Timing Configuration register
+    RESERVED15 : longword;            // Reserved
+    WIR        : longword;            // OCTOSPI Write Instruction register
+    RESERVED16 : array[0..2] of longword; // Reserved
+    WABR       : longword;            // OCTOSPI Write Alternate Bytes register
+    RESERVED17 : array[0..22] of longword; // Reserved
+    HLCR       : longword;            // OCTOSPI Hyperbus Latency Configuration register
+  end;
+
+  TOCTOSPIM_Registers = record
+    RESERVED   : longword;            // Reserved
+    PCR        : array[0..1] of longword; // OCTOSPI IO Manager Port[1:2] Configuration register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+    RESERVED   : array[0..15] of longword; // Reserved
+    PDMCR      : longword;            // SAI PDM control register
+    PDMDLY     : longword;            // SAI PDM delay register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    ACKTIME    : longword;            // SDMMC Acknowledgement timer register
+    RESERVED0  : array[0..2] of longword; // Reserved, 0x44 - 0x4C - 0x4C
+    IDMACTRL   : longword;            // SDMMC DMA control register
+    IDMABSIZE  : longword;            // SDMMC DMA buffer size register
+    IDMABASE0  : longword;            // SDMMC DMA buffer 0 base address register
+    IDMABASE1  : longword;            // SDMMC DMA buffer 1 base address register
+    RESERVED1  : array[0..7] of longword; // Reserved, 0x60-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+    PRESC      : longword;            // USART Prescaler register
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  THASH_Registers = record
+    CR         : longword;            // HASH control register
+    DIN        : longword;            // HASH data input register
+    STR        : longword;            // HASH start register
+    HR         : array[0..4] of longword; // HASH digest registers
+    IMR        : longword;            // HASH interrupt enable register
+    SR         : longword;            // HASH status register
+    RESERVED   : array[0..51] of longword; // Reserved, 0x28-0xF4
+    CSR        : array[0..53] of longword; // HASH context swap registers
+  end;
+
+  THASH_DIGEST_Registers = record
+    HR         : array[0..7] of longword; // HASH digest registers
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 2 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 192 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  SRAM3_BASE   = $20040000;           // SRAM3(384 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  OCTOSPI1_BASE = $90000000;          // OCTOSPI1 memories accessible over AHB base address
+  OCTOSPI2_BASE = $70000000;          // OCTOSPI2 memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  OCTOSPI1_R_BASE = $A0001000;        // OCTOSPI1 control registers base address
+  OCTOSPI2_R_BASE = $A0001400;        // OCTOSPI2 control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  GFXMMU_VIRTUAL_BUFFER0_BASE = $30000000;
+  GFXMMU_VIRTUAL_BUFFER1_BASE = $30400000;
+  GFXMMU_VIRTUAL_BUFFER2_BASE = $30800000;
+  GFXMMU_VIRTUAL_BUFFER3_BASE = $30C00000;
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  LTDC_BASE    = APB2PERIPH_BASE + $6800;
+  LTDC_Layer1_BASE = LTDC_BASE + $84;
+  LTDC_Layer2_BASE = LTDC_BASE + $104;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  DMAMUX1_BASE = AHB1PERIPH_BASE + $0800;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  GFXMMU_BASE  = AHB1PERIPH_BASE + $C000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMAMUX1_Channel0_BASE = AHB1PERIPH_BASE + $0800;
+  DMAMUX1_Channel1_BASE = DMAMUX1_BASE + $00000004;
+  DMAMUX1_Channel2_BASE = DMAMUX1_BASE + $00000008;
+  DMAMUX1_Channel3_BASE = DMAMUX1_BASE + $0000000C;
+  DMAMUX1_Channel4_BASE = DMAMUX1_BASE + $00000010;
+  DMAMUX1_Channel5_BASE = DMAMUX1_BASE + $00000014;
+  DMAMUX1_Channel6_BASE = DMAMUX1_BASE + $00000018;
+  DMAMUX1_Channel7_BASE = DMAMUX1_BASE + $0000001C;
+  DMAMUX1_Channel8_BASE = DMAMUX1_BASE + $00000020;
+  DMAMUX1_Channel9_BASE = DMAMUX1_BASE + $00000024;
+  DMAMUX1_Channel10_BASE = DMAMUX1_BASE + $00000028;
+  DMAMUX1_Channel11_BASE = DMAMUX1_BASE + $0000002C;
+  DMAMUX1_Channel12_BASE = DMAMUX1_BASE + $00000030;
+  DMAMUX1_Channel13_BASE = DMAMUX1_BASE + $00000034;
+  DMAMUX1_RequestGenerator0_BASE = DMAMUX1_BASE + $00000100;
+  DMAMUX1_RequestGenerator1_BASE = DMAMUX1_BASE + $00000104;
+  DMAMUX1_RequestGenerator2_BASE = DMAMUX1_BASE + $00000108;
+  DMAMUX1_RequestGenerator3_BASE = DMAMUX1_BASE + $0000010C;
+  DMAMUX1_ChannelStatus_BASE = DMAMUX1_BASE + $00000080;
+  DMAMUX1_RequestGenStatus_BASE = DMAMUX1_BASE + $00000140;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  HASH_BASE    = AHB2PERIPH_BASE + $08060400;
+  HASH_DIGEST_BASE = AHB2PERIPH_BASE + $08060710;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  OCTOSPIM_BASE = AHB2PERIPH_BASE + $08061C00;
+  SDMMC1_BASE  = AHB2PERIPH_BASE + $08062400;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  LTDC         : TLTDC_Registers absolute LTDC_BASE;
+  LTDC_Layer1  : TLTDC_Layer_Registers absolute LTDC_Layer1_BASE;
+  LTDC_Layer2  : TLTDC_Layer_Registers absolute LTDC_Layer2_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  DMAMUX1      : TDMAMUX_Channel_Registers absolute DMAMUX1_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  HASH         : THASH_Registers absolute HASH_BASE;
+  HASH_DIGEST  : THASH_DIGEST_Registers absolute HASH_DIGEST_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMAMUX1_Channel0 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel0_BASE;
+  DMAMUX1_Channel1 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel1_BASE;
+  DMAMUX1_Channel2 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel2_BASE;
+  DMAMUX1_Channel3 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel3_BASE;
+  DMAMUX1_Channel4 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel4_BASE;
+  DMAMUX1_Channel5 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel5_BASE;
+  DMAMUX1_Channel6 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel6_BASE;
+  DMAMUX1_Channel7 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel7_BASE;
+  DMAMUX1_Channel8 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel8_BASE;
+  DMAMUX1_Channel9 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel9_BASE;
+  DMAMUX1_Channel10 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel10_BASE;
+  DMAMUX1_Channel11 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel11_BASE;
+  DMAMUX1_Channel12 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel12_BASE;
+  DMAMUX1_Channel13 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel13_BASE;
+  DMAMUX1_RequestGenerator0 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator0_BASE;
+  DMAMUX1_RequestGenerator1 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator1_BASE;
+  DMAMUX1_RequestGenerator2 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator2_BASE;
+  DMAMUX1_RequestGenerator3 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator3_BASE;
+  DMAMUX1_ChannelStatus : TDMAMUX_ChannelStatus_Registers absolute DMAMUX1_ChannelStatus_BASE;
+  DMAMUX1_RequestGenStatus : TDMAMUX_RequestGenStatus_Registers absolute DMAMUX1_RequestGenStatus_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  OCTOSPI1     : TOCTOSPI_Registers absolute OCTOSPI1_R_BASE;
+  OCTOSPI2     : TOCTOSPI_Registers absolute OCTOSPI2_R_BASE;
+  OCTOSPIM     : TOCTOSPIM_Registers absolute OCTOSPIM_BASE;
+  GFXMMU       : TGFXMMU_Registers absolute GFXMMU_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure OCTOSPI1_interrupt; external name 'OCTOSPI1_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure OCTOSPI2_interrupt; external name 'OCTOSPI2_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure HASH_CRS_interrupt; external name 'HASH_CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+procedure LTDC_interrupt; external name 'LTDC_interrupt';
+procedure LTDC_ER_interrupt; external name 'LTDC_ER_interrupt';
+procedure GFXMMU_interrupt; external name 'GFXMMU_interrupt';
+procedure DMAMUX1_OVR_interrupt; external name 'DMAMUX1_OVR_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long 0
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long OCTOSPI1_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long OCTOSPI2_interrupt
+  .long TSC_interrupt
+  .long 0
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long HASH_CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long DMA2D_interrupt
+  .long LTDC_interrupt
+  .long LTDC_ER_interrupt
+  .long GFXMMU_interrupt
+  .long DMAMUX1_OVR_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak OCTOSPI1_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak OCTOSPI2_interrupt
+  .weak TSC_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak HASH_CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak DMA2D_interrupt
+  .weak LTDC_interrupt
+  .weak LTDC_ER_interrupt
+  .weak GFXMMU_interrupt
+  .weak DMAMUX1_OVR_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set OCTOSPI1_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set OCTOSPI2_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set HASH_CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .set LTDC_interrupt, HaltProc
+  .set LTDC_ER_interrupt, HaltProc
+  .set GFXMMU_interrupt, HaltProc
+  .set DMAMUX1_OVR_interrupt, HaltProc
+  .text
+end;
+end.
Index: rtl/embedded/arm/stm32l4s9xx.pp
===================================================================
--- rtl/embedded/arm/stm32l4s9xx.pp	(nonexistent)
+++ rtl/embedded/arm/stm32l4s9xx.pp	(working copy)
@@ -0,0 +1,1834 @@
+unit stm32l4s9xx;
+interface
+{$PACKRECORDS C}
+{$GOTO ON}
+// *
+// ******************************************************************************
+// * @file    stm32l4s9xx.h
+// * @author  MCD Application Team
+//   CMSIS STM32L4S9xx Device Peripheral Access Layer Header File.
+// *
+// *          This file contains:
+// *           - Data structures and the address mapping for all peripherals
+// *           - Peripheral's registers declarations and bits definition
+// *           - Macros to access peripheral’s registers hardware
+// *
+// ******************************************************************************
+// * @attention
+// *
+// * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
+// *
+// * Redistribution and use in source and binary forms, with or without modification,
+// * are permitted provided that the following conditions are met:
+// *   1. Redistributions of source code must retain the above copyright notice,
+// *      this list of conditions and the following disclaimer.
+// *   2. Redistributions in binary form must reproduce the above copyright notice,
+// *      this list of conditions and the following disclaimer in the documentation
+// *      and/or other materials provided with the distribution.
+// *   3. Neither the name of STMicroelectronics nor the names of its contributors
+// *      may be used to endorse or promote products derived from this software
+// *      without specific prior written permission.
+// *
+// * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
+// * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
+// * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
+// * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
+// * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
+// * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
+// * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
+// * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
+// * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
+// * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
+// *
+// ******************************************************************************
+// Configuration of the Cortex-M4 Processor and Core Peripherals
+// STM32L4XX Interrupt Number Definition, according to the selected device
+// *        in @ref Library_configuration_section
+
+type
+  TIRQn_Enum   = (
+    NonMaskableInt_IRQn = -14,        // 2 Cortex-M4 Non Maskable Interrupt
+    HardFault_IRQn = -13,             // 3 Cortex-M4 Hard Fault Interrupt
+    MemoryManagement_IRQn = -12,      // 4 Cortex-M4 Memory Management Interrupt
+    BusFault_IRQn = -11,              // 5 Cortex-M4 Bus Fault Interrupt
+    UsageFault_IRQn = -10,            // 6 Cortex-M4 Usage Fault Interrupt
+    SVCall_IRQn = -5,                 // 11 Cortex-M4 SV Call Interrupt
+    DebugMonitor_IRQn = -4,           // 12 Cortex-M4 Debug Monitor Interrupt
+    PendSV_IRQn = -2,                 // 14 Cortex-M4 Pend SV Interrupt
+    SysTick_IRQn = -1,                // 15 Cortex-M4 System Tick Interrupt
+    WWDG_IRQn  = 0,                   // Window WatchDog Interrupt
+    PVD_PVM_IRQn = 1,                 // PVD/PVM1/PVM2/PVM3/PVM4 through EXTI Line detection Interrupts
+    TAMP_STAMP_IRQn = 2,              // Tamper and TimeStamp interrupts through the EXTI line
+    RTC_WKUP_IRQn = 3,                // RTC Wakeup interrupt through the EXTI line
+    FLASH_IRQn = 4,                   // FLASH global Interrupt
+    RCC_IRQn   = 5,                   // RCC global Interrupt
+    EXTI0_IRQn = 6,                   // EXTI Line0 Interrupt
+    EXTI1_IRQn = 7,                   // EXTI Line1 Interrupt
+    EXTI2_IRQn = 8,                   // EXTI Line2 Interrupt
+    EXTI3_IRQn = 9,                   // EXTI Line3 Interrupt
+    EXTI4_IRQn = 10,                  // EXTI Line4 Interrupt
+    DMA1_Channel1_IRQn = 11,          // DMA1 Channel 1 global Interrupt
+    DMA1_Channel2_IRQn = 12,          // DMA1 Channel 2 global Interrupt
+    DMA1_Channel3_IRQn = 13,          // DMA1 Channel 3 global Interrupt
+    DMA1_Channel4_IRQn = 14,          // DMA1 Channel 4 global Interrupt
+    DMA1_Channel5_IRQn = 15,          // DMA1 Channel 5 global Interrupt
+    DMA1_Channel6_IRQn = 16,          // DMA1 Channel 6 global Interrupt
+    DMA1_Channel7_IRQn = 17,          // DMA1 Channel 7 global Interrupt
+    ADC1_IRQn  = 18,                  // ADC1 global Interrupt
+    CAN1_TX_IRQn = 19,                // CAN1 TX Interrupt
+    CAN1_RX0_IRQn = 20,               // CAN1 RX0 Interrupt
+    CAN1_RX1_IRQn = 21,               // CAN1 RX1 Interrupt
+    CAN1_SCE_IRQn = 22,               // CAN1 SCE Interrupt
+    EXTI9_5_IRQn = 23,                // External Line[9:5] Interrupts
+    TIM1_BRK_TIM15_IRQn = 24,         // TIM1 Break interrupt and TIM15 global interrupt
+    TIM1_UP_TIM16_IRQn = 25,          // TIM1 Update Interrupt and TIM16 global interrupt
+    TIM1_TRG_COM_TIM17_IRQn = 26,     // TIM1 Trigger and Commutation Interrupt and TIM17 global interrupt
+    TIM1_CC_IRQn = 27,                // TIM1 Capture Compare Interrupt
+    TIM2_IRQn  = 28,                  // TIM2 global Interrupt
+    TIM3_IRQn  = 29,                  // TIM3 global Interrupt
+    TIM4_IRQn  = 30,                  // TIM4 global Interrupt
+    I2C1_EV_IRQn = 31,                // I2C1 Event Interrupt
+    I2C1_ER_IRQn = 32,                // I2C1 Error Interrupt
+    I2C2_EV_IRQn = 33,                // I2C2 Event Interrupt
+    I2C2_ER_IRQn = 34,                // I2C2 Error Interrupt
+    SPI1_IRQn  = 35,                  // SPI1 global Interrupt
+    SPI2_IRQn  = 36,                  // SPI2 global Interrupt
+    USART1_IRQn = 37,                 // USART1 global Interrupt
+    USART2_IRQn = 38,                 // USART2 global Interrupt
+    USART3_IRQn = 39,                 // USART3 global Interrupt
+    EXTI15_10_IRQn = 40,              // External Line[15:10] Interrupts
+    RTC_Alarm_IRQn = 41,              // RTC Alarm (A and B) through EXTI Line Interrupt
+    DFSDM1_FLT3_IRQn = 42,            // DFSDM1 Filter 3 global Interrupt
+    TIM8_BRK_IRQn = 43,               // TIM8 Break Interrupt
+    TIM8_UP_IRQn = 44,                // TIM8 Update Interrupt
+    TIM8_TRG_COM_IRQn = 45,           // TIM8 Trigger and Commutation Interrupt
+    TIM8_CC_IRQn = 46,                // TIM8 Capture Compare Interrupt
+    FMC_IRQn   = 48,                  // FMC global Interrupt
+    SDMMC1_IRQn = 49,                 // SDMMC1 global Interrupt
+    TIM5_IRQn  = 50,                  // TIM5 global Interrupt
+    SPI3_IRQn  = 51,                  // SPI3 global Interrupt
+    UART4_IRQn = 52,                  // UART4 global Interrupt
+    UART5_IRQn = 53,                  // UART5 global Interrupt
+    TIM6_DAC_IRQn = 54,               // TIM6 global and DAC1&2 underrun error  interrupts
+    TIM7_IRQn  = 55,                  // TIM7 global interrupt
+    DMA2_Channel1_IRQn = 56,          // DMA2 Channel 1 global Interrupt
+    DMA2_Channel2_IRQn = 57,          // DMA2 Channel 2 global Interrupt
+    DMA2_Channel3_IRQn = 58,          // DMA2 Channel 3 global Interrupt
+    DMA2_Channel4_IRQn = 59,          // DMA2 Channel 4 global Interrupt
+    DMA2_Channel5_IRQn = 60,          // DMA2 Channel 5 global Interrupt
+    DFSDM1_FLT0_IRQn = 61,            // DFSDM1 Filter 0 global Interrupt
+    DFSDM1_FLT1_IRQn = 62,            // DFSDM1 Filter 1 global Interrupt
+    DFSDM1_FLT2_IRQn = 63,            // DFSDM1 Filter 2 global Interrupt
+    COMP_IRQn  = 64,                  // COMP1 and COMP2 Interrupts
+    LPTIM1_IRQn = 65,                 // LP TIM1 interrupt
+    LPTIM2_IRQn = 66,                 // LP TIM2 interrupt
+    OTG_FS_IRQn = 67,                 // USB OTG FS global Interrupt
+    DMA2_Channel6_IRQn = 68,          // DMA2 Channel 6 global interrupt
+    DMA2_Channel7_IRQn = 69,          // DMA2 Channel 7 global interrupt
+    LPUART1_IRQn = 70,                // LP UART1 interrupt
+    OCTOSPI1_IRQn = 71,               // OctoSPI1 global interrupt
+    I2C3_EV_IRQn = 72,                // I2C3 event interrupt
+    I2C3_ER_IRQn = 73,                // I2C3 error interrupt
+    SAI1_IRQn  = 74,                  // Serial Audio Interface 1 global interrupt
+    SAI2_IRQn  = 75,                  // Serial Audio Interface 2 global interrupt
+    OCTOSPI2_IRQn = 76,               // OctoSPI2 global interrupt
+    TSC_IRQn   = 77,                  // Touch Sense Controller global interrupt
+    DSI_IRQn   = 78,                  // DSI global Interrupt
+    AES_IRQn   = 79,                  // AES global interrupt
+    RNG_IRQn   = 80,                  // RNG global interrupt
+    FPU_IRQn   = 81,                  // FPU global interrupt
+    HASH_CRS_IRQn = 82,               // HASH and CRS interrupt
+    I2C4_EV_IRQn = 83,                // I2C4 Event interrupt
+    I2C4_ER_IRQn = 84,                // I2C4 Error interrupt
+    DCMI_IRQn  = 85,                  // DCMI global interrupt
+    DMA2D_IRQn = 90,                  // DMA2D global interrupt
+    LTDC_IRQn  = 91,                  // LTDC global Interrupt
+    LTDC_ER_IRQn = 92,                // LTDC Error global Interrupt
+    GFXMMU_IRQn = 93,                 // GFXMMU global error interrupt
+    DMAMUX1_OVR_IRQn = 94             // DMAMUX1 overrun global interrupt
+  );
+
+  TADC_Registers = record
+    ISR        : longword;            // ADC interrupt and status register
+    IER        : longword;            // ADC interrupt enable register
+    CR         : longword;            // ADC control register
+    CFGR       : longword;            // ADC configuration register 1
+    CFGR2      : longword;            // ADC configuration register 2
+    SMPR1      : longword;            // ADC sampling time register 1
+    SMPR2      : longword;            // ADC sampling time register 2
+    RESERVED1  : longword;            // Reserved,                                                      0x1C
+    TR1        : longword;            // ADC analog watchdog 1 threshold register
+    TR2        : longword;            // ADC analog watchdog 2 threshold register
+    TR3        : longword;            // ADC analog watchdog 3 threshold register
+    RESERVED2  : longword;            // Reserved,                                                      0x2C
+    SQR1       : longword;            // ADC group regular sequencer register 1
+    SQR2       : longword;            // ADC group regular sequencer register 2
+    SQR3       : longword;            // ADC group regular sequencer register 3
+    SQR4       : longword;            // ADC group regular sequencer register 4
+    DR         : longword;            // ADC group regular data register
+    RESERVED3  : longword;            // Reserved,                                                      0x44
+    RESERVED4  : longword;            // Reserved,                                                      0x48
+    JSQR       : longword;            // ADC group injected sequencer register
+    RESERVED5  : array[0..3] of longword; // Reserved,                                               0x50 - 0x5C
+    OFR1       : longword;            // ADC offset register 1
+    OFR2       : longword;            // ADC offset register 2
+    OFR3       : longword;            // ADC offset register 3
+    OFR4       : longword;            // ADC offset register 4
+    RESERVED6  : array[0..3] of longword; // Reserved,                                               0x70 - 0x7C
+    JDR1       : longword;            // ADC group injected rank 1 data register
+    JDR2       : longword;            // ADC group injected rank 2 data register
+    JDR3       : longword;            // ADC group injected rank 3 data register
+    JDR4       : longword;            // ADC group injected rank 4 data register
+    RESERVED7  : array[0..3] of longword; // Reserved,                                             0x090 - 0x09C
+    AWD2CR     : longword;            // ADC analog watchdog 1 configuration register
+    AWD3CR     : longword;            // ADC analog watchdog 3 Configuration Register
+    RESERVED8  : longword;            // Reserved,                                                     0x0A8
+    RESERVED9  : longword;            // Reserved,                                                     0x0AC
+    DIFSEL     : longword;            // ADC differential mode selection register
+    CALFACT    : longword;            // ADC calibration factors
+  end;
+
+  TADC_COMMON_Registers = record
+    RESERVED1  : longword;            // Reserved
+    RESERVED2  : longword;            // Reserved
+    CCR        : longword;            // ADC common configuration register
+    RESERVED3  : longword;            // Reserved
+  end;
+
+  TDCMI_Registers = record
+    CR         : longword;            // DCMI control register
+    SR         : longword;            // DCMI status register
+    RISR       : longword;            // DCMI raw interrupt status register
+    IER        : longword;            // DCMI interrupt enable register
+    MISR       : longword;            // DCMI masked interrupt status register
+    ICR        : longword;            // DCMI interrupt clear register
+    ESCR       : longword;            // DCMI embedded synchronization code register
+    ESUR       : longword;            // DCMI embedded synchronization unmask register
+    CWSTRTR    : longword;            // DCMI crop window start
+    CWSIZER    : longword;            // DCMI crop window size
+    DR         : longword;            // DCMI data register
+  end;
+
+  TCAN_TXMAILBOX_Registers = record
+    TIR        : longword;            // CAN TX mailbox identifier register
+    TDTR       : longword;            // CAN mailbox data length control and time stamp register
+    TDLR       : longword;            // CAN mailbox data low register
+    TDHR       : longword;            // CAN mailbox data high register
+  end;
+
+  TCAN_FIFOMAILBOX_Registers = record
+    RIR        : longword;            // CAN receive FIFO mailbox identifier register
+    RDTR       : longword;            // CAN receive FIFO mailbox data length control and time stamp register
+    RDLR       : longword;            // CAN receive FIFO mailbox data low register
+    RDHR       : longword;            // CAN receive FIFO mailbox data high register
+  end;
+
+  TCAN_FILTERREGISTER_Registers = record
+    FR1        : longword;            // CAN Filter bank register 1
+    FR2        : longword;            // CAN Filter bank register 1
+  end;
+
+  TCAN_Registers = record
+    MCR        : longword;            // CAN master control register
+    MSR        : longword;            // CAN master status register
+    TSR        : longword;            // CAN transmit status register
+    RF0R       : longword;            // CAN receive FIFO 0 register
+    RF1R       : longword;            // CAN receive FIFO 1 register
+    IER        : longword;            // CAN interrupt enable register
+    ESR        : longword;            // CAN error status register
+    BTR        : longword;            // CAN bit timing register
+    RESERVED0  : array[0..87] of longword; // Reserved, 0x020 - 0x17F
+    sTxMailBox : array[0..2] of TCAN_TxMailBox_Registers; // CAN Tx MailBox
+    sFIFOMailBox : array[0..1] of TCAN_FIFOMailBox_Registers; // CAN FIFO MailBox
+    RESERVED1  : array[0..11] of longword; // Reserved, 0x1D0 - 0x1FF
+    FMR        : longword;            // CAN filter master register
+    FM1R       : longword;            // CAN filter mode register
+    RESERVED2  : longword;            // Reserved, 0x208
+    FS1R       : longword;            // CAN filter scale register
+    RESERVED3  : longword;            // Reserved, 0x210
+    FFA1R      : longword;            // CAN filter FIFO assignment register
+    RESERVED4  : longword;            // Reserved, 0x218
+    FA1R       : longword;            // CAN filter activation register
+    RESERVED5  : array[0..7] of longword; // Reserved, 0x220-0x23F
+    sFilterRegister : array[0..27] of TCAN_FilterRegister_Registers; // CAN Filter Register
+  end;
+
+  TCOMP_Registers = record
+    CSR        : longword;            // COMP control and status register
+  end;
+
+  TCOMP_COMMON_Registers = record
+    CSR        : longword;            // COMP control and status register, used for bits common to several COMP instances
+  end;
+
+  TCRC_Registers = record
+    DR         : longword;            // CRC Data register
+    IDR        : longword;            // CRC Independent data register
+    CR         : longword;            // CRC Control register
+    RESERVED2  : longword;            // Reserved,                                                    0x0C
+    INIT       : longword;            // Initial CRC value register
+    POL        : longword;            // CRC polynomial register
+  end;
+
+  TCRS_Registers = record
+    CR         : longword;            // CRS ccontrol register
+    CFGR       : longword;            // CRS configuration register
+    ISR        : longword;            // CRS interrupt and status register
+    ICR        : longword;            // CRS interrupt flag clear register
+  end;
+
+  TDAC_Registers = record
+    CR         : longword;            // DAC control register
+    SWTRIGR    : longword;            // DAC software trigger register
+    DHR12R1    : longword;            // DAC channel1 12-bit right-aligned data holding register
+    DHR12L1    : longword;            // DAC channel1 12-bit left aligned data holding register
+    DHR8R1     : longword;            // DAC channel1 8-bit right aligned data holding register
+    DHR12R2    : longword;            // DAC channel2 12-bit right aligned data holding register
+    DHR12L2    : longword;            // DAC channel2 12-bit left aligned data holding register
+    DHR8R2     : longword;            // DAC channel2 8-bit right-aligned data holding register
+    DHR12RD    : longword;            // Dual DAC 12-bit right-aligned data holding register
+    DHR12LD    : longword;            // DUAL DAC 12-bit left aligned data holding register
+    DHR8RD     : longword;            // DUAL DAC 8-bit right aligned data holding register
+    DOR1       : longword;            // DAC channel1 data output register
+    DOR2       : longword;            // DAC channel2 data output register
+    SR         : longword;            // DAC status register
+    CCR        : longword;            // DAC calibration control register
+    MCR        : longword;            // DAC mode control register
+    SHSR1      : longword;            // DAC Sample and Hold sample time register 1
+    SHSR2      : longword;            // DAC Sample and Hold sample time register 2
+    SHHR       : longword;            // DAC Sample and Hold hold time register
+    SHRR       : longword;            // DAC Sample and Hold refresh time register
+  end;
+
+  TDFSDM_FILTER_Registers = record
+    FLTCR1     : longword;            // DFSDM control register1
+    FLTCR2     : longword;            // DFSDM control register2
+    FLTISR     : longword;            // DFSDM interrupt and status register
+    FLTICR     : longword;            // DFSDM interrupt flag clear register
+    FLTJCHGR   : longword;            // DFSDM injected channel group selection register
+    FLTFCR     : longword;            // DFSDM filter control register
+    FLTJDATAR  : longword;            // DFSDM data register for injected group
+    FLTRDATAR  : longword;            // DFSDM data register for regular group
+    FLTAWHTR   : longword;            // DFSDM analog watchdog high threshold register
+    FLTAWLTR   : longword;            // DFSDM analog watchdog low threshold register
+    FLTAWSR    : longword;            // DFSDM analog watchdog status register
+    FLTAWCFR   : longword;            // DFSDM analog watchdog clear flag register
+    FLTEXMAX   : longword;            // DFSDM extreme detector maximum register
+    FLTEXMIN   : longword;            // DFSDM extreme detector minimum register
+    FLTCNVTIMR : longword;            // DFSDM conversion timer
+  end;
+
+  TDFSDM_CHANNEL_Registers = record
+    CHCFGR1    : longword;            // DFSDM channel configuration register1
+    CHCFGR2    : longword;            // DFSDM channel configuration register2
+    CHAWSCDR   : longword;            // DFSDM channel analog watchdog and
+    CHWDATAR   : longword;            // DFSDM channel watchdog filter data register
+    CHDATINR   : longword;            // DFSDM channel data input register
+    CHDLYR     : longword;            // DFSDM channel delay register
+  end;
+
+  TDBGMCU_Registers = record
+    IDCODE     : longword;            // MCU device ID code
+    CR         : longword;            // Debug MCU configuration register
+    APB1FZR1   : longword;            // Debug MCU APB1 freeze register 1
+    APB1FZR2   : longword;            // Debug MCU APB1 freeze register 2
+    APB2FZ     : longword;            // Debug MCU APB2 freeze register
+  end;
+
+  TDMA_CHANNEL_Registers = record
+    CCR        : longword;            // DMA channel x configuration register
+    CNDTR      : longword;            // DMA channel x number of data register
+    CPAR       : longword;            // DMA channel x peripheral address register
+    CMAR       : longword;            // DMA channel x memory address register
+  end;
+
+  TDMA_Registers = record
+    ISR        : longword;            // DMA interrupt status register
+    IFCR       : longword;            // DMA interrupt flag clear register
+  end;
+
+  TDMAMUX_CHANNEL_Registers = record
+    CCR        : longword;            // DMA Multiplexer Channel x Control Register
+  end;
+
+  TDMAMUX_CHANNELSTATUS_Registers = record
+    CSR        : longword;            // DMA Channel Status Register
+    CFR        : longword;            // DMA Channel Clear Flag Register
+  end;
+
+  TDMAMUX_REQUESTGEN_Registers = record
+    RGCR       : longword;            // DMA Request Generator x Control Register
+  end;
+
+  TDMAMUX_REQUESTGENSTATUS_Registers = record
+    RGSR       : longword;            // DMA Request Generator Status Register
+    RGCFR      : longword;            // DMA Request Generator Clear Flag Register
+  end;
+
+  TDMA2D_Registers = record
+    CR         : longword;            // DMA2D Control Register
+    ISR        : longword;            // DMA2D Interrupt Status Register
+    IFCR       : longword;            // DMA2D Interrupt Flag Clear Register
+    FGMAR      : longword;            // DMA2D Foreground Memory Address Register
+    FGOR       : longword;            // DMA2D Foreground Offset Register
+    BGMAR      : longword;            // DMA2D Background Memory Address Register
+    BGOR       : longword;            // DMA2D Background Offset Register
+    FGPFCCR    : longword;            // DMA2D Foreground PFC Control Register
+    FGCOLR     : longword;            // DMA2D Foreground Color Register
+    BGPFCCR    : longword;            // DMA2D Background PFC Control Register
+    BGCOLR     : longword;            // DMA2D Background Color Register
+    FGCMAR     : longword;            // DMA2D Foreground CLUT Memory Address Register
+    BGCMAR     : longword;            // DMA2D Background CLUT Memory Address Register
+    OPFCCR     : longword;            // DMA2D Output PFC Control Register
+    OCOLR      : longword;            // DMA2D Output Color Register
+    OMAR       : longword;            // DMA2D Output Memory Address Register
+    OOR        : longword;            // DMA2D Output Offset Register
+    NLR        : longword;            // DMA2D Number of Line Register
+    LWR        : longword;            // DMA2D Line Watermark Register
+    AMTCR      : longword;            // DMA2D AHB Master Timer Configuration Register
+    RESERVED   : array[0..235] of longword; // Reserved
+    FGCLUT     : array[0..255] of longword; // DMA2D Foreground CLUT
+    BGCLUT     : array[0..255] of longword; // DMA2D Background CLUT
+  end;
+
+  TDSI_Registers = record
+    VR         : longword;            // DSI Host Version Register
+    CR         : longword;            // DSI Host Control Register
+    CCR        : longword;            // DSI HOST Clock Control Register
+    LVCIDR     : longword;            // DSI Host LTDC VCID Register
+    LCOLCR     : longword;            // DSI Host LTDC Color Coding Register
+    LPCR       : longword;            // DSI Host LTDC Polarity Configuration Register
+    LPMCR      : longword;            // DSI Host Low-Power Mode Configuration Register
+    RESERVED0  : array[0..3] of longword; // Reserved, 0x1C - 0x2B
+    PCR        : longword;            // DSI Host Protocol Configuration Register
+    GVCIDR     : longword;            // DSI Host Generic VCID Register
+    MCR        : longword;            // DSI Host Mode Configuration Register
+    VMCR       : longword;            // DSI Host Video Mode Configuration Register
+    VPCR       : longword;            // DSI Host Video Packet Configuration Register
+    VCCR       : longword;            // DSI Host Video Chunks Configuration Register
+    VNPCR      : longword;            // DSI Host Video Null Packet Configuration Register
+    VHSACR     : longword;            // DSI Host Video HSA Configuration Register
+    VHBPCR     : longword;            // DSI Host Video HBP Configuration Register
+    VLCR       : longword;            // DSI Host Video Line Configuration Register
+    VVSACR     : longword;            // DSI Host Video VSA Configuration Register
+    VVBPCR     : longword;            // DSI Host Video VBP Configuration Register
+    VVFPCR     : longword;            // DSI Host Video VFP Configuration Register
+    VVACR      : longword;            // DSI Host Video VA Configuration Register
+    LCCR       : longword;            // DSI Host LTDC Command Configuration Register
+    CMCR       : longword;            // DSI Host Command Mode Configuration Register
+    GHCR       : longword;            // DSI Host Generic Header Configuration Register
+    GPDR       : longword;            // DSI Host Generic Payload Data Register
+    GPSR       : longword;            // DSI Host Generic Packet Status Register
+    TCCR       : array[0..5] of longword; // DSI Host Timeout Counter Configuration Register
+    RESERVED1  : longword;            // Reserved, 0x90
+    CLCR       : longword;            // DSI Host Clock Lane Configuration Register
+    CLTCR      : longword;            // DSI Host Clock Lane Timer Configuration Register
+    DLTCR      : longword;            // DSI Host Data Lane Timer Configuration Register
+    PCTLR      : longword;            // DSI Host PHY Control Register
+    PCONFR     : longword;            // DSI Host PHY Configuration Register
+    PUCR       : longword;            // DSI Host PHY ULPS Control Register
+    PTTCR      : longword;            // DSI Host PHY TX Triggers Configuration Register
+    PSR        : longword;            // DSI Host PHY Status Register
+    RESERVED2  : array[0..1] of longword; // Reserved, 0xB4 - 0xBB
+    ISR        : array[0..1] of longword; // DSI Host Interrupt & Status Register
+    IER        : array[0..1] of longword; // DSI Host Interrupt Enable Register
+    RESERVED3  : array[0..2] of longword; // Reserved, 0xD0 - 0xD7
+    FIR        : array[0..1] of longword; // DSI Host Force Interrupt Register
+    RESERVED4  : array[0..7] of longword; // Reserved, 0xE0 - 0xFF
+    VSCR       : longword;            // DSI Host Video Shadow Control Register
+    RESERVED5  : array[0..1] of longword; // Reserved, 0x104 - 0x10B
+    LCVCIDR    : longword;            // DSI Host LTDC Current VCID Register
+    LCCCR      : longword;            // DSI Host LTDC Current Color Coding Register
+    RESERVED6  : longword;            // Reserved, 0x114
+    LPMCCR     : longword;            // DSI Host Low-power Mode Current Configuration Register
+    RESERVED7  : array[0..6] of longword; // Reserved, 0x11C - 0x137
+    VMCCR      : longword;            // DSI Host Video Mode Current Configuration Register
+    VPCCR      : longword;            // DSI Host Video Packet Current Configuration Register
+    VCCCR      : longword;            // DSI Host Video Chuncks Current Configuration Register
+    VNPCCR     : longword;            // DSI Host Video Null Packet Current Configuration Register
+    VHSACCR    : longword;            // DSI Host Video HSA Current Configuration Register
+    VHBPCCR    : longword;            // DSI Host Video HBP Current Configuration Register
+    VLCCR      : longword;            // DSI Host Video Line Current Configuration Register
+    VVSACCR    : longword;            // DSI Host Video VSA Current Configuration Register
+    VVBPCCR    : longword;            // DSI Host Video VBP Current Configuration Register
+    VVFPCCR    : longword;            // DSI Host Video VFP Current Configuration Register
+    VVACCR     : longword;            // DSI Host Video VA Current Configuration Register
+    RESERVED8  : array[0..166] of longword; // Reserved, 0x164 - 0x3FF
+    WCFGR      : longword;            // DSI Wrapper Configuration Register
+    WCR        : longword;            // DSI Wrapper Control Register
+    WIER       : longword;            // DSI Wrapper Interrupt Enable Register
+    WISR       : longword;            // DSI Wrapper Interrupt and Status Register
+    WIFCR      : longword;            // DSI Wrapper Interrupt Flag Clear Register
+    RESERVED9  : longword;            // Reserved, 0x414
+    WPCR       : array[0..4] of longword; // DSI Wrapper PHY Configuration Register
+    RESERVED10 : longword;            // Reserved, 0x42C
+    WRPCR      : longword;            // DSI Wrapper Regulator and PLL Control Register
+  end;
+
+  TEXTI_Registers = record
+    IMR1       : longword;            // EXTI Interrupt mask register 1
+    EMR1       : longword;            // EXTI Event mask register 1
+    RTSR1      : longword;            // EXTI Rising trigger selection register 1
+    FTSR1      : longword;            // EXTI Falling trigger selection register 1
+    SWIER1     : longword;            // EXTI Software interrupt event register 1
+    PR1        : longword;            // EXTI Pending register 1
+    RESERVED1  : longword;            // Reserved, 0x18
+    RESERVED2  : longword;            // Reserved, 0x1C
+    IMR2       : longword;            // EXTI Interrupt mask register 2
+    EMR2       : longword;            // EXTI Event mask register 2
+    RTSR2      : longword;            // EXTI Rising trigger selection register 2
+    FTSR2      : longword;            // EXTI Falling trigger selection register 2
+    SWIER2     : longword;            // EXTI Software interrupt event register 2
+    PR2        : longword;            // EXTI Pending register 2
+  end;
+
+  TFIREWALL_Registers = record
+    CSSA       : longword;            // Code Segment Start Address register
+    CSL        : longword;            // Code Segment Length register
+    NVDSSA     : longword;            // NON volatile data Segment Start Address register
+    NVDSL      : longword;            // NON volatile data Segment Length register
+    VDSSA      : longword;            // Volatile data Segment Start Address register
+    VDSL       : longword;            // Volatile data Segment Length register
+    RESERVED1  : longword;            // Reserved1
+    RESERVED2  : longword;            // Reserved2
+    CR         : longword;            // Configuration  register
+  end;
+
+  TFLASH_Registers = record
+    ACR        : longword;            // FLASH access control register
+    PDKEYR     : longword;            // FLASH power down key register
+    KEYR       : longword;            // FLASH key register
+    OPTKEYR    : longword;            // FLASH option key register
+    SR         : longword;            // FLASH status register
+    CR         : longword;            // FLASH control register
+    ECCR       : longword;            // FLASH ECC register
+    RESERVED1  : longword;            // Reserved1
+    OPTR       : longword;            // FLASH option register
+    PCROP1SR   : longword;            // FLASH bank1 PCROP start address register
+    PCROP1ER   : longword;            // FLASH bank1 PCROP end address register
+    WRP1AR     : longword;            // FLASH bank1 WRP area A address register
+    WRP1BR     : longword;            // FLASH bank1 WRP area B address register
+    RESERVED2  : array[0..3] of longword; // Reserved2
+    PCROP2SR   : longword;            // FLASH bank2 PCROP start address register
+    PCROP2ER   : longword;            // FLASH bank2 PCROP end address register
+    WRP2AR     : longword;            // FLASH bank2 WRP area A address register
+    WRP2BR     : longword;            // FLASH bank2 WRP area B address register
+    RESERVED3  : array[0..54] of longword; // Reserved3
+    CFGR       : longword;            // FLASH configuration register
+  end;
+
+  TFMC_BANK1_Registers = record
+    BTCR       : array[0..7] of longword; // NOR/PSRAM chip-select control register(BCR) and chip-select timing register(BTR)
+  end;
+
+  TFMC_BANK1E_Registers = record
+    BWTR       : array[0..6] of longword; // NOR/PSRAM write timing registers
+  end;
+
+  TFMC_BANK3_Registers = record
+    PCR        : longword;            // NAND Flash control register
+    SR         : longword;            // NAND Flash FIFO status and interrupt register
+    PMEM       : longword;            // NAND Flash Common memory space timing register
+    PATT       : longword;            // NAND Flash Attribute memory space timing register
+    RESERVED0  : longword;            // Reserved, 0x90
+    ECCR       : longword;            // NAND Flash ECC result registers
+  end;
+
+  TGFXMMU_Registers = record
+    CR         : longword;            // GFXMMU configuration register
+    SR         : longword;            // GFXMMU status register
+    FCR        : longword;            // GFXMMU flag clear register
+    RESERVED0  : longword;            // Reserved0
+    DVR        : longword;            // GFXMMU default value register
+    RESERVED1  : array[0..2] of longword; // Reserved1
+    B0CR       : longword;            // GFXMMU buffer 0 configuration register
+    B1CR       : longword;            // GFXMMU buffer 1 configuration register
+    B2CR       : longword;            // GFXMMU buffer 2 configuration register
+    B3CR       : longword;            // GFXMMU buffer 3 configuration register
+    RESERVED2  : array[0..1011] of longword; // Reserved2
+    LUT        : array[0..2047] of longword; // GFXMMU LUT registers
+  end;
+
+  TGPIO_Registers = record
+    MODER      : longword;            // GPIO port mode register
+    OTYPER     : longword;            // GPIO port output type register
+    OSPEEDR    : longword;            // GPIO port output speed register
+    PUPDR      : longword;            // GPIO port pull-up/pull-down register
+    IDR        : longword;            // GPIO port input data register
+    ODR        : longword;            // GPIO port output data register
+    BSRR       : longword;            // GPIO port bit set/reset  register
+    LCKR       : longword;            // GPIO port configuration lock register
+    AFR        : array[0..1] of longword; // GPIO alternate function registers
+    BRR        : longword;            // GPIO Bit Reset register
+  end;
+
+  TI2C_Registers = record
+    CR1        : longword;            // I2C Control register 1
+    CR2        : longword;            // I2C Control register 2
+    OAR1       : longword;            // I2C Own address 1 register
+    OAR2       : longword;            // I2C Own address 2 register
+    TIMINGR    : longword;            // I2C Timing register
+    TIMEOUTR   : longword;            // I2C Timeout register
+    ISR        : longword;            // I2C Interrupt and status register
+    ICR        : longword;            // I2C Interrupt clear register
+    PECR       : longword;            // I2C PEC register
+    RXDR       : longword;            // I2C Receive data register
+    TXDR       : longword;            // I2C Transmit data register
+  end;
+
+  TIWDG_Registers = record
+    KR         : longword;            // IWDG Key register
+    PR         : longword;            // IWDG Prescaler register
+    RLR        : longword;            // IWDG Reload register
+    SR         : longword;            // IWDG Status register
+    WINR       : longword;            // IWDG Window register
+  end;
+
+  TLPTIM_Registers = record
+    ISR        : longword;            // LPTIM Interrupt and Status register
+    ICR        : longword;            // LPTIM Interrupt Clear register
+    IER        : longword;            // LPTIM Interrupt Enable register
+    CFGR       : longword;            // LPTIM Configuration register
+    CR         : longword;            // LPTIM Control register
+    CMP        : longword;            // LPTIM Compare register
+    ARR        : longword;            // LPTIM Autoreload register
+    CNT        : longword;            // LPTIM Counter register
+    &OR        : longword;            // LPTIM Option register
+  end;
+
+  TLTDC_Registers = record
+    RESERVED0  : array[0..1] of longword; // Reserved, 0x00-0x04
+    SSCR       : longword;            // LTDC Synchronization Size Configuration Register
+    BPCR       : longword;            // LTDC Back Porch Configuration Register
+    AWCR       : longword;            // LTDC Active Width Configuration Register
+    TWCR       : longword;            // LTDC Total Width Configuration Register
+    GCR        : longword;            // LTDC Global Control Register
+    RESERVED1  : array[0..1] of longword; // Reserved, 0x1C-0x20
+    SRCR       : longword;            // LTDC Shadow Reload Configuration Register
+    RESERVED2  : longWord;            // Reserved, 0x28
+    BCCR       : longword;            // LTDC Background Color Configuration Register
+    RESERVED3  : longWord;            // Reserved, 0x30
+    IER        : longword;            // LTDC Interrupt Enable Register
+    ISR        : longword;            // LTDC Interrupt Status Register
+    ICR        : longword;            // LTDC Interrupt Clear Register
+    LIPCR      : longword;            // LTDC Line Interrupt Position Configuration Register
+    CPSR       : longword;            // LTDC Current Position Status Register
+    CDSR       : longword;            // LTDC Current Display Status Register
+  end;
+
+  TLTDC_LAYER_Registers = record
+    CR         : longword;            // LTDC Layerx Control Register
+    WHPCR      : longword;            // LTDC Layerx Window Horizontal Position Configuration Register
+    WVPCR      : longword;            // LTDC Layerx Window Vertical Position Configuration Register
+    CKCR       : longword;            // LTDC Layerx Color Keying Configuration Register
+    PFCR       : longword;            // LTDC Layerx Pixel Format Configuration Register
+    CACR       : longword;            // LTDC Layerx Constant Alpha Configuration Register
+    DCCR       : longword;            // LTDC Layerx Default Color Configuration Register
+    BFCR       : longword;            // LTDC Layerx Blending Factors Configuration Register
+    RESERVED0  : array[0..1] of longword; // Reserved
+    CFBAR      : longword;            // LTDC Layerx Color Frame Buffer Address Register
+    CFBLR      : longword;            // LTDC Layerx Color Frame Buffer Length Register
+    CFBLNR     : longword;            // LTDC Layerx ColorFrame Buffer Line Number Register
+    RESERVED1  : array[0..2] of longword; // Reserved
+    CLUTWR     : longword;            // LTDC Layerx CLUT Write Register
+  end;
+
+  TOPAMP_Registers = record
+    CSR        : longword;            // OPAMP control/status register
+    OTR        : longword;            // OPAMP offset trimming register for normal mode
+    LPOTR      : longword;            // OPAMP offset trimming register for low power mode
+  end;
+
+  TOPAMP_COMMON_Registers = record
+    CSR        : longword;            // OPAMP control/status register, used for bits common to several OPAMP instances
+  end;
+
+  TPWR_Registers = record
+    CR1        : longword;            // PWR power control register 1
+    CR2        : longword;            // PWR power control register 2
+    CR3        : longword;            // PWR power control register 3
+    CR4        : longword;            // PWR power control register 4
+    SR1        : longword;            // PWR power status register 1
+    SR2        : longword;            // PWR power status register 2
+    SCR        : longword;            // PWR power status reset register
+    RESERVED   : longword;            // Reserved
+    PUCRA      : longword;            // Pull_up control register of portA
+    PDCRA      : longword;            // Pull_Down control register of portA
+    PUCRB      : longword;            // Pull_up control register of portB
+    PDCRB      : longword;            // Pull_Down control register of portB
+    PUCRC      : longword;            // Pull_up control register of portC
+    PDCRC      : longword;            // Pull_Down control register of portC
+    PUCRD      : longword;            // Pull_up control register of portD
+    PDCRD      : longword;            // Pull_Down control register of portD
+    PUCRE      : longword;            // Pull_up control register of portE
+    PDCRE      : longword;            // Pull_Down control register of portE
+    PUCRF      : longword;            // Pull_up control register of portF
+    PDCRF      : longword;            // Pull_Down control register of portF
+    PUCRG      : longword;            // Pull_up control register of portG
+    PDCRG      : longword;            // Pull_Down control register of portG
+    PUCRH      : longword;            // Pull_up control register of portH
+    PDCRH      : longword;            // Pull_Down control register of portH
+    PUCRI      : longword;            // Pull_up control register of portI
+    PDCRI      : longword;            // Pull_Down control register of portI
+    RESERVED1  : array[0..5] of longword; // Reserved
+    CR5        : longword;            // PWR power control register 5
+  end;
+
+  TOCTOSPI_Registers = record
+    CR         : longword;            // OCTOSPI Control register
+    RESERVED   : longword;            // Reserved
+    DCR1       : longword;            // OCTOSPI Device Configuration register 1
+    DCR2       : longword;            // OCTOSPI Device Configuration register 2
+    DCR3       : longword;            // OCTOSPI Device Configuration register 3
+    RESERVED1  : array[0..2] of longword; // Reserved
+    SR         : longword;            // OCTOSPI Status register
+    FCR        : longword;            // OCTOSPI Flag Clear register
+    RESERVED2  : array[0..5] of longword; // Reserved
+    DLR        : longword;            // OCTOSPI Data Length register
+    RESERVED3  : longword;            // Reserved
+    AR         : longword;            // OCTOSPI Address register
+    RESERVED4  : longword;            // Reserved
+    DR         : longword;            // OCTOPSI Data register
+    RESERVED5  : array[0..10] of longword; // Reserved
+    PSMKR      : longword;            // OCTOSPI Polling Status Mask register
+    RESERVED6  : longword;            // Reserved
+    PSMAR      : longword;            // OCTOSPI Polling Status Match register
+    RESERVED7  : longword;            // Reserved
+    PIR        : longword;            // OCTOSPI Polling Interval register
+    RESERVED8  : array[0..26] of longword; // Reserved
+    CCR        : longword;            // OCTOSPI Communication Configuration register
+    RESERVED9  : longword;            // Reserved
+    TCR        : longword;            // OCTOSPI Timing Configuration register
+    RESERVED10 : longword;            // Reserved
+    IR         : longword;            // OCTOSPI Instruction register
+    RESERVED11 : array[0..2] of longword; // Reserved
+    ABR        : longword;            // OCTOSPI Alternate Bytes register
+    RESERVED12 : array[0..2] of longword; // Reserved
+    LPTR       : longword;            // OCTOSPI Low Power Timeout register
+    RESERVED13 : array[0..18] of longword; // Reserved
+    WCCR       : longword;            // OCTOSPI Write Communication Configuration register
+    RESERVED14 : longword;            // Reserved
+    WTCR       : longword;            // OCTOSPI Write Timing Configuration register
+    RESERVED15 : longword;            // Reserved
+    WIR        : longword;            // OCTOSPI Write Instruction register
+    RESERVED16 : array[0..2] of longword; // Reserved
+    WABR       : longword;            // OCTOSPI Write Alternate Bytes register
+    RESERVED17 : array[0..22] of longword; // Reserved
+    HLCR       : longword;            // OCTOSPI Hyperbus Latency Configuration register
+  end;
+
+  TOCTOSPIM_Registers = record
+    RESERVED   : longword;            // Reserved
+    PCR        : array[0..1] of longword; // OCTOSPI IO Manager Port[1:2] Configuration register
+  end;
+
+  TRCC_Registers = record
+    CR         : longword;            // RCC clock control register
+    ICSCR      : longword;            // RCC internal clock sources calibration register
+    CFGR       : longword;            // RCC clock configuration register
+    PLLCFGR    : longword;            // RCC system PLL configuration register
+    PLLSAI1CFGR : longword;           // RCC PLL SAI1 configuration register
+    PLLSAI2CFGR : longword;           // RCC PLL SAI2 configuration register
+    CIER       : longword;            // RCC clock interrupt enable register
+    CIFR       : longword;            // RCC clock interrupt flag register
+    CICR       : longword;            // RCC clock interrupt clear register
+    RESERVED0  : longword;            // Reserved
+    AHB1RSTR   : longword;            // RCC AHB1 peripheral reset register
+    AHB2RSTR   : longword;            // RCC AHB2 peripheral reset register
+    AHB3RSTR   : longword;            // RCC AHB3 peripheral reset register
+    RESERVED1  : longword;            // Reserved
+    APB1RSTR1  : longword;            // RCC APB1 peripheral reset register 1
+    APB1RSTR2  : longword;            // RCC APB1 peripheral reset register 2
+    APB2RSTR   : longword;            // RCC APB2 peripheral reset register
+    RESERVED2  : longword;            // Reserved
+    AHB1ENR    : longword;            // RCC AHB1 peripheral clocks enable register
+    AHB2ENR    : longword;            // RCC AHB2 peripheral clocks enable register
+    AHB3ENR    : longword;            // RCC AHB3 peripheral clocks enable register
+    RESERVED3  : longword;            // Reserved
+    APB1ENR1   : longword;            // RCC APB1 peripheral clocks enable register 1
+    APB1ENR2   : longword;            // RCC APB1 peripheral clocks enable register 2
+    APB2ENR    : longword;            // RCC APB2 peripheral clocks enable register
+    RESERVED4  : longword;            // Reserved
+    AHB1SMENR  : longword;            // RCC AHB1 peripheral clocks enable in sleep and stop modes register
+    AHB2SMENR  : longword;            // RCC AHB2 peripheral clocks enable in sleep and stop modes register
+    AHB3SMENR  : longword;            // RCC AHB3 peripheral clocks enable in sleep and stop modes register
+    RESERVED5  : longword;            // Reserved
+    APB1SMENR1 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 1
+    APB1SMENR2 : longword;            // RCC APB1 peripheral clocks enable in sleep mode and stop modes register 2
+    APB2SMENR  : longword;            // RCC APB2 peripheral clocks enable in sleep mode and stop modes register
+    RESERVED6  : longword;            // Reserved
+    CCIPR      : longword;            // RCC peripherals independent clock configuration register
+    RESERVED7  : longword;            // Reserved
+    BDCR       : longword;            // RCC backup domain control register
+    CSR        : longword;            // RCC clock control & status register
+    CRRCR      : longword;            // RCC clock recovery RC register
+    CCIPR2     : longword;            // RCC peripherals independent clock configuration register 2
+  end;
+
+  TRTC_Registers = record
+    TR         : longword;            // RTC time register
+    DR         : longword;            // RTC date register
+    CR         : longword;            // RTC control register
+    ISR        : longword;            // RTC initialization and status register
+    PRER       : longword;            // RTC prescaler register
+    WUTR       : longword;            // RTC wakeup timer register
+    reserved   : longword;            // Reserved
+    ALRMAR     : longword;            // RTC alarm A register
+    ALRMBR     : longword;            // RTC alarm B register
+    WPR        : longword;            // RTC write protection register
+    SSR        : longword;            // RTC sub second register
+    SHIFTR     : longword;            // RTC shift control register
+    TSTR       : longword;            // RTC time stamp time register
+    TSDR       : longword;            // RTC time stamp date register
+    TSSSR      : longword;            // RTC time-stamp sub second register
+    CALR       : longword;            // RTC calibration register
+    TAMPCR     : longword;            // RTC tamper configuration register
+    ALRMASSR   : longword;            // RTC alarm A sub second register
+    ALRMBSSR   : longword;            // RTC alarm B sub second register
+    &OR        : longword;            // RTC option register
+    BKP0R      : longword;            // RTC backup register 0
+    BKP1R      : longword;            // RTC backup register 1
+    BKP2R      : longword;            // RTC backup register 2
+    BKP3R      : longword;            // RTC backup register 3
+    BKP4R      : longword;            // RTC backup register 4
+    BKP5R      : longword;            // RTC backup register 5
+    BKP6R      : longword;            // RTC backup register 6
+    BKP7R      : longword;            // RTC backup register 7
+    BKP8R      : longword;            // RTC backup register 8
+    BKP9R      : longword;            // RTC backup register 9
+    BKP10R     : longword;            // RTC backup register 10
+    BKP11R     : longword;            // RTC backup register 11
+    BKP12R     : longword;            // RTC backup register 12
+    BKP13R     : longword;            // RTC backup register 13
+    BKP14R     : longword;            // RTC backup register 14
+    BKP15R     : longword;            // RTC backup register 15
+    BKP16R     : longword;            // RTC backup register 16
+    BKP17R     : longword;            // RTC backup register 17
+    BKP18R     : longword;            // RTC backup register 18
+    BKP19R     : longword;            // RTC backup register 19
+    BKP20R     : longword;            // RTC backup register 20
+    BKP21R     : longword;            // RTC backup register 21
+    BKP22R     : longword;            // RTC backup register 22
+    BKP23R     : longword;            // RTC backup register 23
+    BKP24R     : longword;            // RTC backup register 24
+    BKP25R     : longword;            // RTC backup register 25
+    BKP26R     : longword;            // RTC backup register 26
+    BKP27R     : longword;            // RTC backup register 27
+    BKP28R     : longword;            // RTC backup register 28
+    BKP29R     : longword;            // RTC backup register 29
+    BKP30R     : longword;            // RTC backup register 30
+    BKP31R     : longword;            // RTC backup register 31
+  end;
+
+  TSAI_Registers = record
+    GCR        : longword;            // SAI global configuration register
+    RESERVED   : array[0..15] of longword; // Reserved
+    PDMCR      : longword;            // SAI PDM control register
+    PDMDLY     : longword;            // SAI PDM delay register
+  end;
+
+  TSAI_BLOCK_Registers = record
+    CR1        : longword;            // SAI block x configuration register 1
+    CR2        : longword;            // SAI block x configuration register 2
+    FRCR       : longword;            // SAI block x frame configuration register
+    SLOTR      : longword;            // SAI block x slot register
+    IMR        : longword;            // SAI block x interrupt mask register
+    SR         : longword;            // SAI block x status register
+    CLRFR      : longword;            // SAI block x clear flag register
+    DR         : longword;            // SAI block x data register
+  end;
+
+  TSDMMC_Registers = record
+    POWER      : longword;            // SDMMC power control register
+    CLKCR      : longword;            // SDMMC clock control register
+    ARG        : longword;            // SDMMC argument register
+    CMD        : longword;            // SDMMC command register
+    RESPCMD    : longword;            // SDMMC command response register
+    RESP1      : longword;            // SDMMC response 1 register
+    RESP2      : longword;            // SDMMC response 2 register
+    RESP3      : longword;            // SDMMC response 3 register
+    RESP4      : longword;            // SDMMC response 4 register
+    DTIMER     : longword;            // SDMMC data timer register
+    DLEN       : longword;            // SDMMC data length register
+    DCTRL      : longword;            // SDMMC data control register
+    DCOUNT     : longword;            // SDMMC data counter register
+    STA        : longword;            // SDMMC status register
+    ICR        : longword;            // SDMMC interrupt clear register
+    MASK       : longword;            // SDMMC mask register
+    ACKTIME    : longword;            // SDMMC Acknowledgement timer register
+    RESERVED0  : array[0..2] of longword; // Reserved, 0x44 - 0x4C - 0x4C
+    IDMACTRL   : longword;            // SDMMC DMA control register
+    IDMABSIZE  : longword;            // SDMMC DMA buffer size register
+    IDMABASE0  : longword;            // SDMMC DMA buffer 0 base address register
+    IDMABASE1  : longword;            // SDMMC DMA buffer 1 base address register
+    RESERVED1  : array[0..7] of longword; // Reserved, 0x60-0x7C
+    FIFO       : longword;            // SDMMC data FIFO register
+  end;
+
+  TSPI_Registers = record
+    CR1        : longword;            // SPI Control register 1
+    CR2        : longword;            // SPI Control register 2
+    SR         : longword;            // SPI Status register
+    DR         : longword;            // SPI data register
+    CRCPR      : longword;            // SPI CRC polynomial register
+    RXCRCR     : longword;            // SPI Rx CRC register
+    TXCRCR     : longword;            // SPI Tx CRC register
+  end;
+
+  TSYSCFG_Registers = record
+    MEMRMP     : longword;            // SYSCFG memory remap register
+    CFGR1      : longword;            // SYSCFG configuration register 1
+    EXTICR     : array[0..3] of longword; // SYSCFG external interrupt configuration registers
+    SCSR       : longword;            // SYSCFG SRAM2 control and status register
+    CFGR2      : longword;            // SYSCFG configuration register 2
+    SWPR       : longword;            // SYSCFG SRAM2 write protection register
+    SKR        : longword;            // SYSCFG SRAM2 key register
+    SWPR2      : longword;            // SYSCFG SRAM2 write protection register 2
+  end;
+
+  TTIM_Registers = record
+    CR1        : longword;            // TIM control register 1
+    CR2        : longword;            // TIM control register 2
+    SMCR       : longword;            // TIM slave mode control register
+    DIER       : longword;            // TIM DMA/interrupt enable register
+    SR         : longword;            // TIM status register
+    EGR        : longword;            // TIM event generation register
+    CCMR1      : longword;            // TIM capture/compare mode register 1
+    CCMR2      : longword;            // TIM capture/compare mode register 2
+    CCER       : longword;            // TIM capture/compare enable register
+    CNT        : longword;            // TIM counter register
+    PSC        : longword;            // TIM prescaler
+    ARR        : longword;            // TIM auto-reload register
+    RCR        : longword;            // TIM repetition counter register
+    CCR1       : longword;            // TIM capture/compare register 1
+    CCR2       : longword;            // TIM capture/compare register 2
+    CCR3       : longword;            // TIM capture/compare register 3
+    CCR4       : longword;            // TIM capture/compare register 4
+    BDTR       : longword;            // TIM break and dead-time register
+    DCR        : longword;            // TIM DMA control register
+    DMAR       : longword;            // TIM DMA address for full transfer
+    OR1        : longword;            // TIM option register 1
+    CCMR3      : longword;            // TIM capture/compare mode register 3
+    CCR5       : longword;            // TIM capture/compare register5
+    CCR6       : longword;            // TIM capture/compare register6
+    OR2        : longword;            // TIM option register 2
+    OR3        : longword;            // TIM option register 3
+  end;
+
+  TTSC_Registers = record
+    CR         : longword;            // TSC control register
+    IER        : longword;            // TSC interrupt enable register
+    ICR        : longword;            // TSC interrupt clear register
+    ISR        : longword;            // TSC interrupt status register
+    IOHCR      : longword;            // TSC I/O hysteresis control register
+    RESERVED1  : longword;            // Reserved
+    IOASCR     : longword;            // TSC I/O analog switch control register
+    RESERVED2  : longword;            // Reserved
+    IOSCR      : longword;            // TSC I/O sampling control register
+    RESERVED3  : longword;            // Reserved
+    IOCCR      : longword;            // TSC I/O channel control register
+    RESERVED4  : longword;            // Reserved
+    IOGCSR     : longword;            // TSC I/O group control status register
+    IOGXCR     : array[0..7] of longword; // TSC I/O group x counter register
+  end;
+
+  TUSART_Registers = record
+    CR1        : longword;            // USART Control register 1
+    CR2        : longword;            // USART Control register 2
+    CR3        : longword;            // USART Control register 3
+    BRR        : longword;            // USART Baud rate register
+    GTPR       : word;                // USART Guard time and prescaler register
+    RESERVED2  : word;                // Reserved, 0x12
+    RTOR       : longword;            // USART Receiver Time Out register
+    RQR        : word;                // USART Request register
+    RESERVED3  : word;                // Reserved, 0x1A
+    ISR        : longword;            // USART Interrupt and status register
+    ICR        : longword;            // USART Interrupt flag Clear register
+    RDR        : word;                // USART Receive Data register
+    RESERVED4  : word;                // Reserved, 0x26
+    TDR        : word;                // USART Transmit Data register
+    RESERVED5  : word;                // Reserved, 0x2A
+    PRESC      : longword;            // USART Prescaler register
+  end;
+
+  TVREFBUF_Registers = record
+    CSR        : longword;            // VREFBUF control and status register
+    CCR        : longword;            // VREFBUF calibration and control register
+  end;
+
+  TWWDG_Registers = record
+    CR         : longword;            // WWDG Control register
+    CFR        : longword;            // WWDG Configuration register
+    SR         : longword;            // WWDG Status register
+  end;
+
+  TAES_Registers = record
+    CR         : longword;            // AES control register
+    SR         : longword;            // AES status register
+    DINR       : longword;            // AES data input register
+    DOUTR      : longword;            // AES data output register
+    KEYR0      : longword;            // AES key register 0
+    KEYR1      : longword;            // AES key register 1
+    KEYR2      : longword;            // AES key register 2
+    KEYR3      : longword;            // AES key register 3
+    IVR0       : longword;            // AES initialization vector register 0
+    IVR1       : longword;            // AES initialization vector register 1
+    IVR2       : longword;            // AES initialization vector register 2
+    IVR3       : longword;            // AES initialization vector register 3
+    KEYR4      : longword;            // AES key register 4
+    KEYR5      : longword;            // AES key register 5
+    KEYR6      : longword;            // AES key register 6
+    KEYR7      : longword;            // AES key register 7
+    SUSP0R     : longword;            // AES Suspend register 0
+    SUSP1R     : longword;            // AES Suspend register 1
+    SUSP2R     : longword;            // AES Suspend register 2
+    SUSP3R     : longword;            // AES Suspend register 3
+    SUSP4R     : longword;            // AES Suspend register 4
+    SUSP5R     : longword;            // AES Suspend register 5
+    SUSP6R     : longword;            // AES Suspend register 6
+    SUSP7R     : longword;            // AES Suspend register 7
+  end;
+
+  THASH_Registers = record
+    CR         : longword;            // HASH control register
+    DIN        : longword;            // HASH data input register
+    STR        : longword;            // HASH start register
+    HR         : array[0..4] of longword; // HASH digest registers
+    IMR        : longword;            // HASH interrupt enable register
+    SR         : longword;            // HASH status register
+    RESERVED   : array[0..51] of longword; // Reserved, 0x28-0xF4
+    CSR        : array[0..53] of longword; // HASH context swap registers
+  end;
+
+  THASH_DIGEST_Registers = record
+    HR         : array[0..7] of longword; // HASH digest registers
+  end;
+
+  TRNG_Registers = record
+    CR         : longword;            // RNG control register
+    SR         : longword;            // RNG status register
+    DR         : longword;            // RNG data register
+  end;
+
+  TUSB_OTG_GLOBAL_Registers = record
+    GOTGCTL    : longword;            //  USB_OTG Control and Status Register          000h
+    GOTGINT    : longword;            //  USB_OTG Interrupt Register                   004h
+    GAHBCFG    : longword;            //  Core AHB Configuration Register              008h
+    GUSBCFG    : longword;            //  Core USB Configuration Register              00Ch
+    GRSTCTL    : longword;            //  Core Reset Register                          010h
+    GINTSTS    : longword;            //  Core Interrupt Register                      014h
+    GINTMSK    : longword;            //  Core Interrupt Mask Register                 018h
+    GRXSTSR    : longword;            //  Receive Sts Q Read Register                  01Ch
+    GRXSTSP    : longword;            //  Receive Sts Q Read & POP Register            020h
+    GRXFSIZ    : longword;            // Receive FIFO Size Register                      024h
+    DIEPTXF0_HNPTXFSIZ : longword;    //  EP0 / Non Periodic Tx FIFO Size Register     028h
+    HNPTXSTS   : longword;            //  Non Periodic Tx FIFO/Queue Sts reg           02Ch
+    RESERVED30 : array[0..1] of longword; // Reserved                                        030h
+    GCCFG      : longword;            // General Purpose IO Register                     038h
+    CID        : longword;            // User ID Register                                03Ch
+    GSNPSID    : longword;            // USB_OTG core ID                                 040h
+    GHWCFG1    : longword;            // User HW config1                                 044h
+    GHWCFG2    : longword;            // User HW config2                                 048h
+    GHWCFG3    : longword;            // User HW config3                                 04Ch
+    RESERVED6  : longword;            // Reserved                                        050h
+    GLPMCFG    : longword;            // LPM Register                                    054h
+    GPWRDN     : longword;            // Power Down Register                             058h
+    GDFIFOCFG  : longword;            // DFIFO Software Config Register                  05Ch
+    GADPCTL    : longword;            // ADP Timer, Control and Status Register          60Ch
+    RESERVED43 : array[0..38] of longword; // Reserved                                        058h-0FFh
+    HPTXFSIZ   : longword;            // Host Periodic Tx FIFO Size Reg                  100h
+    DIEPTXF    : array[0..14] of longword; // dev Periodic Transmit FIFO
+  end;
+
+  TUSB_OTG_DEVICE_Registers = record
+    DCFG       : longword;            // dev Configuration Register   800h
+    DCTL       : longword;            // dev Control Register         804h
+    DSTS       : longword;            // dev Status Register (RO)     808h
+    RESERVED0C : longword;            // Reserved                     80Ch
+    DIEPMSK    : longword;            // dev IN Endpoint Mask         810h
+    DOEPMSK    : longword;            // dev OUT Endpoint Mask        814h
+    DAINT      : longword;            // dev All Endpoints Itr Reg    818h
+    DAINTMSK   : longword;            // dev All Endpoints Itr Mask   81Ch
+    RESERVED20 : longword;            // Reserved                     820h
+    RESERVED9  : longword;            // Reserved                     824h
+    DVBUSDIS   : longword;            // dev VBUS discharge Register  828h
+    DVBUSPULSE : longword;            // dev VBUS Pulse Register      82Ch
+    DTHRCTL    : longword;            // dev thr                      830h
+    DIEPEMPMSK : longword;            // dev empty msk             834h
+    DEACHINT   : longword;            // dedicated EP interrupt       838h
+    DEACHMSK   : longword;            // dedicated EP msk             83Ch
+    RESERVED40 : longword;            // dedicated EP mask           840h
+    DINEP1MSK  : longword;            // dedicated EP mask           844h
+    RESERVED44 : array[0..14] of longword; // Reserved                 844-87Ch
+    DOUTEP1MSK : longword;            // dedicated EP msk            884h
+  end;
+
+  TUSB_OTG_INENDPOINT_Registers = record
+    DIEPCTL    : longword;            // dev IN Endpoint Control Reg 900h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                       900h + (ep_num * 20h) + 04h
+    DIEPINT    : longword;            // dev IN Endpoint Itr Reg     900h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                       900h + (ep_num * 20h) + 0Ch
+    DIEPTSIZ   : longword;            // IN Endpoint Txfer Size   900h + (ep_num * 20h) + 10h
+    DIEPDMA    : longword;            // IN Endpoint DMA Address Reg    900h + (ep_num * 20h) + 14h
+    DTXFSTS    : longword;            // IN Endpoint Tx FIFO Status Reg 900h + (ep_num * 20h) + 18h
+    RESERVED18 : longword;            // Reserved  900h+(ep_num*20h)+1Ch-900h+ (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_OUTENDPOINT_Registers = record
+    DOEPCTL    : longword;            // dev OUT Endpoint Control Reg  B00h + (ep_num * 20h) + 00h
+    RESERVED04 : longword;            // Reserved                      B00h + (ep_num * 20h) + 04h
+    DOEPINT    : longword;            // dev OUT Endpoint Itr Reg      B00h + (ep_num * 20h) + 08h
+    RESERVED0C : longword;            // Reserved                      B00h + (ep_num * 20h) + 0Ch
+    DOEPTSIZ   : longword;            // dev OUT Endpoint Txfer Size   B00h + (ep_num * 20h) + 10h
+    DOEPDMA    : longword;            // dev OUT Endpoint DMA Address  B00h + (ep_num * 20h) + 14h
+    RESERVED18 : array[0..1] of longword; // Reserved B00h + (ep_num * 20h) + 18h - B00h + (ep_num * 20h) + 1Ch
+  end;
+
+  TUSB_OTG_HOST_Registers = record
+    HCFG       : longword;            // Host Configuration Register    400h
+    HFIR       : longword;            // Host Frame Interval Register   404h
+    HFNUM      : longword;            // Host Frame Nbr/Frame Remaining 408h
+    RESERVED40C : longword;           // Reserved                       40Ch
+    HPTXSTS    : longword;            // Host Periodic Tx FIFO/ Queue Status 410h
+    HAINT      : longword;            // Host All Channels Interrupt Register 414h
+    HAINTMSK   : longword;            // Host All Channels Interrupt Mask 418h
+  end;
+
+  TUSB_OTG_HOSTCHANNEL_Registers = record
+    HCCHAR     : longword;
+    HCSPLT     : longword;
+    HCINT      : longword;
+    HCINTMSK   : longword;
+    HCTSIZ     : longword;
+    HCDMA      : longword;
+    RESERVED   : array[0..1] of longword;
+  end;
+
+const
+  FLASH_BASE   = $08000000;           // FLASH(up to 2 MB) base address
+  SRAM1_BASE   = $20000000;           // SRAM1(up to 192 KB) base address
+  SRAM2_BASE   = $10000000;           // SRAM2(64 KB) base address
+  SRAM3_BASE   = $20040000;           // SRAM3(384 KB) base address
+  PERIPH_BASE  = $40000000;           // Peripheral base address
+  FMC_BASE     = $60000000;           // FMC base address
+  OCTOSPI1_BASE = $90000000;          // OCTOSPI1 memories accessible over AHB base address
+  OCTOSPI2_BASE = $70000000;          // OCTOSPI2 memories accessible over AHB base address
+  FMC_R_BASE   = $A0000000;           // FMC  control registers base address
+  OCTOSPI1_R_BASE = $A0001000;        // OCTOSPI1 control registers base address
+  OCTOSPI2_R_BASE = $A0001400;        // OCTOSPI2 control registers base address
+  SRAM1_BB_BASE = $22000000;          // SRAM1(96 KB) base address in the bit-band region
+  PERIPH_BB_BASE = $42000000;         // Peripheral base address in the bit-band region
+  GFXMMU_VIRTUAL_BUFFER0_BASE = $30000000;
+  GFXMMU_VIRTUAL_BUFFER1_BASE = $30400000;
+  GFXMMU_VIRTUAL_BUFFER2_BASE = $30800000;
+  GFXMMU_VIRTUAL_BUFFER3_BASE = $30C00000;
+  SRAM_BASE    = $20000000;
+  SRAM_BB_BASE = $22000000;
+  APB1PERIPH_BASE = $40000000;
+  APB2PERIPH_BASE = PERIPH_BASE + $00010000;
+  AHB1PERIPH_BASE = PERIPH_BASE + $00020000;
+  AHB2PERIPH_BASE = PERIPH_BASE + $08000000;
+  TIM2_BASE    = APB1PERIPH_BASE + $0000;
+  TIM3_BASE    = APB1PERIPH_BASE + $0400;
+  TIM4_BASE    = APB1PERIPH_BASE + $0800;
+  TIM5_BASE    = APB1PERIPH_BASE + $0C00;
+  TIM6_BASE    = APB1PERIPH_BASE + $1000;
+  TIM7_BASE    = APB1PERIPH_BASE + $1400;
+  RTC_BASE     = APB1PERIPH_BASE + $2800;
+  WWDG_BASE    = APB1PERIPH_BASE + $2C00;
+  IWDG_BASE    = APB1PERIPH_BASE + $3000;
+  SPI2_BASE    = APB1PERIPH_BASE + $3800;
+  SPI3_BASE    = APB1PERIPH_BASE + $3C00;
+  USART2_BASE  = APB1PERIPH_BASE + $4400;
+  USART3_BASE  = APB1PERIPH_BASE + $4800;
+  UART4_BASE   = APB1PERIPH_BASE + $4C00;
+  UART5_BASE   = APB1PERIPH_BASE + $5000;
+  I2C1_BASE    = APB1PERIPH_BASE + $5400;
+  I2C2_BASE    = APB1PERIPH_BASE + $5800;
+  I2C3_BASE    = APB1PERIPH_BASE + $5C00;
+  CRS_BASE     = APB1PERIPH_BASE + $6000;
+  CAN1_BASE    = APB1PERIPH_BASE + $6400;
+  I2C4_BASE    = APB1PERIPH_BASE + $8400;
+  PWR_BASE     = APB1PERIPH_BASE + $7000;
+  DAC_BASE     = APB1PERIPH_BASE + $7400;
+  DAC1_BASE    = APB1PERIPH_BASE + $7400;
+  OPAMP_BASE   = APB1PERIPH_BASE + $7800;
+  OPAMP1_BASE  = APB1PERIPH_BASE + $7800;
+  OPAMP2_BASE  = APB1PERIPH_BASE + $7810;
+  LPTIM1_BASE  = APB1PERIPH_BASE + $7C00;
+  LPUART1_BASE = APB1PERIPH_BASE + $8000;
+  LPTIM2_BASE  = APB1PERIPH_BASE + $9400;
+  SYSCFG_BASE  = APB2PERIPH_BASE + $0000;
+  VREFBUF_BASE = APB2PERIPH_BASE + $0030;
+  COMP1_BASE   = APB2PERIPH_BASE + $0200;
+  COMP2_BASE   = APB2PERIPH_BASE + $0204;
+  EXTI_BASE    = APB2PERIPH_BASE + $0400;
+  FIREWALL_BASE = APB2PERIPH_BASE + $1C00;
+  TIM1_BASE    = APB2PERIPH_BASE + $2C00;
+  SPI1_BASE    = APB2PERIPH_BASE + $3000;
+  TIM8_BASE    = APB2PERIPH_BASE + $3400;
+  USART1_BASE  = APB2PERIPH_BASE + $3800;
+  TIM15_BASE   = APB2PERIPH_BASE + $4000;
+  TIM16_BASE   = APB2PERIPH_BASE + $4400;
+  TIM17_BASE   = APB2PERIPH_BASE + $4800;
+  SAI1_BASE    = APB2PERIPH_BASE + $5400;
+  SAI1_Block_A_BASE = SAI1_BASE + $004;
+  SAI1_Block_B_BASE = SAI1_BASE + $024;
+  SAI2_BASE    = APB2PERIPH_BASE + $5800;
+  SAI2_Block_A_BASE = SAI2_BASE + $004;
+  SAI2_Block_B_BASE = SAI2_BASE + $024;
+  LTDC_BASE    = APB2PERIPH_BASE + $6800;
+  LTDC_Layer1_BASE = LTDC_BASE + $84;
+  LTDC_Layer2_BASE = LTDC_BASE + $104;
+  DSI_BASE     = APB2PERIPH_BASE + $6C00;
+  DFSDM1_BASE  = APB2PERIPH_BASE + $6000;
+  DFSDM1_Channel0_BASE = DFSDM1_BASE + $00;
+  DFSDM1_Channel1_BASE = DFSDM1_BASE + $20;
+  DFSDM1_Channel2_BASE = DFSDM1_BASE + $40;
+  DFSDM1_Channel3_BASE = DFSDM1_BASE + $60;
+  DFSDM1_Channel4_BASE = DFSDM1_BASE + $80;
+  DFSDM1_Channel5_BASE = DFSDM1_BASE + $A0;
+  DFSDM1_Channel6_BASE = DFSDM1_BASE + $C0;
+  DFSDM1_Channel7_BASE = DFSDM1_BASE + $E0;
+  DFSDM1_Filter0_BASE = DFSDM1_BASE + $100;
+  DFSDM1_Filter1_BASE = DFSDM1_BASE + $180;
+  DFSDM1_Filter2_BASE = DFSDM1_BASE + $200;
+  DFSDM1_Filter3_BASE = DFSDM1_BASE + $280;
+  DMA1_BASE    = PERIPH_BASE + $00020000;
+  DMA2_BASE    = AHB1PERIPH_BASE + $0400;
+  DMAMUX1_BASE = AHB1PERIPH_BASE + $0800;
+  RCC_BASE     = AHB1PERIPH_BASE + $1000;
+  FLASH_R_BASE = AHB1PERIPH_BASE + $2000;
+  CRC_BASE     = AHB1PERIPH_BASE + $3000;
+  TSC_BASE     = AHB1PERIPH_BASE + $4000;
+  DMA2D_BASE   = AHB1PERIPH_BASE + $B000;
+  GFXMMU_BASE  = AHB1PERIPH_BASE + $C000;
+  DMA1_Channel1_BASE = DMA1_BASE + $0008;
+  DMA1_Channel2_BASE = DMA1_BASE + $001C;
+  DMA1_Channel3_BASE = DMA1_BASE + $0030;
+  DMA1_Channel4_BASE = DMA1_BASE + $0044;
+  DMA1_Channel5_BASE = DMA1_BASE + $0058;
+  DMA1_Channel6_BASE = DMA1_BASE + $006C;
+  DMA1_Channel7_BASE = DMA1_BASE + $0080;
+  DMA2_Channel1_BASE = DMA2_BASE + $0008;
+  DMA2_Channel2_BASE = DMA2_BASE + $001C;
+  DMA2_Channel3_BASE = DMA2_BASE + $0030;
+  DMA2_Channel4_BASE = DMA2_BASE + $0044;
+  DMA2_Channel5_BASE = DMA2_BASE + $0058;
+  DMA2_Channel6_BASE = DMA2_BASE + $006C;
+  DMA2_Channel7_BASE = DMA2_BASE + $0080;
+  DMAMUX1_Channel0_BASE = AHB1PERIPH_BASE + $0800;
+  DMAMUX1_Channel1_BASE = DMAMUX1_BASE + $00000004;
+  DMAMUX1_Channel2_BASE = DMAMUX1_BASE + $00000008;
+  DMAMUX1_Channel3_BASE = DMAMUX1_BASE + $0000000C;
+  DMAMUX1_Channel4_BASE = DMAMUX1_BASE + $00000010;
+  DMAMUX1_Channel5_BASE = DMAMUX1_BASE + $00000014;
+  DMAMUX1_Channel6_BASE = DMAMUX1_BASE + $00000018;
+  DMAMUX1_Channel7_BASE = DMAMUX1_BASE + $0000001C;
+  DMAMUX1_Channel8_BASE = DMAMUX1_BASE + $00000020;
+  DMAMUX1_Channel9_BASE = DMAMUX1_BASE + $00000024;
+  DMAMUX1_Channel10_BASE = DMAMUX1_BASE + $00000028;
+  DMAMUX1_Channel11_BASE = DMAMUX1_BASE + $0000002C;
+  DMAMUX1_Channel12_BASE = DMAMUX1_BASE + $00000030;
+  DMAMUX1_Channel13_BASE = DMAMUX1_BASE + $00000034;
+  DMAMUX1_RequestGenerator0_BASE = DMAMUX1_BASE + $00000100;
+  DMAMUX1_RequestGenerator1_BASE = DMAMUX1_BASE + $00000104;
+  DMAMUX1_RequestGenerator2_BASE = DMAMUX1_BASE + $00000108;
+  DMAMUX1_RequestGenerator3_BASE = DMAMUX1_BASE + $0000010C;
+  DMAMUX1_ChannelStatus_BASE = DMAMUX1_BASE + $00000080;
+  DMAMUX1_RequestGenStatus_BASE = DMAMUX1_BASE + $00000140;
+  GPIOA_BASE   = AHB2PERIPH_BASE + $0000;
+  GPIOB_BASE   = AHB2PERIPH_BASE + $0400;
+  GPIOC_BASE   = AHB2PERIPH_BASE + $0800;
+  GPIOD_BASE   = AHB2PERIPH_BASE + $0C00;
+  GPIOE_BASE   = AHB2PERIPH_BASE + $1000;
+  GPIOF_BASE   = AHB2PERIPH_BASE + $1400;
+  GPIOG_BASE   = AHB2PERIPH_BASE + $1800;
+  GPIOH_BASE   = AHB2PERIPH_BASE + $1C00;
+  GPIOI_BASE   = AHB2PERIPH_BASE + $2000;
+  USBOTG_BASE  = AHB2PERIPH_BASE + $08000000;
+  ADC1_BASE    = AHB2PERIPH_BASE + $08040000;
+  ADC1_COMMON_BASE = AHB2PERIPH_BASE + $08040300;
+  DCMI_BASE    = AHB2PERIPH_BASE + $08050000;
+  AES_BASE     = AHB2PERIPH_BASE + $08060000;
+  HASH_BASE    = AHB2PERIPH_BASE + $08060400;
+  HASH_DIGEST_BASE = AHB2PERIPH_BASE + $08060710;
+  RNG_BASE     = AHB2PERIPH_BASE + $08060800;
+  OCTOSPIM_BASE = AHB2PERIPH_BASE + $08061C00;
+  SDMMC1_BASE  = AHB2PERIPH_BASE + $08062400;
+  FMC_Bank1_R_BASE = FMC_R_BASE + $0000;
+  FMC_Bank1E_R_BASE = FMC_R_BASE + $0104;
+  FMC_Bank3_R_BASE = FMC_R_BASE + $0080;
+  DBGMCU_BASE  = $E0042000;
+  USB_OTG_FS_PERIPH_BASE = $50000000;
+  USB_OTG_GLOBAL_BASE = $00000000;
+  USB_OTG_DEVICE_BASE = $00000800;
+  USB_OTG_IN_ENDPOINT_BASE = $00000900;
+  USB_OTG_OUT_ENDPOINT_BASE = $00000B00;
+  USB_OTG_HOST_BASE = $00000400;
+  USB_OTG_HOST_PORT_BASE = $00000440;
+  USB_OTG_HOST_CHANNEL_BASE = $00000500;
+  USB_OTG_PCGCCTL_BASE = $00000E00;
+  USB_OTG_FIFO_BASE = $00001000;
+  PACKAGE_BASE = $1FFF7500;           // Package data register base address
+  UID_BASE     = $1FFF7590;           // Unique device ID register base address
+  FLASHSIZE_BASE = $1FFF75E0;         // Flash size data register base address
+
+var
+  TIM2         : TTIM_Registers absolute TIM2_BASE;
+  TIM3         : TTIM_Registers absolute TIM3_BASE;
+  TIM4         : TTIM_Registers absolute TIM4_BASE;
+  TIM5         : TTIM_Registers absolute TIM5_BASE;
+  TIM6         : TTIM_Registers absolute TIM6_BASE;
+  TIM7         : TTIM_Registers absolute TIM7_BASE;
+  RTC          : TRTC_Registers absolute RTC_BASE;
+  WWDG         : TWWDG_Registers absolute WWDG_BASE;
+  IWDG         : TIWDG_Registers absolute IWDG_BASE;
+  SPI2         : TSPI_Registers absolute SPI2_BASE;
+  SPI3         : TSPI_Registers absolute SPI3_BASE;
+  USART2       : TUSART_Registers absolute USART2_BASE;
+  USART3       : TUSART_Registers absolute USART3_BASE;
+  UART4        : TUSART_Registers absolute UART4_BASE;
+  UART5        : TUSART_Registers absolute UART5_BASE;
+  I2C1         : TI2C_Registers absolute I2C1_BASE;
+  I2C2         : TI2C_Registers absolute I2C2_BASE;
+  I2C3         : TI2C_Registers absolute I2C3_BASE;
+  CRS          : TCRS_Registers absolute CRS_BASE;
+  CAN          : TCAN_Registers absolute CAN1_BASE;
+  CAN1         : TCAN_Registers absolute CAN1_BASE;
+  I2C4         : TI2C_Registers absolute I2C4_BASE;
+  PWR          : TPWR_Registers absolute PWR_BASE;
+  DAC          : TDAC_Registers absolute DAC1_BASE;
+  DAC1         : TDAC_Registers absolute DAC1_BASE;
+  OPAMP        : TOPAMP_Registers absolute OPAMP_BASE;
+  OPAMP1       : TOPAMP_Registers absolute OPAMP1_BASE;
+  OPAMP2       : TOPAMP_Registers absolute OPAMP2_BASE;
+  OPAMP12_COMMON : TOPAMP_Common_Registers absolute OPAMP1_BASE;
+  LPTIM1       : TLPTIM_Registers absolute LPTIM1_BASE;
+  LPUART1      : TUSART_Registers absolute LPUART1_BASE;
+  LPTIM2       : TLPTIM_Registers absolute LPTIM2_BASE;
+  SYSCFG       : TSYSCFG_Registers absolute SYSCFG_BASE;
+  VREFBUF      : TVREFBUF_Registers absolute VREFBUF_BASE;
+  COMP1        : TCOMP_Registers absolute COMP1_BASE;
+  COMP2        : TCOMP_Registers absolute COMP2_BASE;
+  COMP12_COMMON : TCOMP_Common_Registers absolute COMP2_BASE;
+  EXTI         : TEXTI_Registers absolute EXTI_BASE;
+  FIREWALL     : TFIREWALL_Registers absolute FIREWALL_BASE;
+  TIM1         : TTIM_Registers absolute TIM1_BASE;
+  SPI1         : TSPI_Registers absolute SPI1_BASE;
+  TIM8         : TTIM_Registers absolute TIM8_BASE;
+  USART1       : TUSART_Registers absolute USART1_BASE;
+  TIM15        : TTIM_Registers absolute TIM15_BASE;
+  TIM16        : TTIM_Registers absolute TIM16_BASE;
+  TIM17        : TTIM_Registers absolute TIM17_BASE;
+  SAI1         : TSAI_Registers absolute SAI1_BASE;
+  SAI1_Block_A : TSAI_Block_Registers absolute SAI1_Block_A_BASE;
+  SAI1_Block_B : TSAI_Block_Registers absolute SAI1_Block_B_BASE;
+  SAI2         : TSAI_Registers absolute SAI2_BASE;
+  SAI2_Block_A : TSAI_Block_Registers absolute SAI2_Block_A_BASE;
+  SAI2_Block_B : TSAI_Block_Registers absolute SAI2_Block_B_BASE;
+  LTDC         : TLTDC_Registers absolute LTDC_BASE;
+  LTDC_Layer1  : TLTDC_Layer_Registers absolute LTDC_Layer1_BASE;
+  LTDC_Layer2  : TLTDC_Layer_Registers absolute LTDC_Layer2_BASE;
+  DSI          : TDSI_Registers absolute DSI_BASE;
+  DFSDM1_Channel0 : TDFSDM_Channel_Registers absolute DFSDM1_Channel0_BASE;
+  DFSDM1_Channel1 : TDFSDM_Channel_Registers absolute DFSDM1_Channel1_BASE;
+  DFSDM1_Channel2 : TDFSDM_Channel_Registers absolute DFSDM1_Channel2_BASE;
+  DFSDM1_Channel3 : TDFSDM_Channel_Registers absolute DFSDM1_Channel3_BASE;
+  DFSDM1_Channel4 : TDFSDM_Channel_Registers absolute DFSDM1_Channel4_BASE;
+  DFSDM1_Channel5 : TDFSDM_Channel_Registers absolute DFSDM1_Channel5_BASE;
+  DFSDM1_Channel6 : TDFSDM_Channel_Registers absolute DFSDM1_Channel6_BASE;
+  DFSDM1_Channel7 : TDFSDM_Channel_Registers absolute DFSDM1_Channel7_BASE;
+  DFSDM1_Filter0 : TDFSDM_Filter_Registers absolute DFSDM1_Filter0_BASE;
+  DFSDM1_Filter1 : TDFSDM_Filter_Registers absolute DFSDM1_Filter1_BASE;
+  DFSDM1_Filter2 : TDFSDM_Filter_Registers absolute DFSDM1_Filter2_BASE;
+  DFSDM1_Filter3 : TDFSDM_Filter_Registers absolute DFSDM1_Filter3_BASE;
+  DMA1         : TDMA_Registers absolute DMA1_BASE;
+  DMA2         : TDMA_Registers absolute DMA2_BASE;
+  DMAMUX1      : TDMAMUX_Channel_Registers absolute DMAMUX1_BASE;
+  RCC          : TRCC_Registers absolute RCC_BASE;
+  FLASH        : TFLASH_Registers absolute FLASH_R_BASE;
+  CRC          : TCRC_Registers absolute CRC_BASE;
+  TSC          : TTSC_Registers absolute TSC_BASE;
+  GPIOA        : TGPIO_Registers absolute GPIOA_BASE;
+  GPIOB        : TGPIO_Registers absolute GPIOB_BASE;
+  GPIOC        : TGPIO_Registers absolute GPIOC_BASE;
+  GPIOD        : TGPIO_Registers absolute GPIOD_BASE;
+  GPIOE        : TGPIO_Registers absolute GPIOE_BASE;
+  GPIOF        : TGPIO_Registers absolute GPIOF_BASE;
+  GPIOG        : TGPIO_Registers absolute GPIOG_BASE;
+  GPIOH        : TGPIO_Registers absolute GPIOH_BASE;
+  GPIOI        : TGPIO_Registers absolute GPIOI_BASE;
+  ADC1         : TADC_Registers absolute ADC1_BASE;
+  ADC1_COMMON  : TADC_Common_Registers absolute ADC1_COMMON_BASE;
+  DCMI         : TDCMI_Registers absolute DCMI_BASE;
+  DMA2D        : TDMA2D_Registers absolute DMA2D_BASE;
+  HASH         : THASH_Registers absolute HASH_BASE;
+  HASH_DIGEST  : THASH_DIGEST_Registers absolute HASH_DIGEST_BASE;
+  AES          : TAES_Registers absolute AES_BASE;
+  RNG          : TRNG_Registers absolute RNG_BASE;
+  SDMMC1       : TSDMMC_Registers absolute SDMMC1_BASE;
+  DMA1_Channel1 : TDMA_Channel_Registers absolute DMA1_Channel1_BASE;
+  DMA1_Channel2 : TDMA_Channel_Registers absolute DMA1_Channel2_BASE;
+  DMA1_Channel3 : TDMA_Channel_Registers absolute DMA1_Channel3_BASE;
+  DMA1_Channel4 : TDMA_Channel_Registers absolute DMA1_Channel4_BASE;
+  DMA1_Channel5 : TDMA_Channel_Registers absolute DMA1_Channel5_BASE;
+  DMA1_Channel6 : TDMA_Channel_Registers absolute DMA1_Channel6_BASE;
+  DMA1_Channel7 : TDMA_Channel_Registers absolute DMA1_Channel7_BASE;
+  DMA2_Channel1 : TDMA_Channel_Registers absolute DMA2_Channel1_BASE;
+  DMA2_Channel2 : TDMA_Channel_Registers absolute DMA2_Channel2_BASE;
+  DMA2_Channel3 : TDMA_Channel_Registers absolute DMA2_Channel3_BASE;
+  DMA2_Channel4 : TDMA_Channel_Registers absolute DMA2_Channel4_BASE;
+  DMA2_Channel5 : TDMA_Channel_Registers absolute DMA2_Channel5_BASE;
+  DMA2_Channel6 : TDMA_Channel_Registers absolute DMA2_Channel6_BASE;
+  DMA2_Channel7 : TDMA_Channel_Registers absolute DMA2_Channel7_BASE;
+  DMAMUX1_Channel0 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel0_BASE;
+  DMAMUX1_Channel1 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel1_BASE;
+  DMAMUX1_Channel2 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel2_BASE;
+  DMAMUX1_Channel3 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel3_BASE;
+  DMAMUX1_Channel4 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel4_BASE;
+  DMAMUX1_Channel5 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel5_BASE;
+  DMAMUX1_Channel6 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel6_BASE;
+  DMAMUX1_Channel7 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel7_BASE;
+  DMAMUX1_Channel8 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel8_BASE;
+  DMAMUX1_Channel9 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel9_BASE;
+  DMAMUX1_Channel10 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel10_BASE;
+  DMAMUX1_Channel11 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel11_BASE;
+  DMAMUX1_Channel12 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel12_BASE;
+  DMAMUX1_Channel13 : TDMAMUX_Channel_Registers absolute DMAMUX1_Channel13_BASE;
+  DMAMUX1_RequestGenerator0 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator0_BASE;
+  DMAMUX1_RequestGenerator1 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator1_BASE;
+  DMAMUX1_RequestGenerator2 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator2_BASE;
+  DMAMUX1_RequestGenerator3 : TDMAMUX_RequestGen_Registers absolute DMAMUX1_RequestGenerator3_BASE;
+  DMAMUX1_ChannelStatus : TDMAMUX_ChannelStatus_Registers absolute DMAMUX1_ChannelStatus_BASE;
+  DMAMUX1_RequestGenStatus : TDMAMUX_RequestGenStatus_Registers absolute DMAMUX1_RequestGenStatus_BASE;
+  FMC_Bank1_R  : TFMC_Bank1_Registers absolute FMC_Bank1_R_BASE;
+  FMC_Bank1E_R : TFMC_Bank1E_Registers absolute FMC_Bank1E_R_BASE;
+  FMC_Bank3_R  : TFMC_Bank3_Registers absolute FMC_Bank3_R_BASE;
+  OCTOSPI1     : TOCTOSPI_Registers absolute OCTOSPI1_R_BASE;
+  OCTOSPI2     : TOCTOSPI_Registers absolute OCTOSPI2_R_BASE;
+  OCTOSPIM     : TOCTOSPIM_Registers absolute OCTOSPIM_BASE;
+  GFXMMU       : TGFXMMU_Registers absolute GFXMMU_BASE;
+  DBGMCU       : TDBGMCU_Registers absolute DBGMCU_BASE;
+
+implementation
+
+procedure NonMaskableInt_interrupt; external name 'NonMaskableInt_interrupt';
+procedure HardFault_interrupt; external name 'HardFault_interrupt';
+procedure MemoryManagement_interrupt; external name 'MemoryManagement_interrupt';
+procedure BusFault_interrupt; external name 'BusFault_interrupt';
+procedure UsageFault_interrupt; external name 'UsageFault_interrupt';
+procedure SVCall_interrupt; external name 'SVCall_interrupt';
+procedure DebugMonitor_interrupt; external name 'DebugMonitor_interrupt';
+procedure PendSV_interrupt; external name 'PendSV_interrupt';
+procedure SysTick_interrupt; external name 'SysTick_interrupt';
+procedure WWDG_interrupt; external name 'WWDG_interrupt';
+procedure PVD_PVM_interrupt; external name 'PVD_PVM_interrupt';
+procedure TAMP_STAMP_interrupt; external name 'TAMP_STAMP_interrupt';
+procedure RTC_WKUP_interrupt; external name 'RTC_WKUP_interrupt';
+procedure FLASH_interrupt; external name 'FLASH_interrupt';
+procedure RCC_interrupt; external name 'RCC_interrupt';
+procedure EXTI0_interrupt; external name 'EXTI0_interrupt';
+procedure EXTI1_interrupt; external name 'EXTI1_interrupt';
+procedure EXTI2_interrupt; external name 'EXTI2_interrupt';
+procedure EXTI3_interrupt; external name 'EXTI3_interrupt';
+procedure EXTI4_interrupt; external name 'EXTI4_interrupt';
+procedure DMA1_Channel1_interrupt; external name 'DMA1_Channel1_interrupt';
+procedure DMA1_Channel2_interrupt; external name 'DMA1_Channel2_interrupt';
+procedure DMA1_Channel3_interrupt; external name 'DMA1_Channel3_interrupt';
+procedure DMA1_Channel4_interrupt; external name 'DMA1_Channel4_interrupt';
+procedure DMA1_Channel5_interrupt; external name 'DMA1_Channel5_interrupt';
+procedure DMA1_Channel6_interrupt; external name 'DMA1_Channel6_interrupt';
+procedure DMA1_Channel7_interrupt; external name 'DMA1_Channel7_interrupt';
+procedure ADC1_interrupt; external name 'ADC1_interrupt';
+procedure CAN1_TX_interrupt; external name 'CAN1_TX_interrupt';
+procedure CAN1_RX0_interrupt; external name 'CAN1_RX0_interrupt';
+procedure CAN1_RX1_interrupt; external name 'CAN1_RX1_interrupt';
+procedure CAN1_SCE_interrupt; external name 'CAN1_SCE_interrupt';
+procedure EXTI9_5_interrupt; external name 'EXTI9_5_interrupt';
+procedure TIM1_BRK_TIM15_interrupt; external name 'TIM1_BRK_TIM15_interrupt';
+procedure TIM1_UP_TIM16_interrupt; external name 'TIM1_UP_TIM16_interrupt';
+procedure TIM1_TRG_COM_TIM17_interrupt; external name 'TIM1_TRG_COM_TIM17_interrupt';
+procedure TIM1_CC_interrupt; external name 'TIM1_CC_interrupt';
+procedure TIM2_interrupt; external name 'TIM2_interrupt';
+procedure TIM3_interrupt; external name 'TIM3_interrupt';
+procedure TIM4_interrupt; external name 'TIM4_interrupt';
+procedure I2C1_EV_interrupt; external name 'I2C1_EV_interrupt';
+procedure I2C1_ER_interrupt; external name 'I2C1_ER_interrupt';
+procedure I2C2_EV_interrupt; external name 'I2C2_EV_interrupt';
+procedure I2C2_ER_interrupt; external name 'I2C2_ER_interrupt';
+procedure SPI1_interrupt; external name 'SPI1_interrupt';
+procedure SPI2_interrupt; external name 'SPI2_interrupt';
+procedure USART1_interrupt; external name 'USART1_interrupt';
+procedure USART2_interrupt; external name 'USART2_interrupt';
+procedure USART3_interrupt; external name 'USART3_interrupt';
+procedure EXTI15_10_interrupt; external name 'EXTI15_10_interrupt';
+procedure RTC_Alarm_interrupt; external name 'RTC_Alarm_interrupt';
+procedure DFSDM1_FLT3_interrupt; external name 'DFSDM1_FLT3_interrupt';
+procedure TIM8_BRK_interrupt; external name 'TIM8_BRK_interrupt';
+procedure TIM8_UP_interrupt; external name 'TIM8_UP_interrupt';
+procedure TIM8_TRG_COM_interrupt; external name 'TIM8_TRG_COM_interrupt';
+procedure TIM8_CC_interrupt; external name 'TIM8_CC_interrupt';
+procedure FMC_interrupt; external name 'FMC_interrupt';
+procedure SDMMC1_interrupt; external name 'SDMMC1_interrupt';
+procedure TIM5_interrupt; external name 'TIM5_interrupt';
+procedure SPI3_interrupt; external name 'SPI3_interrupt';
+procedure UART4_interrupt; external name 'UART4_interrupt';
+procedure UART5_interrupt; external name 'UART5_interrupt';
+procedure TIM6_DAC_interrupt; external name 'TIM6_DAC_interrupt';
+procedure TIM7_interrupt; external name 'TIM7_interrupt';
+procedure DMA2_Channel1_interrupt; external name 'DMA2_Channel1_interrupt';
+procedure DMA2_Channel2_interrupt; external name 'DMA2_Channel2_interrupt';
+procedure DMA2_Channel3_interrupt; external name 'DMA2_Channel3_interrupt';
+procedure DMA2_Channel4_interrupt; external name 'DMA2_Channel4_interrupt';
+procedure DMA2_Channel5_interrupt; external name 'DMA2_Channel5_interrupt';
+procedure DFSDM1_FLT0_interrupt; external name 'DFSDM1_FLT0_interrupt';
+procedure DFSDM1_FLT1_interrupt; external name 'DFSDM1_FLT1_interrupt';
+procedure DFSDM1_FLT2_interrupt; external name 'DFSDM1_FLT2_interrupt';
+procedure COMP_interrupt; external name 'COMP_interrupt';
+procedure LPTIM1_interrupt; external name 'LPTIM1_interrupt';
+procedure LPTIM2_interrupt; external name 'LPTIM2_interrupt';
+procedure OTG_FS_interrupt; external name 'OTG_FS_interrupt';
+procedure DMA2_Channel6_interrupt; external name 'DMA2_Channel6_interrupt';
+procedure DMA2_Channel7_interrupt; external name 'DMA2_Channel7_interrupt';
+procedure LPUART1_interrupt; external name 'LPUART1_interrupt';
+procedure OCTOSPI1_interrupt; external name 'OCTOSPI1_interrupt';
+procedure I2C3_EV_interrupt; external name 'I2C3_EV_interrupt';
+procedure I2C3_ER_interrupt; external name 'I2C3_ER_interrupt';
+procedure SAI1_interrupt; external name 'SAI1_interrupt';
+procedure SAI2_interrupt; external name 'SAI2_interrupt';
+procedure OCTOSPI2_interrupt; external name 'OCTOSPI2_interrupt';
+procedure TSC_interrupt; external name 'TSC_interrupt';
+procedure DSI_interrupt; external name 'DSI_interrupt';
+procedure AES_interrupt; external name 'AES_interrupt';
+procedure RNG_interrupt; external name 'RNG_interrupt';
+procedure FPU_interrupt; external name 'FPU_interrupt';
+procedure HASH_CRS_interrupt; external name 'HASH_CRS_interrupt';
+procedure I2C4_EV_interrupt; external name 'I2C4_EV_interrupt';
+procedure I2C4_ER_interrupt; external name 'I2C4_ER_interrupt';
+procedure DCMI_interrupt; external name 'DCMI_interrupt';
+procedure DMA2D_interrupt; external name 'DMA2D_interrupt';
+procedure LTDC_interrupt; external name 'LTDC_interrupt';
+procedure LTDC_ER_interrupt; external name 'LTDC_ER_interrupt';
+procedure GFXMMU_interrupt; external name 'GFXMMU_interrupt';
+procedure DMAMUX1_OVR_interrupt; external name 'DMAMUX1_OVR_interrupt';
+
+{$i cortexm4f_start.inc}
+
+procedure Vectors; assembler; nostackframe;
+label interrupt_vectors;
+asm
+  .section ".init.interrupt_vectors"
+  interrupt_vectors:
+  .long _stack_top
+  .long Startup
+  .long NonMaskableInt_interrupt
+  .long HardFault_interrupt
+  .long MemoryManagement_interrupt
+  .long BusFault_interrupt
+  .long UsageFault_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long SVCall_interrupt
+  .long DebugMonitor_interrupt
+  .long 0
+  .long PendSV_interrupt
+  .long SysTick_interrupt
+  .long WWDG_interrupt
+  .long PVD_PVM_interrupt
+  .long TAMP_STAMP_interrupt
+  .long RTC_WKUP_interrupt
+  .long FLASH_interrupt
+  .long RCC_interrupt
+  .long EXTI0_interrupt
+  .long EXTI1_interrupt
+  .long EXTI2_interrupt
+  .long EXTI3_interrupt
+  .long EXTI4_interrupt
+  .long DMA1_Channel1_interrupt
+  .long DMA1_Channel2_interrupt
+  .long DMA1_Channel3_interrupt
+  .long DMA1_Channel4_interrupt
+  .long DMA1_Channel5_interrupt
+  .long DMA1_Channel6_interrupt
+  .long DMA1_Channel7_interrupt
+  .long ADC1_interrupt
+  .long CAN1_TX_interrupt
+  .long CAN1_RX0_interrupt
+  .long CAN1_RX1_interrupt
+  .long CAN1_SCE_interrupt
+  .long EXTI9_5_interrupt
+  .long TIM1_BRK_TIM15_interrupt
+  .long TIM1_UP_TIM16_interrupt
+  .long TIM1_TRG_COM_TIM17_interrupt
+  .long TIM1_CC_interrupt
+  .long TIM2_interrupt
+  .long TIM3_interrupt
+  .long TIM4_interrupt
+  .long I2C1_EV_interrupt
+  .long I2C1_ER_interrupt
+  .long I2C2_EV_interrupt
+  .long I2C2_ER_interrupt
+  .long SPI1_interrupt
+  .long SPI2_interrupt
+  .long USART1_interrupt
+  .long USART2_interrupt
+  .long USART3_interrupt
+  .long EXTI15_10_interrupt
+  .long RTC_Alarm_interrupt
+  .long DFSDM1_FLT3_interrupt
+  .long TIM8_BRK_interrupt
+  .long TIM8_UP_interrupt
+  .long TIM8_TRG_COM_interrupt
+  .long TIM8_CC_interrupt
+  .long 0
+  .long FMC_interrupt
+  .long SDMMC1_interrupt
+  .long TIM5_interrupt
+  .long SPI3_interrupt
+  .long UART4_interrupt
+  .long UART5_interrupt
+  .long TIM6_DAC_interrupt
+  .long TIM7_interrupt
+  .long DMA2_Channel1_interrupt
+  .long DMA2_Channel2_interrupt
+  .long DMA2_Channel3_interrupt
+  .long DMA2_Channel4_interrupt
+  .long DMA2_Channel5_interrupt
+  .long DFSDM1_FLT0_interrupt
+  .long DFSDM1_FLT1_interrupt
+  .long DFSDM1_FLT2_interrupt
+  .long COMP_interrupt
+  .long LPTIM1_interrupt
+  .long LPTIM2_interrupt
+  .long OTG_FS_interrupt
+  .long DMA2_Channel6_interrupt
+  .long DMA2_Channel7_interrupt
+  .long LPUART1_interrupt
+  .long OCTOSPI1_interrupt
+  .long I2C3_EV_interrupt
+  .long I2C3_ER_interrupt
+  .long SAI1_interrupt
+  .long SAI2_interrupt
+  .long OCTOSPI2_interrupt
+  .long TSC_interrupt
+  .long DSI_interrupt
+  .long AES_interrupt
+  .long RNG_interrupt
+  .long FPU_interrupt
+  .long HASH_CRS_interrupt
+  .long I2C4_EV_interrupt
+  .long I2C4_ER_interrupt
+  .long DCMI_interrupt
+  .long 0
+  .long 0
+  .long 0
+  .long 0
+  .long DMA2D_interrupt
+  .long LTDC_interrupt
+  .long LTDC_ER_interrupt
+  .long GFXMMU_interrupt
+  .long DMAMUX1_OVR_interrupt
+  .weak NonMaskableInt_interrupt
+  .weak HardFault_interrupt
+  .weak MemoryManagement_interrupt
+  .weak BusFault_interrupt
+  .weak UsageFault_interrupt
+  .weak SVCall_interrupt
+  .weak DebugMonitor_interrupt
+  .weak PendSV_interrupt
+  .weak SysTick_interrupt
+  .weak WWDG_interrupt
+  .weak PVD_PVM_interrupt
+  .weak TAMP_STAMP_interrupt
+  .weak RTC_WKUP_interrupt
+  .weak FLASH_interrupt
+  .weak RCC_interrupt
+  .weak EXTI0_interrupt
+  .weak EXTI1_interrupt
+  .weak EXTI2_interrupt
+  .weak EXTI3_interrupt
+  .weak EXTI4_interrupt
+  .weak DMA1_Channel1_interrupt
+  .weak DMA1_Channel2_interrupt
+  .weak DMA1_Channel3_interrupt
+  .weak DMA1_Channel4_interrupt
+  .weak DMA1_Channel5_interrupt
+  .weak DMA1_Channel6_interrupt
+  .weak DMA1_Channel7_interrupt
+  .weak ADC1_interrupt
+  .weak CAN1_TX_interrupt
+  .weak CAN1_RX0_interrupt
+  .weak CAN1_RX1_interrupt
+  .weak CAN1_SCE_interrupt
+  .weak EXTI9_5_interrupt
+  .weak TIM1_BRK_TIM15_interrupt
+  .weak TIM1_UP_TIM16_interrupt
+  .weak TIM1_TRG_COM_TIM17_interrupt
+  .weak TIM1_CC_interrupt
+  .weak TIM2_interrupt
+  .weak TIM3_interrupt
+  .weak TIM4_interrupt
+  .weak I2C1_EV_interrupt
+  .weak I2C1_ER_interrupt
+  .weak I2C2_EV_interrupt
+  .weak I2C2_ER_interrupt
+  .weak SPI1_interrupt
+  .weak SPI2_interrupt
+  .weak USART1_interrupt
+  .weak USART2_interrupt
+  .weak USART3_interrupt
+  .weak EXTI15_10_interrupt
+  .weak RTC_Alarm_interrupt
+  .weak DFSDM1_FLT3_interrupt
+  .weak TIM8_BRK_interrupt
+  .weak TIM8_UP_interrupt
+  .weak TIM8_TRG_COM_interrupt
+  .weak TIM8_CC_interrupt
+  .weak FMC_interrupt
+  .weak SDMMC1_interrupt
+  .weak TIM5_interrupt
+  .weak SPI3_interrupt
+  .weak UART4_interrupt
+  .weak UART5_interrupt
+  .weak TIM6_DAC_interrupt
+  .weak TIM7_interrupt
+  .weak DMA2_Channel1_interrupt
+  .weak DMA2_Channel2_interrupt
+  .weak DMA2_Channel3_interrupt
+  .weak DMA2_Channel4_interrupt
+  .weak DMA2_Channel5_interrupt
+  .weak DFSDM1_FLT0_interrupt
+  .weak DFSDM1_FLT1_interrupt
+  .weak DFSDM1_FLT2_interrupt
+  .weak COMP_interrupt
+  .weak LPTIM1_interrupt
+  .weak LPTIM2_interrupt
+  .weak OTG_FS_interrupt
+  .weak DMA2_Channel6_interrupt
+  .weak DMA2_Channel7_interrupt
+  .weak LPUART1_interrupt
+  .weak OCTOSPI1_interrupt
+  .weak I2C3_EV_interrupt
+  .weak I2C3_ER_interrupt
+  .weak SAI1_interrupt
+  .weak SAI2_interrupt
+  .weak OCTOSPI2_interrupt
+  .weak TSC_interrupt
+  .weak DSI_interrupt
+  .weak AES_interrupt
+  .weak RNG_interrupt
+  .weak FPU_interrupt
+  .weak HASH_CRS_interrupt
+  .weak I2C4_EV_interrupt
+  .weak I2C4_ER_interrupt
+  .weak DCMI_interrupt
+  .weak DMA2D_interrupt
+  .weak LTDC_interrupt
+  .weak LTDC_ER_interrupt
+  .weak GFXMMU_interrupt
+  .weak DMAMUX1_OVR_interrupt
+  .set NonMaskableInt_interrupt, HaltProc
+  .set HardFault_interrupt, HaltProc
+  .set MemoryManagement_interrupt, HaltProc
+  .set BusFault_interrupt, HaltProc
+  .set UsageFault_interrupt, HaltProc
+  .set SVCall_interrupt, HaltProc
+  .set DebugMonitor_interrupt, HaltProc
+  .set PendSV_interrupt, HaltProc
+  .set SysTick_interrupt, HaltProc
+  .set WWDG_interrupt, HaltProc
+  .set PVD_PVM_interrupt, HaltProc
+  .set TAMP_STAMP_interrupt, HaltProc
+  .set RTC_WKUP_interrupt, HaltProc
+  .set FLASH_interrupt, HaltProc
+  .set RCC_interrupt, HaltProc
+  .set EXTI0_interrupt, HaltProc
+  .set EXTI1_interrupt, HaltProc
+  .set EXTI2_interrupt, HaltProc
+  .set EXTI3_interrupt, HaltProc
+  .set EXTI4_interrupt, HaltProc
+  .set DMA1_Channel1_interrupt, HaltProc
+  .set DMA1_Channel2_interrupt, HaltProc
+  .set DMA1_Channel3_interrupt, HaltProc
+  .set DMA1_Channel4_interrupt, HaltProc
+  .set DMA1_Channel5_interrupt, HaltProc
+  .set DMA1_Channel6_interrupt, HaltProc
+  .set DMA1_Channel7_interrupt, HaltProc
+  .set ADC1_interrupt, HaltProc
+  .set CAN1_TX_interrupt, HaltProc
+  .set CAN1_RX0_interrupt, HaltProc
+  .set CAN1_RX1_interrupt, HaltProc
+  .set CAN1_SCE_interrupt, HaltProc
+  .set EXTI9_5_interrupt, HaltProc
+  .set TIM1_BRK_TIM15_interrupt, HaltProc
+  .set TIM1_UP_TIM16_interrupt, HaltProc
+  .set TIM1_TRG_COM_TIM17_interrupt, HaltProc
+  .set TIM1_CC_interrupt, HaltProc
+  .set TIM2_interrupt, HaltProc
+  .set TIM3_interrupt, HaltProc
+  .set TIM4_interrupt, HaltProc
+  .set I2C1_EV_interrupt, HaltProc
+  .set I2C1_ER_interrupt, HaltProc
+  .set I2C2_EV_interrupt, HaltProc
+  .set I2C2_ER_interrupt, HaltProc
+  .set SPI1_interrupt, HaltProc
+  .set SPI2_interrupt, HaltProc
+  .set USART1_interrupt, HaltProc
+  .set USART2_interrupt, HaltProc
+  .set USART3_interrupt, HaltProc
+  .set EXTI15_10_interrupt, HaltProc
+  .set RTC_Alarm_interrupt, HaltProc
+  .set DFSDM1_FLT3_interrupt, HaltProc
+  .set TIM8_BRK_interrupt, HaltProc
+  .set TIM8_UP_interrupt, HaltProc
+  .set TIM8_TRG_COM_interrupt, HaltProc
+  .set TIM8_CC_interrupt, HaltProc
+  .set FMC_interrupt, HaltProc
+  .set SDMMC1_interrupt, HaltProc
+  .set TIM5_interrupt, HaltProc
+  .set SPI3_interrupt, HaltProc
+  .set UART4_interrupt, HaltProc
+  .set UART5_interrupt, HaltProc
+  .set TIM6_DAC_interrupt, HaltProc
+  .set TIM7_interrupt, HaltProc
+  .set DMA2_Channel1_interrupt, HaltProc
+  .set DMA2_Channel2_interrupt, HaltProc
+  .set DMA2_Channel3_interrupt, HaltProc
+  .set DMA2_Channel4_interrupt, HaltProc
+  .set DMA2_Channel5_interrupt, HaltProc
+  .set DFSDM1_FLT0_interrupt, HaltProc
+  .set DFSDM1_FLT1_interrupt, HaltProc
+  .set DFSDM1_FLT2_interrupt, HaltProc
+  .set COMP_interrupt, HaltProc
+  .set LPTIM1_interrupt, HaltProc
+  .set LPTIM2_interrupt, HaltProc
+  .set OTG_FS_interrupt, HaltProc
+  .set DMA2_Channel6_interrupt, HaltProc
+  .set DMA2_Channel7_interrupt, HaltProc
+  .set LPUART1_interrupt, HaltProc
+  .set OCTOSPI1_interrupt, HaltProc
+  .set I2C3_EV_interrupt, HaltProc
+  .set I2C3_ER_interrupt, HaltProc
+  .set SAI1_interrupt, HaltProc
+  .set SAI2_interrupt, HaltProc
+  .set OCTOSPI2_interrupt, HaltProc
+  .set TSC_interrupt, HaltProc
+  .set DSI_interrupt, HaltProc
+  .set AES_interrupt, HaltProc
+  .set RNG_interrupt, HaltProc
+  .set FPU_interrupt, HaltProc
+  .set HASH_CRS_interrupt, HaltProc
+  .set I2C4_EV_interrupt, HaltProc
+  .set I2C4_ER_interrupt, HaltProc
+  .set DCMI_interrupt, HaltProc
+  .set DMA2D_interrupt, HaltProc
+  .set LTDC_interrupt, HaltProc
+  .set LTDC_ER_interrupt, HaltProc
+  .set GFXMMU_interrupt, HaltProc
+  .set DMAMUX1_OVR_interrupt, HaltProc
+  .text
+end;
+end.
