
*** Running vivado
    with args -log blk_mem_gen_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blk_mem_gen_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source blk_mem_gen_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 342.594 ; gain = 132.371
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (9#1) [d:/NewLand/Learn/Verilog/clock/project/TEST/prj/testbench/testbench.srcs/sources_1/ip/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 539.828 ; gain = 329.605
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:54 . Memory (MB): peak = 539.828 ; gain = 329.605
INFO: [Device 21-403] Loading part xc7k325tfbg676-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 644.973 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 644.973 ; gain = 434.750
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 644.973 ; gain = 434.750
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 644.973 ; gain = 434.750
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 644.973 ; gain = 434.750
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 644.973 ; gain = 434.750
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 659.164 ; gain = 448.941
Finished Timing Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 659.164 ; gain = 448.941
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:01:12 . Memory (MB): peak = 668.789 ; gain = 458.566
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:01:09 . Memory (MB): peak = 706.344 ; gain = 443.672
