
Loading design for application trce from file blank_trb3_periph_blank.ncd.
Design name: trb3_periph_blank
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-150EA
Package:     FPBGA672
Performance: 8
Loading device for application trce from file 'ec5a124x182.nph' in environment: C:/lscc/diamond/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.74.
Performance Hardware Data Status:   Final          Version 36.22.
WARNING - trce: blank_trb3_periph_blank.prf(1700): Semantic error in "DEFINE PORT GROUP "TestIn_group" "TestIn*" ;": group TestIn_group contains a wildcard expression, "TestIn*", that does not match ports in the design. This preference has been disabled.
WARNING - trce: blank_trb3_periph_blank.prf(1703): Semantic error in "DEFINE PORT GROUP "IN_group" "IN_p*" ;": group IN_group contains a wildcard expression, "IN_p*", that does not match ports in the design. This preference has been disabled.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.10.3.144
Wed Dec 09 21:26:26 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/ishra/MUSE_TRIGGERS_FPGA/trig_MUSE_PID_32bit/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,8
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 99.677813 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.411ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[14]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.560ns  (23.1% logic, 76.9% route), 11 logic levels.

 Constraint Details:

      8.560ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.411ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R33C40A.CLK to     R33C40A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 (from clk_100_i)
ROUTE        35     1.618     R33C40A.Q0 to     R37C55D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[14]
CTOOFX_DEL  ---     0.281     R37C55D.C1 to   R37C55D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_13_i_m3/SLICE_5764
ROUTE         1     1.059   R37C55D.OFX0 to     R37C55A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_3356
CTOOFX_DEL  ---     0.281     R37C55A.C1 to   R37C55A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5668
ROUTE         1     0.633   R37C55A.OFX0 to     R38C56B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
CTOF_DEL    ---     0.147     R38C56B.C1 to     R38C56B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.347     R38C56B.F1 to     R38C56B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t_0
CTOF_DEL    ---     0.147     R38C56B.B0 to     R38C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.855     R38C56B.F0 to     R38C43D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R38C43D.C1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.560   (23.1% logic, 76.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R33C40A.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[22]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.529ns  (23.2% logic, 76.8% route), 11 logic levels.

 Constraint Details:

      8.529ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.442ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R39C38B.CLK to     R39C38B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811 (from clk_100_i)
ROUTE        35     1.587     R39C38B.Q0 to     R37C55D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[22]
CTOOFX_DEL  ---     0.281     R37C55D.D0 to   R37C55D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_13_i_m3/SLICE_5764
ROUTE         1     1.059   R37C55D.OFX0 to     R37C55A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_3356
CTOOFX_DEL  ---     0.281     R37C55A.C1 to   R37C55A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5668
ROUTE         1     0.633   R37C55A.OFX0 to     R38C56B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
CTOF_DEL    ---     0.147     R38C56B.C1 to     R38C56B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.347     R38C56B.F1 to     R38C56B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t_0
CTOF_DEL    ---     0.147     R38C56B.B0 to     R38C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.855     R38C56B.F0 to     R38C43D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R38C43D.C1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.529   (23.2% logic, 76.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C38B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.464ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[14]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.507ns  (23.3% logic, 76.7% route), 11 logic levels.

 Constraint Details:

      8.507ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.464ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R33C40A.CLK to     R33C40A.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807 (from clk_100_i)
ROUTE        35     1.618     R33C40A.Q0 to     R37C55D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[14]
CTOOFX_DEL  ---     0.281     R37C55D.C1 to   R37C55D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_13_i_m3/SLICE_5764
ROUTE         1     1.059   R37C55D.OFX0 to     R37C55A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_3356
CTOOFX_DEL  ---     0.281     R37C55A.C1 to   R37C55A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5668
ROUTE         1     0.633   R37C55A.OFX0 to     R38C56B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
CTOF_DEL    ---     0.147     R38C56B.C1 to     R38C56B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.347     R38C56B.F1 to     R38C56B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t_0
CTOF_DEL    ---     0.147     R38C56B.B0 to     R38C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.855     R38C56B.F0 to     R38C43D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R38C43D.C1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.348     R38C43D.F0 to     R38C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R38C44C.D1 to     R38C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4862
ROUTE         1     0.435     R38C44C.F1 to     R39C44B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R39C44B.C1 to     R39C44B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4856
ROUTE         4     0.545     R39C44B.F1 to     R39C42A.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R39C42A.D1 to     R39C42A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4358
ROUTE         2     0.326     R39C42A.F1 to     R39C42C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R39C42C.D1 to     R39C42C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         1     0.000     R39C42C.F1 to    R39C42C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.507   (23.3% logic, 76.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4807:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R33C40A.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C42C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.466ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.505ns  (23.3% logic, 76.7% route), 11 logic levels.

 Constraint Details:

      8.505ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.466ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R41C40C.CLK to     R41C40C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 (from clk_100_i)
ROUTE        35     1.711     R41C40C.Q0 to     R45C54C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[0]
CTOF_DEL    ---     0.147     R45C54C.A0 to     R45C54C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7262
ROUTE         1     0.255     R45C54C.F0 to     R45C54B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un899_t_7_am_1
CTOOFX_DEL  ---     0.281     R45C54B.C0 to   R45C54B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un899_t_7/SLICE_5710
ROUTE         1     0.633   R45C54B.OFX0 to     R44C56A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_981
CTOOFX_DEL  ---     0.281     R44C56A.C0 to   R44C56A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un899_t_31/SLICE_5624
ROUTE         1     1.003   R44C56A.OFX0 to     R38C56B.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un899_t
CTOF_DEL    ---     0.147     R38C56B.A0 to     R38C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.855     R38C56B.F0 to     R38C43D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R38C43D.C1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.505   (23.3% logic, 76.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C40C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.495ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[22]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.476ns  (23.4% logic, 76.6% route), 11 logic levels.

 Constraint Details:

      8.476ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.495ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R39C38B.CLK to     R39C38B.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811 (from clk_100_i)
ROUTE        35     1.587     R39C38B.Q0 to     R37C55D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[22]
CTOOFX_DEL  ---     0.281     R37C55D.D0 to   R37C55D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_13_i_m3/SLICE_5764
ROUTE         1     1.059   R37C55D.OFX0 to     R37C55A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_3356
CTOOFX_DEL  ---     0.281     R37C55A.C1 to   R37C55A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop1.un127_t_15/SLICE_5668
ROUTE         1     0.633   R37C55A.OFX0 to     R38C56B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1857
CTOF_DEL    ---     0.147     R38C56B.C1 to     R38C56B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.347     R38C56B.F1 to     R38C56B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un122_t_0
CTOF_DEL    ---     0.147     R38C56B.B0 to     R38C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.855     R38C56B.F0 to     R38C43D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R38C43D.C1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.348     R38C43D.F0 to     R38C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R38C44C.D1 to     R38C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4862
ROUTE         1     0.435     R38C44C.F1 to     R39C44B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R39C44B.C1 to     R39C44B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4856
ROUTE         4     0.545     R39C44B.F1 to     R39C42A.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R39C42A.D1 to     R39C42A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4358
ROUTE         2     0.326     R39C42A.F1 to     R39C42C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R39C42C.D1 to     R39C42C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         1     0.000     R39C42C.F1 to    R39C42C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.476   (23.4% logic, 76.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4811:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C38B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C42C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[17]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.469ns  (23.4% logic, 76.6% route), 11 logic levels.

 Constraint Details:

      8.469ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.502ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R39C41C.CLK to     R39C41C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808 (from clk_100_i)
ROUTE        35     1.306     R39C41C.Q1 to     R42C57A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[17]
CTOF_DEL    ---     0.147     R42C57A.D1 to     R42C57A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4506
ROUTE         1     0.808     R42C57A.F1 to     R44C55B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un980_t_22_am_1
CTOOFX_DEL  ---     0.281     R44C55B.B0 to   R44C55B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop12.un980_t_22/SLICE_5718
ROUTE         1     0.655   R44C55B.OFX0 to     R44C57D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1058
CTOOFX_DEL  ---     0.281     R44C57D.C1 to   R44C57D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop12.un980_t_31/SLICE_5625
ROUTE         1     0.898   R44C57D.OFX0 to     R38C57B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un980_t
CTOF_DEL    ---     0.147     R38C57B.C0 to     R38C57B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6353
ROUTE         1     0.754     R38C57B.F0 to     R38C43D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_7
CTOF_DEL    ---     0.147     R38C43D.D1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.469   (23.4% logic, 76.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4808:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C41C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.519ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[35]  (to clk_100_i +)

   Delay:               8.452ns  (23.4% logic, 76.6% route), 11 logic levels.

 Constraint Details:

      8.452ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.519ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R41C40C.CLK to     R41C40C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800 (from clk_100_i)
ROUTE        35     1.711     R41C40C.Q0 to     R45C54C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[0]
CTOF_DEL    ---     0.147     R45C54C.A0 to     R45C54C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_7262
ROUTE         1     0.255     R45C54C.F0 to     R45C54B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un899_t_7_am_1
CTOOFX_DEL  ---     0.281     R45C54B.C0 to   R45C54B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un899_t_7/SLICE_5710
ROUTE         1     0.633   R45C54B.OFX0 to     R44C56A.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_981
CTOOFX_DEL  ---     0.281     R44C56A.C0 to   R44C56A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop11.un899_t_31/SLICE_5624
ROUTE         1     1.003   R44C56A.OFX0 to     R38C56B.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un899_t
CTOF_DEL    ---     0.147     R38C56B.A0 to     R38C56B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6352
ROUTE         1     0.855     R38C56B.F0 to     R38C43D.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_6
CTOF_DEL    ---     0.147     R38C43D.C1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.348     R38C43D.F0 to     R38C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R38C44C.D1 to     R38C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4862
ROUTE         1     0.435     R38C44C.F1 to     R39C44B.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un80_output_i
CTOF_DEL    ---     0.147     R39C44B.C1 to     R39C44B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4856
ROUTE         4     0.545     R39C44B.F1 to     R39C42A.D1 FPGA5_COMM_c[10]
CTOF_DEL    ---     0.147     R39C42A.D1 to     R39C42A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4358
ROUTE         2     0.326     R39C42A.F1 to     R39C42C.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[35]
CTOF_DEL    ---     0.147     R39C42C.D1 to     R39C42C.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319
ROUTE         1     0.000     R39C42C.F1 to    R39C42C.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[35] (to clk_100_i)
                  --------
                    8.452   (23.4% logic, 76.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4800:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C40C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4319:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C42C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.536ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[7]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.435ns  (23.5% logic, 76.5% route), 11 logic levels.

 Constraint Details:

      8.435ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4803 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.536ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4803 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R39C36C.CLK to     R39C36C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4803 (from clk_100_i)
ROUTE        35     1.882     R39C36C.Q1 to     R32C55C.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[7]
CTOF_DEL    ---     0.147     R32C55C.D0 to     R32C55C.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4499
ROUTE         1     0.457     R32C55C.F0 to     R33C55A.C1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un818_t_29_bm_1
CTOOFX_DEL  ---     0.281     R33C55A.C1 to   R33C55A.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop10.un818_t_29/SLICE_5709
ROUTE         1     0.579   R33C55A.OFX0 to     R35C56D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_941
CTOOFX_DEL  ---     0.281     R35C56D.D1 to   R35C56D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop10.un818_t_31/SLICE_5622
ROUTE         1     0.715   R35C56D.OFX0 to     R38C57B.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un818_t
CTOF_DEL    ---     0.147     R38C57B.D0 to     R38C57B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6353
ROUTE         1     0.754     R38C57B.F0 to     R38C43D.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_7
CTOF_DEL    ---     0.147     R38C43D.D1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.435   (23.5% logic, 76.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4803:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R39C36C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[18]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.422ns  (23.5% logic, 76.5% route), 11 logic levels.

 Constraint Details:

      8.422ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.549ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R40C41C.CLK to     R40C41C.Q0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809 (from clk_100_i)
ROUTE        35     1.706     R40C41C.Q0 to     R33C46B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[18]
CTOF_DEL    ---     0.147     R33C46B.D1 to     R33C46B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4515
ROUTE         1     0.540     R33C46B.F1 to     R33C46C.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1223_t_14_am_1
CTOOFX_DEL  ---     0.281     R33C46C.A0 to   R33C46C.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop15.un1223_t_14/SLICE_5702
ROUTE         1     0.319   R33C46C.OFX0 to     R33C46D.D0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1236
CTOOFX_DEL  ---     0.281     R33C46D.D0 to   R33C46D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop15.un1223_t_31/SLICE_5619
ROUTE         1     1.084   R33C46D.OFX0 to     R36C43B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un1223_t
CTOF_DEL    ---     0.147     R36C43B.C0 to     R36C43B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6351
ROUTE         1     0.725     R36C43B.F0 to     R38C43D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_5
CTOF_DEL    ---     0.147     R38C43D.A1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.422   (23.5% logic, 76.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R40C41C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.554ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[19]  (from clk_100_i +)
   Destination:    FF         Data in        THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_reg[33]  (to clk_100_i +)

   Delay:               8.417ns  (25.3% logic, 74.7% route), 12 logic levels.

 Constraint Details:

      8.417ns physical path delay THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318 meets
     10.032ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 9.971ns) by 1.554ns

 Physical Path Details:

      Data path THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R40C41C.CLK to     R40C41C.Q1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809 (from clk_100_i)
ROUTE        35     1.429     R40C41C.Q1 to     R35C37B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/inp_verylong[19]
CTOOFX_DEL  ---     0.281     R35C37B.C0 to   R35C37B.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop0.un46_t_25/SLICE_5870
ROUTE         1     0.725   R35C37B.OFX0 to     R35C39D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1805
CTOOFX_DEL  ---     0.281     R35C39D.A1 to   R35C39D.OFX0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/loop0.un46_t_30/SLICE_5665
ROUTE         1     0.457   R35C39D.OFX0 to     R35C41B.C0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/N_1810
CTOF_DEL    ---     0.147     R35C41B.C0 to     R35C41B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4543
ROUTE         1     0.539     R35C41B.F0 to     R36C43B.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/t_1_0
CTOF_DEL    ---     0.147     R36C43B.D1 to     R36C43B.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6351
ROUTE         1     0.347     R36C43B.F1 to     R36C43B.B0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/t_1
CTOF_DEL    ---     0.147     R36C43B.B0 to     R36C43B.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6351
ROUTE         1     0.725     R36C43B.F0 to     R38C43D.A1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_5
CTOF_DEL    ---     0.147     R38C43D.A1 to     R38C43D.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         1     0.360     R38C43D.F1 to     R38C43D.A0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence_13
CTOF_DEL    ---     0.147     R38C43D.A0 to     R38C43D.F0 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_6345
ROUTE         4     0.552     R38C43D.F0 to     R39C44A.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/got_coincidence
CTOF_DEL    ---     0.147     R39C44A.D1 to     R39C44A.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4861
ROUTE         1     0.306     R39C44A.F1 to     R39C44C.D1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/un38_output_i
CTOF_DEL    ---     0.147     R39C44C.D1 to     R39C44C.F1 THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4855
ROUTE         4     0.536     R39C44C.F1 to     R41C44A.D1 FPGA5_COMM_c[8]
CTOF_DEL    ---     0.147     R41C44A.D1 to     R41C44A.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4357
ROUTE         2     0.313     R41C44A.F1 to     R41C44B.D1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch[33]
CTOF_DEL    ---     0.147     R41C44B.D1 to     R41C44B.F1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318
ROUTE         1     0.000     R41C44B.F1 to    R41C44B.DI1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/inp_stretch_1[33] (to clk_100_i)
                  --------
                    8.417   (25.3% logic, 74.7% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_TRIG_LOGIC.THE_TRIG_LOGIC/SLICE_4809:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R40C41C.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4318:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.169 *L_R97C5.CLKOK to    R41C44B.CLK clk_100_i
                  --------
                    1.169   (0.0% logic, 100.0% route), 0 logic levels.

Report:  115.996MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PID_TRIG/TDC/CG/clk_3[2]" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PID_TRIG/TDC/CG/P2Clk/CLKOP" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PID_TRIG/clk[3]" 25.000000 MHz ;
            531 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 37.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[1]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[31]  (to PID_TRIG/clk[3] +)

   Delay:               2.079ns  (75.3% logic, 24.7% route), 17 logic levels.

 Constraint Details:

      2.079ns physical path delay PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_993 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.860ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83B.CLK to      R3C83B.Q0 PID_TRIG/Blink/SLICE_978 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83B.Q0 to      R3C83B.B0 PID_TRIG/Blink/count[1]
C0TOFCO_DE  ---     0.377      R3C83B.B0 to     R3C83B.FCO PID_TRIG/Blink/SLICE_978
ROUTE         1     0.000     R3C83B.FCO to     R3C83C.FCI PID_TRIG/Blink/count_cry[2]
FCITOFCO_D  ---     0.058     R3C83C.FCI to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOFCO_D  ---     0.058     R3C88A.FCI to     R3C88A.FCO PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000     R3C88A.FCO to     R3C88B.FCI PID_TRIG/Blink/count_cry[30]
FCITOF0_DE  ---     0.133     R3C88B.FCI to      R3C88B.F0 PID_TRIG/Blink/SLICE_993
ROUTE         1     0.000      R3C88B.F0 to     R3C88B.DI0 PID_TRIG/Blink/count_s[31] (to PID_TRIG/clk[3])
                  --------
                    2.079   (75.3% logic, 24.7% route), 17 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_978:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.874ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[1]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[30]  (to PID_TRIG/clk[3] +)

   Delay:               2.065ns  (75.1% logic, 24.9% route), 16 logic levels.

 Constraint Details:

      2.065ns physical path delay PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_992 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.874ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83B.CLK to      R3C83B.Q0 PID_TRIG/Blink/SLICE_978 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83B.Q0 to      R3C83B.B0 PID_TRIG/Blink/count[1]
C0TOFCO_DE  ---     0.377      R3C83B.B0 to     R3C83B.FCO PID_TRIG/Blink/SLICE_978
ROUTE         1     0.000     R3C83B.FCO to     R3C83C.FCI PID_TRIG/Blink/count_cry[2]
FCITOFCO_D  ---     0.058     R3C83C.FCI to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOF1_DE  ---     0.177     R3C88A.FCI to      R3C88A.F1 PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000      R3C88A.F1 to     R3C88A.DI1 PID_TRIG/Blink/count_s[30] (to PID_TRIG/clk[3])
                  --------
                    2.065   (75.1% logic, 24.9% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_978:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[1]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[29]  (to PID_TRIG/clk[3] +)

   Delay:               2.021ns  (74.6% logic, 25.4% route), 16 logic levels.

 Constraint Details:

      2.021ns physical path delay PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_992 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.918ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83B.CLK to      R3C83B.Q0 PID_TRIG/Blink/SLICE_978 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83B.Q0 to      R3C83B.B0 PID_TRIG/Blink/count[1]
C0TOFCO_DE  ---     0.377      R3C83B.B0 to     R3C83B.FCO PID_TRIG/Blink/SLICE_978
ROUTE         1     0.000     R3C83B.FCO to     R3C83C.FCI PID_TRIG/Blink/count_cry[2]
FCITOFCO_D  ---     0.058     R3C83C.FCI to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOF0_DE  ---     0.133     R3C88A.FCI to      R3C88A.F0 PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000      R3C88A.F0 to     R3C88A.DI0 PID_TRIG/Blink/count_s[29] (to PID_TRIG/clk[3])
                  --------
                    2.021   (74.6% logic, 25.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_978:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[3]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[31]  (to PID_TRIG/clk[3] +)

   Delay:               2.021ns  (74.6% logic, 25.4% route), 16 logic levels.

 Constraint Details:

      2.021ns physical path delay PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_993 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.918ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83C.CLK to      R3C83C.Q0 PID_TRIG/Blink/SLICE_979 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83C.Q0 to      R3C83C.B0 PID_TRIG/Blink/count[3]
C0TOFCO_DE  ---     0.377      R3C83C.B0 to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOFCO_D  ---     0.058     R3C88A.FCI to     R3C88A.FCO PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000     R3C88A.FCO to     R3C88B.FCI PID_TRIG/Blink/count_cry[30]
FCITOF0_DE  ---     0.133     R3C88B.FCI to      R3C88B.F0 PID_TRIG/Blink/SLICE_993
ROUTE         1     0.000      R3C88B.F0 to     R3C88B.DI0 PID_TRIG/Blink/count_s[31] (to PID_TRIG/clk[3])
                  --------
                    2.021   (74.6% logic, 25.4% route), 16 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83C.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[1]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[28]  (to PID_TRIG/clk[3] +)

   Delay:               2.007ns  (74.4% logic, 25.6% route), 15 logic levels.

 Constraint Details:

      2.007ns physical path delay PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_991 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.932ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83B.CLK to      R3C83B.Q0 PID_TRIG/Blink/SLICE_978 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83B.Q0 to      R3C83B.B0 PID_TRIG/Blink/count[1]
C0TOFCO_DE  ---     0.377      R3C83B.B0 to     R3C83B.FCO PID_TRIG/Blink/SLICE_978
ROUTE         1     0.000     R3C83B.FCO to     R3C83C.FCI PID_TRIG/Blink/count_cry[2]
FCITOFCO_D  ---     0.058     R3C83C.FCI to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOF1_DE  ---     0.177     R3C87C.FCI to      R3C87C.F1 PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000      R3C87C.F1 to     R3C87C.DI1 PID_TRIG/Blink/count_s[28] (to PID_TRIG/clk[3])
                  --------
                    2.007   (74.4% logic, 25.6% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_978:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C87C.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[3]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[30]  (to PID_TRIG/clk[3] +)

   Delay:               2.007ns  (74.4% logic, 25.6% route), 15 logic levels.

 Constraint Details:

      2.007ns physical path delay PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_992 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.932ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83C.CLK to      R3C83C.Q0 PID_TRIG/Blink/SLICE_979 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83C.Q0 to      R3C83C.B0 PID_TRIG/Blink/count[3]
C0TOFCO_DE  ---     0.377      R3C83C.B0 to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOF1_DE  ---     0.177     R3C88A.FCI to      R3C88A.F1 PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000      R3C88A.F1 to     R3C88A.DI1 PID_TRIG/Blink/count_s[30] (to PID_TRIG/clk[3])
                  --------
                    2.007   (74.4% logic, 25.6% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83C.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.963ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[5]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[31]  (to PID_TRIG/clk[3] +)

   Delay:               1.976ns  (73.3% logic, 26.7% route), 15 logic levels.

 Constraint Details:

      1.976ns physical path delay PID_TRIG/Blink/SLICE_980 to PID_TRIG/Blink/SLICE_993 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.963ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_980 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C84A.CLK to      R3C84A.Q0 PID_TRIG/Blink/SLICE_980 (from PID_TRIG/clk[3])
ROUTE         1     0.527      R3C84A.Q0 to      R3C84A.A0 PID_TRIG/Blink/count[5]
C0TOFCO_DE  ---     0.377      R3C84A.A0 to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOFCO_D  ---     0.058     R3C88A.FCI to     R3C88A.FCO PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000     R3C88A.FCO to     R3C88B.FCI PID_TRIG/Blink/count_cry[30]
FCITOF0_DE  ---     0.133     R3C88B.FCI to      R3C88B.F0 PID_TRIG/Blink/SLICE_993
ROUTE         1     0.000      R3C88B.F0 to     R3C88B.DI0 PID_TRIG/Blink/count_s[31] (to PID_TRIG/clk[3])
                  --------
                    1.976   (73.3% logic, 26.7% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_980:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C84A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[3]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[29]  (to PID_TRIG/clk[3] +)

   Delay:               1.963ns  (73.8% logic, 26.2% route), 15 logic levels.

 Constraint Details:

      1.963ns physical path delay PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_992 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.976ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83C.CLK to      R3C83C.Q0 PID_TRIG/Blink/SLICE_979 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83C.Q0 to      R3C83C.B0 PID_TRIG/Blink/count[3]
C0TOFCO_DE  ---     0.377      R3C83C.B0 to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOF0_DE  ---     0.133     R3C88A.FCI to      R3C88A.F0 PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000      R3C88A.F0 to     R3C88A.DI0 PID_TRIG/Blink/count_s[29] (to PID_TRIG/clk[3])
                  --------
                    1.963   (73.8% logic, 26.2% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83C.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.976ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[1]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[27]  (to PID_TRIG/clk[3] +)

   Delay:               1.963ns  (73.8% logic, 26.2% route), 15 logic levels.

 Constraint Details:

      1.963ns physical path delay PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_991 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.976ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_978 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C83B.CLK to      R3C83B.Q0 PID_TRIG/Blink/SLICE_978 (from PID_TRIG/clk[3])
ROUTE         1     0.514      R3C83B.Q0 to      R3C83B.B0 PID_TRIG/Blink/count[1]
C0TOFCO_DE  ---     0.377      R3C83B.B0 to     R3C83B.FCO PID_TRIG/Blink/SLICE_978
ROUTE         1     0.000     R3C83B.FCO to     R3C83C.FCI PID_TRIG/Blink/count_cry[2]
FCITOFCO_D  ---     0.058     R3C83C.FCI to     R3C83C.FCO PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000     R3C83C.FCO to     R3C84A.FCI PID_TRIG/Blink/count_cry[4]
FCITOFCO_D  ---     0.058     R3C84A.FCI to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOF0_DE  ---     0.133     R3C87C.FCI to      R3C87C.F0 PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000      R3C87C.F0 to     R3C87C.DI0 PID_TRIG/Blink/count_s[27] (to PID_TRIG/clk[3])
                  --------
                    1.963   (73.8% logic, 26.2% route), 15 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_978:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C83B.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C87C.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 37.977ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[5]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[30]  (to PID_TRIG/clk[3] +)

   Delay:               1.962ns  (73.1% logic, 26.9% route), 14 logic levels.

 Constraint Details:

      1.962ns physical path delay PID_TRIG/Blink/SLICE_980 to PID_TRIG/Blink/SLICE_992 meets
     40.000ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 39.939ns) by 37.977ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_980 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R3C84A.CLK to      R3C84A.Q0 PID_TRIG/Blink/SLICE_980 (from PID_TRIG/clk[3])
ROUTE         1     0.527      R3C84A.Q0 to      R3C84A.A0 PID_TRIG/Blink/count[5]
C0TOFCO_DE  ---     0.377      R3C84A.A0 to     R3C84A.FCO PID_TRIG/Blink/SLICE_980
ROUTE         1     0.000     R3C84A.FCO to     R3C84B.FCI PID_TRIG/Blink/count_cry[6]
FCITOFCO_D  ---     0.058     R3C84B.FCI to     R3C84B.FCO PID_TRIG/Blink/SLICE_981
ROUTE         1     0.000     R3C84B.FCO to     R3C84C.FCI PID_TRIG/Blink/count_cry[8]
FCITOFCO_D  ---     0.058     R3C84C.FCI to     R3C84C.FCO PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000     R3C84C.FCO to     R3C85A.FCI PID_TRIG/Blink/count_cry[10]
FCITOFCO_D  ---     0.058     R3C85A.FCI to     R3C85A.FCO PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000     R3C85A.FCO to     R3C85B.FCI PID_TRIG/Blink/count_cry[12]
FCITOFCO_D  ---     0.058     R3C85B.FCI to     R3C85B.FCO PID_TRIG/Blink/SLICE_984
ROUTE         1     0.000     R3C85B.FCO to     R3C85C.FCI PID_TRIG/Blink/count_cry[14]
FCITOFCO_D  ---     0.058     R3C85C.FCI to     R3C85C.FCO PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000     R3C85C.FCO to     R3C86A.FCI PID_TRIG/Blink/count_cry[16]
FCITOFCO_D  ---     0.058     R3C86A.FCI to     R3C86A.FCO PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000     R3C86A.FCO to     R3C86B.FCI PID_TRIG/Blink/count_cry[18]
FCITOFCO_D  ---     0.058     R3C86B.FCI to     R3C86B.FCO PID_TRIG/Blink/SLICE_987
ROUTE         1     0.000     R3C86B.FCO to     R3C86C.FCI PID_TRIG/Blink/count_cry[20]
FCITOFCO_D  ---     0.058     R3C86C.FCI to     R3C86C.FCO PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000     R3C86C.FCO to     R3C87A.FCI PID_TRIG/Blink/count_cry[22]
FCITOFCO_D  ---     0.058     R3C87A.FCI to     R3C87A.FCO PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000     R3C87A.FCO to     R3C87B.FCI PID_TRIG/Blink/count_cry[24]
FCITOFCO_D  ---     0.058     R3C87B.FCI to     R3C87B.FCO PID_TRIG/Blink/SLICE_990
ROUTE         1     0.000     R3C87B.FCO to     R3C87C.FCI PID_TRIG/Blink/count_cry[26]
FCITOFCO_D  ---     0.058     R3C87C.FCI to     R3C87C.FCO PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000     R3C87C.FCO to     R3C88A.FCI PID_TRIG/Blink/count_cry[28]
FCITOF1_DE  ---     0.177     R3C88A.FCI to      R3C88A.F1 PID_TRIG/Blink/SLICE_992
ROUTE         1     0.000      R3C88A.F1 to     R3C88A.DI1 PID_TRIG/Blink/count_s[30] (to PID_TRIG/clk[3])
                  --------
                    1.962   (73.1% logic, 26.9% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_980:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C84A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_992:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     1.205 *_R106C5.CLKOS to     R3C88A.CLK PID_TRIG/clk[3]
                  --------
                    1.205   (0.0% logic, 100.0% route), 0 logic levels.

Report:  467.290MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "PID_TRIG/TDC/CG/P1Clk/CLKOP" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 6.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.886ns  (23.7% logic, 76.3% route), 4 logic levels.

 Constraint Details:

      2.886ns physical path delay THE_MEDIA_UPLINK/SLICE_3452 to THE_MEDIA_UPLINK/SLICE_3492 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.728ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3452 to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C102B.CLK to   R108C102B.Q0 THE_MEDIA_UPLINK/SLICE_3452 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.793   R108C102B.Q0 to   R107C101B.B1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R107C101B.B1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.886   (23.7% logic, 76.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.728ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.886ns  (23.7% logic, 76.3% route), 4 logic levels.

 Constraint Details:

      2.886ns physical path delay THE_MEDIA_UPLINK/SLICE_3452 to THE_MEDIA_UPLINK/SLICE_3493 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.728ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3452 to THE_MEDIA_UPLINK/SLICE_3493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C102B.CLK to   R108C102B.Q0 THE_MEDIA_UPLINK/SLICE_3452 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.793   R108C102B.Q0 to   R107C101B.B1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R107C101B.B1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.886   (23.7% logic, 76.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.842ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.842ns physical path delay THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/SLICE_3492 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.772ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C103C.CLK to   R108C103C.Q0 THE_MEDIA_UPLINK/SLICE_3449 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.749   R108C103C.Q0 to   R107C101B.A1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R107C101B.A1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.842   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.772ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.842ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.842ns physical path delay THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/SLICE_3493 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.772ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/SLICE_3493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C103C.CLK to   R108C103C.Q0 THE_MEDIA_UPLINK/SLICE_3449 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.749   R108C103C.Q0 to   R107C101B.A1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R107C101B.A1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.842   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.779ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[8]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.886ns  (23.7% logic, 76.3% route), 4 logic levels.

 Constraint Details:

      2.886ns physical path delay THE_MEDIA_UPLINK/SLICE_3452 to THE_MEDIA_UPLINK/SLICE_3494 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.779ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3452 to THE_MEDIA_UPLINK/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C102B.CLK to   R108C102B.Q0 THE_MEDIA_UPLINK/SLICE_3452 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.793   R108C102B.Q0 to   R107C101B.B1 THE_MEDIA_UPLINK/fifo_rx_din[8]
CTOF_DEL    ---     0.147   R107C101B.B1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.886   (23.7% logic, 76.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3452:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C102B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[3]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[2]

   Delay:               2.832ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      2.832ns physical path delay THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/SLICE_3493 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.782ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/SLICE_3493:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C103B.CLK to   R108C103B.Q1 THE_MEDIA_UPLINK/SLICE_3453 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.006   R108C103B.Q1 to   R107C102A.A1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102A.A1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_6705
ROUTE         2     0.568   R107C102A.F1 to   R107C103A.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C103A.A0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104B.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.832   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3493:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.782ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.832ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      2.832ns physical path delay THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/SLICE_3492 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.782ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C103B.CLK to   R108C103B.Q1 THE_MEDIA_UPLINK/SLICE_3453 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.006   R108C103B.Q1 to   R107C102A.A1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102A.A1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_6705
ROUTE         2     0.568   R107C102A.F1 to   R107C103A.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C103A.A0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.832   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[2]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.842ns  (24.1% logic, 75.9% route), 4 logic levels.

 Constraint Details:

      2.842ns physical path delay THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/SLICE_3494 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.823ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C103C.CLK to   R108C103C.Q0 THE_MEDIA_UPLINK/SLICE_3449 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.749   R108C103C.Q0 to   R107C101B.A1 THE_MEDIA_UPLINK/fifo_rx_din[2]
CTOF_DEL    ---     0.147   R107C101B.A1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.842   (24.1% logic, 75.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.833ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[4]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               2.832ns  (19.0% logic, 81.0% route), 3 logic levels.

 Constraint Details:

      2.832ns physical path delay THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/SLICE_3494 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.335ns LSR_SET requirement (totaling 9.665ns) by 6.833ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C103B.CLK to   R108C103B.Q1 THE_MEDIA_UPLINK/SLICE_3453 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     1.006   R108C103B.Q1 to   R107C102A.A1 THE_MEDIA_UPLINK/fifo_rx_din[11]
CTOF_DEL    ---     0.147   R107C102A.A1 to   R107C102A.F1 THE_MEDIA_UPLINK/SLICE_6705
ROUTE         2     0.568   R107C102A.F1 to   R107C103A.A0 THE_MEDIA_UPLINK/un40_fifo_rx_din_9
CTOF_DEL    ---     0.147   R107C103A.A0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104A.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.832   (19.0% logic, 81.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 6.859ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[1]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)
                   FF                        THE_MEDIA_UPLINK/THE_CNT_RESET_PROC.reset_word_cnt[0]

   Delay:               2.755ns  (24.8% logic, 75.2% route), 4 logic levels.

 Constraint Details:

      2.755ns physical path delay THE_MEDIA_UPLINK/SLICE_3448 to THE_MEDIA_UPLINK/SLICE_3492 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 9.614ns) by 6.859ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3448 to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C102C.CLK to   R108C102C.Q1 THE_MEDIA_UPLINK/SLICE_3448 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.662   R108C102C.Q1 to   R107C101B.C1 THE_MEDIA_UPLINK/fifo_rx_din[1]
CTOF_DEL    ---     0.147   R107C101B.C1 to   R107C101B.F1 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.347   R107C101B.F1 to   R107C101B.B0 THE_MEDIA_UPLINK/fifo_rx_din_RNI3R35[0]
CTOF_DEL    ---     0.147   R107C101B.B0 to   R107C101B.F0 THE_MEDIA_UPLINK/SLICE_6429
ROUTE         1     0.341   R107C101B.F0 to   R107C103A.D0 THE_MEDIA_UPLINK/sync_q_1_RNI6MOQ[1]
CTOF_DEL    ---     0.147   R107C103A.D0 to   R107C103A.F0 THE_MEDIA_UPLINK/SLICE_6431
ROUTE         3     0.721   R107C103A.F0 to  R109C104C.LSR THE_MEDIA_UPLINK/THE_N_7_mux_i (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    2.755   (24.8% logic, 75.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R108C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     2.844 *FF_RX_H_CLK_1 to  R109C104C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    2.844   (0.0% logic, 100.0% route), 0 logic levels.

Report:  305.623MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 199.355625 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.672ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[1]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[2]  (to clk_200_i_0 +)

   Delay:               3.210ns  (7.6% logic, 92.4% route), 1 logic levels.

 Constraint Details:

      3.210ns physical path delay THE_RESET_HANDLER/SLICE_3555 to THE_RESET_HANDLER/SLICE_3556 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 4.882ns) by 1.672ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3555 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R98C80B.CLK to     R98C80B.Q1 THE_RESET_HANDLER/SLICE_3555 (from clk_200_i_0)
ROUTE         1     2.967     R98C80B.Q1 to     R39C80C.M0 THE_RESET_HANDLER/async_sampler[1] (to clk_200_i_0)
                  --------
                    3.210   (7.6% logic, 92.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R98C80B.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R39C80C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[12]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.543ns  (26.9% logic, 73.1% route), 4 logic levels.

 Constraint Details:

      2.543ns physical path delay THE_RESET_HANDLER/SLICE_1740 to THE_RESET_HANDLER/SLICE_3560 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.955ns) by 2.412ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1740 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R42C80A.CLK to     R42C80A.Q1 THE_RESET_HANDLER/SLICE_1740 (from clk_200_i_0)
ROUTE         2     0.626     R42C80A.Q1 to     R42C81C.C1 THE_RESET_HANDLER/reset_cnt[12]
CTOF_DEL    ---     0.147     R42C81C.C1 to     R42C81C.F1 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.633     R42C81C.F1 to     R42C79D.C0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R42C79D.C0 to     R42C79D.F0 THE_RESET_HANDLER/SLICE_6432
ROUTE         2     0.600     R42C79D.F0 to     R44C81C.D0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R44C81C.D0 to     R44C81C.F0 THE_RESET_HANDLER/SLICE_3560
ROUTE         1     0.000     R44C81C.F0 to    R44C81C.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.543   (26.9% logic, 73.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C80A.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[2]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[1]

   Delay:               2.200ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.200ns physical path delay THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_1735 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.630ns) by 2.430ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_1735:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R39C80A.CLK to     R39C80A.Q0 THE_RESET_HANDLER/SLICE_3554 (from clk_200_i_0)
ROUTE         2     0.803     R39C80A.Q0 to     R44C81B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R44C81B.D0 to     R44C81B.F0 THE_RESET_HANDLER/SLICE_3562
ROUTE         9     1.007     R44C81B.F0 to    R42C78B.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.200   (17.7% logic, 82.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R39C80A.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1735:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C78B.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.430ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_pulse  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[4]  (to clk_200_i_0 +)
                   FF                        THE_RESET_HANDLER/reset_cnt[3]

   Delay:               2.200ns  (17.7% logic, 82.3% route), 2 logic levels.

 Constraint Details:

      2.200ns physical path delay THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_1736 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.630ns) by 2.430ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3554 to THE_RESET_HANDLER/SLICE_1736:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R39C80A.CLK to     R39C80A.Q0 THE_RESET_HANDLER/SLICE_3554 (from clk_200_i_0)
ROUTE         2     0.803     R39C80A.Q0 to     R44C81B.D0 THE_RESET_HANDLER/async_pulse
CTOF_DEL    ---     0.147     R44C81B.D0 to     R44C81B.F0 THE_RESET_HANDLER/SLICE_3562
ROUTE         9     1.007     R44C81B.F0 to    R42C78C.LSR THE_RESET_HANDLER/N_11_i (to clk_200_i_0)
                  --------
                    2.200   (17.7% logic, 82.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3554:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R39C80A.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C78C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.446ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[13]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.509ns  (27.3% logic, 72.7% route), 4 logic levels.

 Constraint Details:

      2.509ns physical path delay THE_RESET_HANDLER/SLICE_1741 to THE_RESET_HANDLER/SLICE_3560 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.955ns) by 2.446ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1741 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R42C80B.CLK to     R42C80B.Q0 THE_RESET_HANDLER/SLICE_1741 (from clk_200_i_0)
ROUTE         2     0.592     R42C80B.Q0 to     R42C81C.A1 THE_RESET_HANDLER/reset_cnt[13]
CTOF_DEL    ---     0.147     R42C81C.A1 to     R42C81C.F1 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.633     R42C81C.F1 to     R42C79D.C0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R42C79D.C0 to     R42C79D.F0 THE_RESET_HANDLER/SLICE_6432
ROUTE         2     0.600     R42C79D.F0 to     R44C81C.D0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R44C81C.D0 to     R44C81C.F0 THE_RESET_HANDLER/SLICE_3560
ROUTE         1     0.000     R44C81C.F0 to    R44C81C.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.509   (27.3% logic, 72.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C80B.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[11]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.450ns  (27.9% logic, 72.1% route), 4 logic levels.

 Constraint Details:

      2.450ns physical path delay THE_RESET_HANDLER/SLICE_1740 to THE_RESET_HANDLER/SLICE_3560 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.955ns) by 2.505ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1740 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R42C80A.CLK to     R42C80A.Q0 THE_RESET_HANDLER/SLICE_1740 (from clk_200_i_0)
ROUTE         2     0.533     R42C80A.Q0 to     R42C81C.B1 THE_RESET_HANDLER/reset_cnt[11]
CTOF_DEL    ---     0.147     R42C81C.B1 to     R42C81C.F1 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.633     R42C81C.F1 to     R42C79D.C0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R42C79D.C0 to     R42C79D.F0 THE_RESET_HANDLER/SLICE_6432
ROUTE         2     0.600     R42C79D.F0 to     R44C81C.D0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R44C81C.D0 to     R44C81C.F0 THE_RESET_HANDLER/SLICE_3560
ROUTE         1     0.000     R44C81C.F0 to    R44C81C.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.450   (27.9% logic, 72.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C80A.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[12]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.406ns  (28.4% logic, 71.6% route), 4 logic levels.

 Constraint Details:

      2.406ns physical path delay THE_RESET_HANDLER/SLICE_1740 to THE_RESET_HANDLER/SLICE_3561 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.955ns) by 2.549ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1740 to THE_RESET_HANDLER/SLICE_3561:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R42C80A.CLK to     R42C80A.Q1 THE_RESET_HANDLER/SLICE_1740 (from clk_200_i_0)
ROUTE         2     0.626     R42C80A.Q1 to     R42C81C.C1 THE_RESET_HANDLER/reset_cnt[12]
CTOF_DEL    ---     0.147     R42C81C.C1 to     R42C81C.F1 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.633     R42C81C.F1 to     R42C79D.C0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R42C79D.C0 to     R42C79D.F0 THE_RESET_HANDLER/SLICE_6432
ROUTE         2     0.463     R42C79D.F0 to     R42C81C.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R42C81C.C0 to     R42C81C.F0 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.000     R42C81C.F0 to    R42C81C.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.406   (28.4% logic, 71.6% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C80A.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3561:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C81C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.563ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset  (to clk_200_i_0 +)

   Delay:               2.392ns  (28.6% logic, 71.4% route), 4 logic levels.

 Constraint Details:

      2.392ns physical path delay THE_RESET_HANDLER/SLICE_1736 to THE_RESET_HANDLER/SLICE_3560 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.955ns) by 2.563ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1736 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R42C78C.CLK to     R42C78C.Q1 THE_RESET_HANDLER/SLICE_1736 (from clk_200_i_0)
ROUTE         2     0.568     R42C78C.Q1 to     R42C80D.A0 THE_RESET_HANDLER/reset_cnt[4]
CTOF_DEL    ---     0.147     R42C80D.A0 to     R42C80D.F0 THE_RESET_HANDLER/SLICE_7474
ROUTE         1     0.540     R42C80D.F0 to     R42C79D.A0 THE_RESET_HANDLER/un5_reset_cnt_10
CTOF_DEL    ---     0.147     R42C79D.A0 to     R42C79D.F0 THE_RESET_HANDLER/SLICE_6432
ROUTE         2     0.600     R42C79D.F0 to     R44C81C.D0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R44C81C.D0 to     R44C81C.F0 THE_RESET_HANDLER/SLICE_3560
ROUTE         1     0.000     R44C81C.F0 to    R44C81C.DI0 THE_RESET_HANDLER/reset_cnt_0_sqmuxa_i (to clk_200_i_0)
                  --------
                    2.392   (28.6% logic, 71.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1736:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C78C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.571ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[1]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[18]  (to clk_200_i_0 +)
                   FF                        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter2[17]

   Delay:               2.059ns  (18.9% logic, 81.1% route), 2 logic levels.

 Constraint Details:

      2.059ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3480 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1709 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.386ns LSR_SET requirement (totaling 4.630ns) by 2.571ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3480 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1709:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243  R108C105A.CLK to   R108C105A.Q1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3480 (from clk_200_i_0)
ROUTE         3     0.736   R108C105A.Q1 to   R110C105B.A1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast[1]
CTOF_DEL    ---     0.147   R110C105B.A1 to   R110C105B.F1 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460
ROUTE        10     0.933   R110C105B.F1 to  R112C108A.LSR THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_fast_RNI47AI[0] (to clk_200_i_0)
                  --------
                    2.059   (18.9% logic, 81.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.152 *L_R97C5.CLKOP to  R108C105A.CLK clk_200_i_0
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_1709:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.152 *L_R97C5.CLKOP to  R112C108A.CLK clk_200_i_0
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 2.583ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset_cnt[13]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/reset_cnt[0]  (to clk_200_i_0 +)

   Delay:               2.372ns  (28.8% logic, 71.2% route), 4 logic levels.

 Constraint Details:

      2.372ns physical path delay THE_RESET_HANDLER/SLICE_1741 to THE_RESET_HANDLER/SLICE_3561 meets
      5.016ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 4.955ns) by 2.583ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_1741 to THE_RESET_HANDLER/SLICE_3561:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R42C80B.CLK to     R42C80B.Q0 THE_RESET_HANDLER/SLICE_1741 (from clk_200_i_0)
ROUTE         2     0.592     R42C80B.Q0 to     R42C81C.A1 THE_RESET_HANDLER/reset_cnt[13]
CTOF_DEL    ---     0.147     R42C81C.A1 to     R42C81C.F1 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.633     R42C81C.F1 to     R42C79D.C0 THE_RESET_HANDLER/un5_reset_cnt_11
CTOF_DEL    ---     0.147     R42C79D.C0 to     R42C79D.F0 THE_RESET_HANDLER/SLICE_6432
ROUTE         2     0.463     R42C79D.F0 to     R42C81C.C0 THE_RESET_HANDLER/un5_reset_cnt
CTOF_DEL    ---     0.147     R42C81C.C0 to     R42C81C.F0 THE_RESET_HANDLER/SLICE_3561
ROUTE         1     0.000     R42C81C.F0 to    R42C81C.DI0 THE_RESET_HANDLER/reset_cnt_5[0] (to clk_200_i_0)
                  --------
                    2.372   (28.8% logic, 71.2% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_1741:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C80B.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3561:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R42C81C.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

Report:  299.043MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.000ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3471

   Delay:               2.000ns -- based on Minimum Pulse Width

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 25.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               4.022ns  (6.0% logic, 94.0% route), 1 logic levels.

 Constraint Details:

      4.022ns physical path delay THE_RESET_HANDLER/SLICE_3560 to THE_RESET_HANDLER/SLICE_3559 meets
     30.000ns delay constraint less
      0.004ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 29.862ns) by 25.840ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3560 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R44C81C.CLK to     R44C81C.Q0 THE_RESET_HANDLER/SLICE_3560 (from clk_200_i_0)
ROUTE         1     3.779     R44C81C.Q0 to    R114C92C.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    4.022   (6.0% logic, 94.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     1.529       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81C.CLK clk_200_i_0
                  --------
                    3.108   (13.6% logic, 86.4% route), 2 logic levels.

PLL_R97C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     1.529       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.152 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    3.104   (13.6% logic, 86.4% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 26.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               3.365ns  (7.2% logic, 92.8% route), 1 logic levels.

 Constraint Details:

      3.365ns physical path delay THE_RESET_HANDLER/SLICE_3559 to SLICE_5033_ppo_0 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 26.501ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3559 to SLICE_5033_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R114C92C.CLK to    R114C92C.Q0 THE_RESET_HANDLER/SLICE_3559 (from clk_100_i)
ROUTE         2     3.122    R114C92C.Q0 to     R60C82A.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    3.365   (7.2% logic, 92.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.152 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5033_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.152 *L_R97C5.CLKOK to    R60C82A.CLK clk_100_i
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 29.323ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.543ns  (44.8% logic, 55.2% route), 1 logic levels.

 Constraint Details:

      0.543ns physical path delay THE_RESET_HANDLER/SLICE_3559 to THE_RESET_HANDLER/SLICE_3559 meets
     30.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 29.866ns) by 29.323ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3559 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R114C92C.CLK to    R114C92C.Q0 THE_RESET_HANDLER/SLICE_3559 (from clk_100_i)
ROUTE         2     0.300    R114C92C.Q0 to    R114C92C.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.543   (44.8% logic, 55.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.152 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.152 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    1.152   (0.0% logic, 100.0% route), 0 logic levels.

Report:    4.160ns is the minimum delay for this preference.


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 17.780ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               2.086ns  (11.6% logic, 88.4% route), 1 logic levels.

 Constraint Details:

      2.086ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3553 to THE_RESET_HANDLER/SLICE_3562 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.134ns M_SET requirement (totaling 19.866ns) by 17.780ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3553 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243   R49C107B.CLK to    R49C107B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3553 (from clk_100_i)
ROUTE         2     1.843    R49C107B.Q0 to     R44C81B.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    2.086   (11.6% logic, 88.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     1.529       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE       999     1.156 *L_R97C5.CLKOK to   R49C107B.CLK clk_100_i
                  --------
                    3.108   (13.6% logic, 86.4% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.423         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     1.529       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81B.CLK clk_200_i_0
                  --------
                    3.108   (13.6% logic, 86.4% route), 2 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 19.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.537ns  (45.3% logic, 54.7% route), 1 logic levels.

 Constraint Details:

      0.537ns physical path delay THE_RESET_HANDLER/SLICE_3562 to THE_RESET_HANDLER/SLICE_3562 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 19.866ns) by 19.329ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3562 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R44C81B.CLK to     R44C81B.Q0 THE_RESET_HANDLER/SLICE_3562 (from clk_200_i_0)
ROUTE         1     0.294     R44C81B.Q0 to     R44C81B.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.537   (45.3% logic, 54.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81B.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.156 *L_R97C5.CLKOP to    R44C81B.CLK clk_200_i_0
                  --------
                    1.156   (0.0% logic, 100.0% route), 0 logic levels.

Report:    2.220ns is the minimum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 99.677813 MHz |             |             |
;                                       |   99.678 MHz|  115.996 MHz|  11  
                                        |             |             |
FREQUENCY NET                           |             |             |
"PID_TRIG/TDC/CG/clk_3[2]" 50.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"PID_TRIG/TDC/CG/P2Clk/CLKOP" 25.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PID_TRIG/clk[3]"         |             |             |
25.000000 MHz ;                         |   25.000 MHz|  467.290 MHz|  17  
                                        |             |             |
FREQUENCY NET                           |             |             |
"PID_TRIG/TDC/CG/P1Clk/CLKOP"           |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |  100.000 MHz|  305.623 MHz|   4  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 199.355625  |             |             |
MHz ;                                   |  199.356 MHz|  299.043 MHz|   1  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |  200.000 MHz|  500.000 MHz|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |    30.000 ns|     4.160 ns|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |    20.000 ns|     2.220 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 6 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 60
   Covered under: FREQUENCY NET "clk_200_i_0" 199.355625 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;

   Data transfers from:
   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: PID_TRIG/TDC/CG/clk_3[2]   Source: PID_TRIG/TDC/CG/PClk/PLLInst_0.CLKOP   Loads: 3
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 4481
   Covered under: FREQUENCY NET "clk_100_i" 99.677813 MHz ;
   Covered under: FREQUENCY NET "PID_TRIG/clk[3]" 25.000000 MHz ;
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: PID_TRIG/clk[3]   Source: PID_TRIG/TDC/CG/P2Clk/PLLInst_0.CLKOS   Loads: 20
   No transfer within this clock domain is found

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 2
   No transfer within this clock domain is found


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 183767 paths, 32 nets, and 54834 connections (99.43% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.10.3.144
Wed Dec 09 21:26:28 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 8 -sphld m -o blank_trb3_periph_blank.twr -gui -msgset C:/Users/ishra/MUSE_TRIGGERS_FPGA/trig_MUSE_PID_32bit/project/promote.xml blank_trb3_periph_blank.ncd blank_trb3_periph_blank.prf 
Design file:     blank_trb3_periph_blank.ncd
Preference file: blank_trb3_periph_blank.prf
Device,speed:    LFE3-150EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

68 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK RD_DURING_WR_PATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "CLK_GPLL_RIGHT_c" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "clk_100_i" 99.677813 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/addr_ctr[0]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1(ASIC)  (to clk_100_i +)

   Delay:               0.218ns  (44.0% logic, 56.0% route), 1 logic levels.

 Constraint Details:

      0.218ns physical path delay THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_1647 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.106ns

 Physical Path Details:

      Data path THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_1647 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R15C77A.CLK to     R15C77A.Q1 THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_1647 (from clk_100_i)
ROUTE         4     0.122     R15C77A.Q1 to *R_R16C77.ADB2 THE_TOOLS/THE_SPI_RELOAD/spi_bram_addr[0] (to clk_100_i)
                  --------
                    0.218   (44.0% logic, 56.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MASTER/THE_SPI_SLIM/SLICE_1647:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.514 *L_R97C5.CLKOK to    R15C77A.CLK clk_100_i
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/THE_SPI_RELOAD/THE_SPI_MEMORY/THE_BUS_SPI_DPRAM/spi_dpram_32_to_8_0_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.573 *L_R97C5.CLKOK to *R_R16C77.CLKB clk_100_i
                  --------
                    0.573   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.112ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/fifo_cnt_in[3]  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.284ns  (33.8% logic, 66.2% route), 1 logic levels.

 Constraint Details:

      0.284ns physical path delay THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.172ns) by 0.112ns

 Physical Path Details:

      Data path THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R42C64C.CLK to     R42C64C.Q1 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271 (from clk_100_i)
ROUTE         1     0.188     R42C64C.Q1 to *R_R43C62.DIA3 THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/fifo_cnt_in[3] (to clk_100_i)
                  --------
                    0.284   (33.8% logic, 66.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/SLICE_4271:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.520 *L_R97C5.CLKOK to    R42C64C.CLK clk_100_i
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_TOOLS/gen_STATISTICS.THE_STAT_LOGIC/gen_small_fifo.gen_single_fifo.THE_FIFO/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.579 *L_R97C5.CLKOK to *R_R43C62.CLKA clk_100_i
                  --------
                    0.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.115ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_13  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_943 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.115ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_943 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R78C68C.CLK to     R78C68C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_943 (from clk_100_i)
ROUTE         2     0.131     R78C68C.Q1 to *_R79C68.ADA13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_9 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_943:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.520 *L_R97C5.CLKOK to    R78C68C.CLK clk_100_i
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.579 *L_R97C5.CLKOK to *R_R79C68.CLKA clk_100_i
                  --------
                    0.579   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.118ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[5]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.438ns  (21.9% logic, 78.1% route), 1 logic levels.

 Constraint Details:

      0.438ns physical path delay THE_MEDIA_UPLINK/SLICE_3520 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.118ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3520 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C104A.CLK to   R114C104A.Q1 THE_MEDIA_UPLINK/SLICE_3520 (from clk_100_i)
ROUTE         1     0.342   R114C104A.Q1 to *A.FF_TX_D_1_5 THE_MEDIA_UPLINK/tx_data[5] (to clk_100_i)
                  --------
                    0.438   (21.9% logic, 78.1% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.513 *L_R97C5.CLKOK to  R114C104A.CLK clk_100_i
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.535 *L_R97C5.CLKOK to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.535   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/FF_2  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_685 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.120ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_685 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R26C95C.CLK to     R26C95C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_685 (from clk_100_i)
ROUTE         2     0.136     R26C95C.Q1 to *_R25C95.ADB13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/rcount_9 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/SLICE_685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.514 *L_R97C5.CLKOK to    R26C95C.CLK clk_100_i
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/FIFO_TO_APL/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.573 *L_R97C5.CLKOK to *R_R25C95.CLKB clk_100_i
                  --------
                    0.573   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_2  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_650 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.120ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_650 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R26C98C.CLK to     R26C98C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_650 (from clk_100_i)
ROUTE         2     0.136     R26C98C.Q1 to *_R25C98.ADB13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/rcount_9 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.514 *L_R97C5.CLKOK to    R26C98C.CLK clk_100_i
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.573 *L_R97C5.CLKOK to *R_R25C98.CLKB clk_100_i
                  --------
                    0.573   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.120ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/FF_11  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.232ns  (41.4% logic, 58.6% route), 1 logic levels.

 Constraint Details:

      0.232ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_734 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.120ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_734 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C91B.CLK to     R44C91B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_734 (from clk_100_i)
ROUTE         2     0.136     R44C91B.Q0 to *R_R43C89.ADB4 THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/rcount_0 (to clk_100_i)
                  --------
                    0.232   (41.4% logic, 58.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/SLICE_734:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.514 *L_R97C5.CLKOK to    R44C91B.CLK clk_100_i
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.1.geniobuf.gen_api.DAT_PASSIVE_API/GEN_FIFO_TO_INT.FIFO_TO_INT/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.573 *L_R97C5.CLKOK to *R_R43C89.CLKB clk_100_i
                  --------
                    0.573   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.121ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_13  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.227ns  (42.3% logic, 57.7% route), 1 logic levels.

 Constraint Details:

      0.227ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_829 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.053ns skew requirement (totaling 0.106ns) by 0.121ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_829 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R24C74C.CLK to     R24C74C.Q1 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_829 (from clk_100_i)
ROUTE         2     0.131     R24C74C.Q1 to *_R25C74.ADA13 THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/wcount_9 (to clk_100_i)
                  --------
                    0.227   (42.3% logic, 57.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_829:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.520 *L_R97C5.CLKOK to    R24C74C.CLK clk_100_i
                  --------
                    0.520   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.3.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.573 *L_R97C5.CLKOK to *R_R25C74.CLKA clk_100_i
                  --------
                    0.573   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.126ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/tx_data[12]  (from clk_100_i +)
   Destination:    PCSD       Port           THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST(ASIC)  (to clk_100_i +)

   Delay:               0.446ns  (21.5% logic, 78.5% route), 1 logic levels.

 Constraint Details:

      0.446ns physical path delay THE_MEDIA_UPLINK/SLICE_3525 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST meets
      0.298ns FFTXD_HLD and
      0.000ns delay constraint less
     -0.022ns skew requirement (totaling 0.320ns) by 0.126ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3525 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R114C102C.CLK to   R114C102C.Q0 THE_MEDIA_UPLINK/SLICE_3525 (from clk_100_i)
ROUTE         1     0.350   R114C102C.Q0 to *.FF_TX_D_1_16 THE_MEDIA_UPLINK/tx_data[12] (to clk_100_i)
                  --------
                    0.446   (21.5% logic, 78.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/SLICE_3525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.513 *L_R97C5.CLKOK to  R114C102C.CLK clk_100_i
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.535 *L_R97C5.CLKOK to *.FF_TXI_CLK_1 clk_100_i
                  --------
                    0.535   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.138ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/FF_5  (from clk_100_i +)
   Destination:    DP16KC     Port           THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0(ASIC)  (to clk_100_i +)

   Delay:               0.250ns  (38.4% logic, 61.6% route), 1 logic levels.

 Constraint Details:

      0.250ns physical path delay THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_881 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0 meets
      0.053ns ADDR_HLD and
      0.000ns delay constraint less
     -0.059ns skew requirement (totaling 0.112ns) by 0.138ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_881 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R59C66B.CLK to     R59C66B.Q0 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_881 (from clk_100_i)
ROUTE         2     0.154     R59C66B.Q0 to *_R61C65.ADB10 THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/rcount_6 (to clk_100_i)
                  --------
                    0.250   (38.4% logic, 61.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/SLICE_881:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.519 *L_R97C5.CLKOK to    R59C66B.CLK clk_100_i
                  --------
                    0.519   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_ENDPOINT/THE_ENDPOINT/genbuffers.0.geniobuf.IOBUF/GEN_IBUF.THE_IBUF/THE_FIFO/fifo/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.578 *L_R97C5.CLKOK to *R_R61C65.CLKB clk_100_i
                  --------
                    0.578   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "PID_TRIG/TDC/CG/clk_3[2]" 50.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PID_TRIG/TDC/CG/P2Clk/CLKOP" 25.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "PID_TRIG/clk[3]" 25.000000 MHz ;
            531 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[31]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/a  (to PID_TRIG/clk[3] +)

   Delay:               0.235ns  (65.5% logic, 34.5% route), 2 logic levels.

 Constraint Details:

      0.235ns physical path delay PID_TRIG/Blink/SLICE_993 to PID_TRIG/Blink/SLICE_1844 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.246ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_993 to PID_TRIG/Blink/SLICE_1844:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C88B.CLK to      R3C88B.Q0 PID_TRIG/Blink/SLICE_993 (from PID_TRIG/clk[3])
ROUTE         2     0.081      R3C88B.Q0 to      R2C88A.D0 PID_TRIG/Blink/count[31]
CTOF_DEL    ---     0.058      R2C88A.D0 to      R2C88A.F0 PID_TRIG/Blink/SLICE_1844
ROUTE         1     0.000      R2C88A.F0 to     R2C88A.DI0 PID_TRIG/Blink/count_i[31] (to PID_TRIG/clk[3])
                  --------
                    0.235   (65.5% logic, 34.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_993:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C88B.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_1844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R2C88A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[28]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[28]  (to PID_TRIG/clk[3] +)

   Delay:               0.270ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay PID_TRIG/Blink/SLICE_991 to PID_TRIG/Blink/SLICE_991 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.281ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_991 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C87C.CLK to      R3C87C.Q1 PID_TRIG/Blink/SLICE_991 (from PID_TRIG/clk[3])
ROUTE         1     0.116      R3C87C.Q1 to      R3C87C.A1 PID_TRIG/Blink/count[28]
CTOF_DEL    ---     0.058      R3C87C.A1 to      R3C87C.F1 PID_TRIG/Blink/SLICE_991
ROUTE         1     0.000      R3C87C.F1 to     R3C87C.DI1 PID_TRIG/Blink/count_s[28] (to PID_TRIG/clk[3])
                  --------
                    0.270   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C87C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_991:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C87C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[4]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[4]  (to PID_TRIG/clk[3] +)

   Delay:               0.270ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_979 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.281ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_979 to PID_TRIG/Blink/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C83C.CLK to      R3C83C.Q1 PID_TRIG/Blink/SLICE_979 (from PID_TRIG/clk[3])
ROUTE         1     0.116      R3C83C.Q1 to      R3C83C.A1 PID_TRIG/Blink/count[4]
CTOF_DEL    ---     0.058      R3C83C.A1 to      R3C83C.F1 PID_TRIG/Blink/SLICE_979
ROUTE         1     0.000      R3C83C.F1 to     R3C83C.DI1 PID_TRIG/Blink/count_s[4] (to PID_TRIG/clk[3])
                  --------
                    0.270   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C83C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_979:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C83C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[16]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[16]  (to PID_TRIG/clk[3] +)

   Delay:               0.270ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay PID_TRIG/Blink/SLICE_985 to PID_TRIG/Blink/SLICE_985 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.281ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_985 to PID_TRIG/Blink/SLICE_985:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C85C.CLK to      R3C85C.Q1 PID_TRIG/Blink/SLICE_985 (from PID_TRIG/clk[3])
ROUTE         1     0.116      R3C85C.Q1 to      R3C85C.A1 PID_TRIG/Blink/count[16]
CTOF_DEL    ---     0.058      R3C85C.A1 to      R3C85C.F1 PID_TRIG/Blink/SLICE_985
ROUTE         1     0.000      R3C85C.F1 to     R3C85C.DI1 PID_TRIG/Blink/count_s[16] (to PID_TRIG/clk[3])
                  --------
                    0.270   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_985:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C85C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_985:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C85C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[10]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[10]  (to PID_TRIG/clk[3] +)

   Delay:               0.270ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay PID_TRIG/Blink/SLICE_982 to PID_TRIG/Blink/SLICE_982 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.281ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_982 to PID_TRIG/Blink/SLICE_982:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C84C.CLK to      R3C84C.Q1 PID_TRIG/Blink/SLICE_982 (from PID_TRIG/clk[3])
ROUTE         1     0.116      R3C84C.Q1 to      R3C84C.A1 PID_TRIG/Blink/count[10]
CTOF_DEL    ---     0.058      R3C84C.A1 to      R3C84C.F1 PID_TRIG/Blink/SLICE_982
ROUTE         1     0.000      R3C84C.F1 to     R3C84C.DI1 PID_TRIG/Blink/count_s[10] (to PID_TRIG/clk[3])
                  --------
                    0.270   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_982:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C84C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_982:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C84C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.281ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[22]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[22]  (to PID_TRIG/clk[3] +)

   Delay:               0.270ns  (57.0% logic, 43.0% route), 2 logic levels.

 Constraint Details:

      0.270ns physical path delay PID_TRIG/Blink/SLICE_988 to PID_TRIG/Blink/SLICE_988 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.281ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_988 to PID_TRIG/Blink/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C86C.CLK to      R3C86C.Q1 PID_TRIG/Blink/SLICE_988 (from PID_TRIG/clk[3])
ROUTE         1     0.116      R3C86C.Q1 to      R3C86C.A1 PID_TRIG/Blink/count[22]
CTOF_DEL    ---     0.058      R3C86C.A1 to      R3C86C.F1 PID_TRIG/Blink/SLICE_988
ROUTE         1     0.000      R3C86C.F1 to     R3C86C.DI1 PID_TRIG/Blink/count_s[22] (to PID_TRIG/clk[3])
                  --------
                    0.270   (57.0% logic, 43.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C86C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_988:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C86C.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[12]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[12]  (to PID_TRIG/clk[3] +)

   Delay:               0.271ns  (56.8% logic, 43.2% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay PID_TRIG/Blink/SLICE_983 to PID_TRIG/Blink/SLICE_983 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.282ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_983 to PID_TRIG/Blink/SLICE_983:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C85A.CLK to      R3C85A.Q1 PID_TRIG/Blink/SLICE_983 (from PID_TRIG/clk[3])
ROUTE         1     0.117      R3C85A.Q1 to      R3C85A.B1 PID_TRIG/Blink/count[12]
CTOF_DEL    ---     0.058      R3C85A.B1 to      R3C85A.F1 PID_TRIG/Blink/SLICE_983
ROUTE         1     0.000      R3C85A.F1 to     R3C85A.DI1 PID_TRIG/Blink/count_s[12] (to PID_TRIG/clk[3])
                  --------
                    0.271   (56.8% logic, 43.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_983:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C85A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_983:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C85A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[0]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[0]  (to PID_TRIG/clk[3] +)

   Delay:               0.271ns  (56.8% logic, 43.2% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay PID_TRIG/Blink/SLICE_977 to PID_TRIG/Blink/SLICE_977 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.282ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_977 to PID_TRIG/Blink/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C83A.CLK to      R3C83A.Q1 PID_TRIG/Blink/SLICE_977 (from PID_TRIG/clk[3])
ROUTE         1     0.117      R3C83A.Q1 to      R3C83A.B1 PID_TRIG/Blink/count[0]
CTOF_DEL    ---     0.058      R3C83A.B1 to      R3C83A.F1 PID_TRIG/Blink/SLICE_977
ROUTE         1     0.000      R3C83A.F1 to     R3C83A.DI1 PID_TRIG/Blink/count_s[0] (to PID_TRIG/clk[3])
                  --------
                    0.271   (56.8% logic, 43.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C83A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_977:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C83A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[18]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[18]  (to PID_TRIG/clk[3] +)

   Delay:               0.271ns  (56.8% logic, 43.2% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay PID_TRIG/Blink/SLICE_986 to PID_TRIG/Blink/SLICE_986 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.282ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_986 to PID_TRIG/Blink/SLICE_986:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C86A.CLK to      R3C86A.Q1 PID_TRIG/Blink/SLICE_986 (from PID_TRIG/clk[3])
ROUTE         1     0.117      R3C86A.Q1 to      R3C86A.B1 PID_TRIG/Blink/count[18]
CTOF_DEL    ---     0.058      R3C86A.B1 to      R3C86A.F1 PID_TRIG/Blink/SLICE_986
ROUTE         1     0.000      R3C86A.F1 to     R3C86A.DI1 PID_TRIG/Blink/count_s[18] (to PID_TRIG/clk[3])
                  --------
                    0.271   (56.8% logic, 43.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_986:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C86A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_986:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C86A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PID_TRIG/Blink/count[24]  (from PID_TRIG/clk[3] +)
   Destination:    FF         Data in        PID_TRIG/Blink/count[24]  (to PID_TRIG/clk[3] +)

   Delay:               0.271ns  (56.8% logic, 43.2% route), 2 logic levels.

 Constraint Details:

      0.271ns physical path delay PID_TRIG/Blink/SLICE_989 to PID_TRIG/Blink/SLICE_989 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.282ns

 Physical Path Details:

      Data path PID_TRIG/Blink/SLICE_989 to PID_TRIG/Blink/SLICE_989:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R3C87A.CLK to      R3C87A.Q1 PID_TRIG/Blink/SLICE_989 (from PID_TRIG/clk[3])
ROUTE         1     0.117      R3C87A.Q1 to      R3C87A.B1 PID_TRIG/Blink/count[24]
CTOF_DEL    ---     0.058      R3C87A.B1 to      R3C87A.F1 PID_TRIG/Blink/SLICE_989
ROUTE         1     0.000      R3C87A.F1 to     R3C87A.DI1 PID_TRIG/Blink/count_s[24] (to PID_TRIG/clk[3])
                  --------
                    0.271   (56.8% logic, 43.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_989:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C87A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path PID_TRIG/TDC/CG/P2Clk/PLLInst_0 to PID_TRIG/Blink/SLICE_989:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        20     0.534 *_R106C5.CLKOS to     R3C87A.CLK PID_TRIG/clk[3]
                  --------
                    0.534   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "PID_TRIG/TDC/CG/P1Clk/CLKOP" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
            330 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[10]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.342ns  (28.1% logic, 71.9% route), 1 logic levels.

 Constraint Details:

      0.342ns physical path delay THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.169ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C103B.CLK to   R108C103B.Q0 THE_MEDIA_UPLINK/SLICE_3453 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.246   R108C103B.Q0 to *106C101.DIA10 THE_MEDIA_UPLINK/fifo_rx_din[10] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.342   (28.1% logic, 71.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.370 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.370   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.381ns  (25.2% logic, 74.8% route), 1 logic levels.

 Constraint Details:

      0.381ns physical path delay THE_MEDIA_UPLINK/SLICE_3448 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3448 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C102C.CLK to   R108C102C.Q1 THE_MEDIA_UPLINK/SLICE_3448 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.285   R108C102C.Q1 to *R106C101.DIA1 THE_MEDIA_UPLINK/fifo_rx_din[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.381   (25.2% logic, 74.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R108C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.370 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.370   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.210ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[4]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.383ns  (25.1% logic, 74.9% route), 1 logic levels.

 Constraint Details:

      0.383ns physical path delay THE_MEDIA_UPLINK/SLICE_3450 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.210ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3450 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C104B.CLK to   R108C104B.Q0 THE_MEDIA_UPLINK/SLICE_3450 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.287   R108C104B.Q0 to *R106C101.DIA4 THE_MEDIA_UPLINK/fifo_rx_din[4] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.383   (25.1% logic, 74.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3450:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R108C104B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.370 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.370   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[3]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.392ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.219ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3449 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C103C.CLK to   R108C103C.Q1 THE_MEDIA_UPLINK/SLICE_3449 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.296   R108C103C.Q1 to *R106C101.DIA3 THE_MEDIA_UPLINK/fifo_rx_din[3] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.392   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3449:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R108C103C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.370 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.370   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[11]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.392ns  (24.5% logic, 75.5% route), 1 logic levels.

 Constraint Details:

      0.392ns physical path delay THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.219ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3453 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C103B.CLK to   R108C103B.Q1 THE_MEDIA_UPLINK/SLICE_3453 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         2     0.296   R108C103B.Q1 to *106C101.DIA11 THE_MEDIA_UPLINK/fifo_rx_din[11] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.392   (24.5% logic, 75.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3453:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R108C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.370 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.370   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_BYTE_SWAP_PROC.fifo_rx_din[0]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    DP16KC     Port           THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0(ASIC)  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.394ns  (24.4% logic, 75.6% route), 1 logic levels.

 Constraint Details:

      0.394ns physical path delay THE_MEDIA_UPLINK/SLICE_3448 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0 meets
      0.113ns DATA_HLD and
      0.000ns delay constraint less
     -0.060ns skew requirement (totaling 0.173ns) by 0.221ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/SLICE_3448 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C102C.CLK to   R108C102C.Q0 THE_MEDIA_UPLINK/SLICE_3448 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         3     0.298   R108C102C.Q0 to *R106C101.DIA0 THE_MEDIA_UPLINK/fifo_rx_din[0] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.394   (24.4% logic, 75.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/SLICE_3448:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R108C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/pdp_ram_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.370 *FF_RX_H_CLK_1 to *R106C101.CLKA THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.370   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_25  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_13  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3406 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R109C97A.CLK to    R109C97A.Q1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090    R109C97A.Q1 to    R109C97C.M1 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w1 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to   R109C97A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to   R109C97C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[1]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q[2]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497 to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C102C.CLK to   R109C102C.Q1 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R109C102C.Q1 to   R109C102C.M0 THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/sync_q_1[1] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R109C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_ALLOW_RX/SLICE_3497:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R109C102C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_26  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/FF_14  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3406 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403 to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R109C97A.CLK to    R109C97A.Q0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090    R109C97A.Q0 to    R109C97C.M0 THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/r_gcount_w0 (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3403:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to   R109C97A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_FIFO_SFP_TO_FPGA/FIFO_DP_BRAM/SLICE_3406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to   R109C97C.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[27]  (from THE_MEDIA_UPLINK/ff_rxhalfclk +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q[43]  (to THE_MEDIA_UPLINK/ff_rxhalfclk +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3432 to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3505 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3432 to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3505:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C103B.CLK to   R110C103B.Q1 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3432 (from THE_MEDIA_UPLINK/ff_rxhalfclk)
ROUTE         1     0.090   R110C103B.Q1 to   R110C103A.M1 THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/sync_q_1[27] (to THE_MEDIA_UPLINK/ff_rxhalfclk)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3432:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R110C103B.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST to THE_MEDIA_UPLINK/THE_RX_DATA_DELAY/SLICE_3505:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        62     1.310 *FF_RX_H_CLK_1 to  R110C103A.CLK THE_MEDIA_UPLINK/ff_rxhalfclk
                  --------
                    1.310   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "clk_200_i_0" 199.355625 MHz ;
            814 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R111C106B.CLK to   R111C106B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467 (from clk_200_i_0)
ROUTE         5     0.043   R111C106B.Q0 to   R111C106B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/cs[3]
CTOF_DEL    ---     0.058   R111C106B.D0 to   R111C106B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467
ROUTE         1     0.000   R111C106B.F0 to  R111C106B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/csse_1_0_0 (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R111C106B.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/rx_reset_sm_ch1/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R111C106B.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.208ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]  (to clk_200_i_0 +)

   Delay:               0.197ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.197ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.208ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C107B.CLK to   R109C107B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477 (from clk_200_i_0)
ROUTE         4     0.043   R109C107B.Q0 to   R109C107B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[2]
CTOF_DEL    ---     0.058   R109C107B.D0 to   R109C107B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477
ROUTE         1     0.000   R109C107B.F0 to  R109C107B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1_RNO[2] (to clk_200_i_0)
                  --------
                    0.197   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R109C107B.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R109C107B.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.213ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast  (to clk_200_i_0 +)

   Delay:               0.202ns  (76.2% logic, 23.8% route), 2 logic levels.

 Constraint Details:

      0.202ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.213ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R110C105B.CLK to   R110C105B.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460 (from clk_200_i_0)
ROUTE        42     0.046   R110C105B.Q0 to   R110C105B.D0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast
CTOF_DEL    ---     0.058   R110C105B.D0 to   R110C105B.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460
ROUTE         2     0.002   R110C105B.F0 to  R110C105B.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/refclkdiv2_rx_ch1_fast_i (to clk_200_i_0)
                  --------
                    0.202   (76.2% logic, 23.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R110C105B.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/SLICE_3460:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R110C105B.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3555 to THE_RESET_HANDLER/SLICE_3555 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3555 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R98C80B.CLK to     R98C80B.Q0 THE_RESET_HANDLER/SLICE_3555 (from clk_200_i_0)
ROUTE         1     0.090     R98C80B.Q0 to     R98C80B.M1 THE_RESET_HANDLER/async_sampler[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R98C80B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3555:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R98C80B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]  (to clk_200_i_0 +)

   Delay:               0.226ns  (68.1% logic, 31.9% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R109C107C.CLK to   R109C107C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476 (from clk_200_i_0)
ROUTE         3     0.072   R109C107C.Q0 to   R109C107C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/counter1[0]
CTOF_DEL    ---     0.058   R109C107C.C0 to   R109C107C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476
ROUTE         1     0.000   R109C107C.F0 to  R109C107C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/N_1060_i (to clk_200_i_0)
                  --------
                    0.226   (68.1% logic, 31.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R109C107C.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3476:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R109C107C.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[6]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[7]  (to clk_200_i_0 +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3558 to THE_RESET_HANDLER/SLICE_3558 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3558 to THE_RESET_HANDLER/SLICE_3558:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R38C80C.CLK to     R38C80C.Q0 THE_RESET_HANDLER/SLICE_3558 (from clk_200_i_0)
ROUTE         2     0.092     R38C80C.Q0 to     R38C80C.M1 THE_RESET_HANDLER/async_sampler[6] (to clk_200_i_0)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3558:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R38C80C.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3558:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R38C80C.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.239ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]  (to clk_200_i_0 +)

   Delay:               0.228ns  (67.5% logic, 32.5% route), 2 logic levels.

 Constraint Details:

      0.228ns physical path delay THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.239ns

 Physical Path Details:

      Data path THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096  R108C105C.CLK to   R108C105C.Q0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479 (from clk_200_i_0)
ROUTE         8     0.074   R108C105C.Q0 to   R108C105C.C0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs[2]
CTOF_DEL    ---     0.058   R108C105C.C0 to   R108C105C.F0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479
ROUTE         1     0.000   R108C105C.F0 to  R108C105C.DI0 THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/cs_ns[2] (to clk_200_i_0)
                  --------
                    0.228   (67.5% logic, 32.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R108C105C.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/tx_reset_sm_ch/SLICE_3479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.513 *L_R97C5.CLKOP to  R108C105C.CLK clk_200_i_0
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[2]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[3]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3556 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R39C80C.CLK to     R39C80C.Q0 THE_RESET_HANDLER/SLICE_3556 (from clk_200_i_0)
ROUTE         2     0.096     R39C80C.Q0 to     R39C80C.M1 THE_RESET_HANDLER/async_sampler[2] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R39C80C.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R39C80C.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[3]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[4]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3557 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3556 to THE_RESET_HANDLER/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R39C80C.CLK to     R39C80C.Q1 THE_RESET_HANDLER/SLICE_3556 (from clk_200_i_0)
ROUTE         2     0.096     R39C80C.Q1 to     R39C80B.M0 THE_RESET_HANDLER/async_sampler[3] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3556:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R39C80C.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R39C80B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.241ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/async_sampler[4]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/async_sampler[5]  (to clk_200_i_0 +)

   Delay:               0.192ns  (50.0% logic, 50.0% route), 1 logic levels.

 Constraint Details:

      0.192ns physical path delay THE_RESET_HANDLER/SLICE_3557 to THE_RESET_HANDLER/SLICE_3557 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.241ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3557 to THE_RESET_HANDLER/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R39C80B.CLK to     R39C80B.Q0 THE_RESET_HANDLER/SLICE_3557 (from clk_200_i_0)
ROUTE         2     0.096     R39C80B.Q0 to     R39C80B.M1 THE_RESET_HANDLER/async_sampler[4] (to clk_200_i_0)
                  --------
                    0.192   (50.0% logic, 50.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R39C80B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3557:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R39C80B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY PORT "CLK_GPLL_RIGHT" 200.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 20.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset_iso[1]  (to clk_100_i +)

   Delay:               0.188ns  (51.1% logic, 48.9% route), 1 logic levels.

 Constraint Details:

      0.188ns physical path delay THE_RESET_HANDLER/SLICE_3559 to THE_RESET_HANDLER/SLICE_3559 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.237ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3559 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R114C92C.CLK to    R114C92C.Q0 THE_RESET_HANDLER/SLICE_3559 (from clk_100_i)
ROUTE         2     0.092    R114C92C.Q0 to    R114C92C.M1 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    0.188   (51.1% logic, 48.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.513 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.513 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.304ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/final_reset[0]  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[1]  (to clk_100_i +)

   Delay:               1.255ns  (7.6% logic, 92.4% route), 1 logic levels.

 Constraint Details:

      1.255ns physical path delay THE_RESET_HANDLER/SLICE_3559 to SLICE_5033_ppo_0 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 1.304ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3559 to SLICE_5033_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R114C92C.CLK to    R114C92C.Q0 THE_RESET_HANDLER/SLICE_3559 (from clk_100_i)
ROUTE         2     1.159    R114C92C.Q0 to     R60C82A.M0 THE_RESET_HANDLER/final_reset[0] (to clk_100_i)
                  --------
                    1.255   (7.6% logic, 92.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.513 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to SLICE_5033_ppo_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.513 *L_R97C5.CLKOK to    R60C82A.CLK clk_100_i
                  --------
                    0.513   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.553ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/reset  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/final_reset[0]  (to clk_100_i +)

   Delay:               1.503ns  (6.4% logic, 93.6% route), 1 logic levels.

 Constraint Details:

      1.503ns physical path delay THE_RESET_HANDLER/SLICE_3560 to THE_RESET_HANDLER/SLICE_3559 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.001ns skew less
      0.000ns feedback compensation requirement (totaling -0.050ns) by 1.553ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3560 to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C81C.CLK to     R44C81C.Q0 THE_RESET_HANDLER/SLICE_3560 (from clk_200_i_0)
ROUTE         1     1.407     R44C81C.Q0 to    R114C92C.M0 THE_RESET_HANDLER/reset (to clk_100_i)
                  --------
                    1.503   (6.4% logic, 93.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3560:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     0.780       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.514 *L_R97C5.CLKOP to    R44C81C.CLK clk_200_i_0
                  --------
                    1.543   (16.1% logic, 83.9% route), 2 logic levels.

PLL_R97C5.CLKOP attributes: 

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     0.780       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.513 *L_R97C5.CLKOK to   R114C92C.CLK clk_100_i
                  --------
                    1.542   (16.1% logic, 83.9% route), 2 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 


================================================================================
Preference: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_RESET_HANDLER/trb_reset_pulse[0]  (from clk_200_i_0 +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[1]  (to clk_200_i_0 +)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay THE_RESET_HANDLER/SLICE_3562 to THE_RESET_HANDLER/SLICE_3562 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.049ns) by 0.235ns

 Physical Path Details:

      Data path THE_RESET_HANDLER/SLICE_3562 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096    R44C81B.CLK to     R44C81B.Q0 THE_RESET_HANDLER/SLICE_3562 (from clk_200_i_0)
ROUTE         1     0.090     R44C81B.Q0 to     R44C81B.M1 THE_RESET_HANDLER/trb_reset_pulse[0] (to clk_200_i_0)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R44C81B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path THE_MAIN_PLL/PLLInst_0 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     0.514 *L_R97C5.CLKOP to    R44C81B.CLK clk_200_i_0
                  --------
                    0.514   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.817ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              THE_ENDPOINT/THE_ENDPOINT/last_make_trbnet_reset  (from clk_100_i +)
   Destination:    FF         Data in        THE_RESET_HANDLER/trb_reset_pulse[0]  (to clk_200_i_0 +)

   Delay:               0.768ns  (12.5% logic, 87.5% route), 1 logic levels.

 Constraint Details:

      0.768ns physical path delay THE_ENDPOINT/THE_ENDPOINT/SLICE_3553 to THE_RESET_HANDLER/SLICE_3562 meets
     -0.049ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.049ns) by 0.817ns

 Physical Path Details:

      Data path THE_ENDPOINT/THE_ENDPOINT/SLICE_3553 to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096   R49C107B.CLK to    R49C107B.Q0 THE_ENDPOINT/THE_ENDPOINT/SLICE_3553 (from clk_100_i)
ROUTE         2     0.672    R49C107B.Q0 to     R44C81B.M0 THE_RESET_HANDLER.trb_reset_buffer (to clk_200_i_0)
                  --------
                    0.768   (12.5% logic, 87.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_GPLL_RIGHT to THE_ENDPOINT/THE_ENDPOINT/SLICE_3553:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     0.780       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OK_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOK THE_MAIN_PLL/PLLInst_0
ROUTE       999     0.514 *L_R97C5.CLKOK to   R49C107B.CLK clk_100_i
                  --------
                    1.543   (16.1% logic, 83.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 

      Destination Clock Path CLK_GPLL_RIGHT to THE_RESET_HANDLER/SLICE_3562:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.249         W1.PAD to       W1.PADDI CLK_GPLL_RIGHT
ROUTE         2     0.780       W1.PADDI to PLL_R97C5.CLKI CLK_GPLL_RIGHT_c
CLKI2OP_DE  ---     0.000 PLL_R97C5.CLKI to *L_R97C5.CLKOP THE_MAIN_PLL/PLLInst_0
ROUTE        60     0.514 *L_R97C5.CLKOP to    R44C81B.CLK clk_200_i_0
                  --------
                    1.543   (16.1% logic, 83.9% route), 2 logic levels.

PLL_R97C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 *L_R97C5.CLKFB to *97C5.CLKINTFB THE_MAIN_PLL/PLLInst_0
ROUTE         1     0.000 *97C5.CLKINTFB to *L_R97C5.CLKFB THE_MAIN_PLL/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R97C5.CLKINTFB attributes: 

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLK_GPLL_RIGHT_c"        |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "clk_100_i" 99.677813 MHz |             |             |
;                                       |     0.000 ns|     0.106 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"PID_TRIG/TDC/CG/clk_3[2]" 50.000000    |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"PID_TRIG/TDC/CG/P2Clk/CLKOP" 25.000000 |             |             |
MHz ;                                   |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "PID_TRIG/clk[3]"         |             |             |
25.000000 MHz ;                         |     0.000 ns|     0.246 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"PID_TRIG/TDC/CG/P1Clk/CLKOP"           |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"THE_MEDIA_UPLINK/ff_rxhalfclk"         |             |             |
100.000000 MHz ;                        |     0.000 ns|     0.169 ns|   1  
                                        |             |             |
FREQUENCY NET "clk_200_i_0" 199.355625  |             |             |
MHz ;                                   |     0.000 ns|     0.208 ns|   2  
                                        |             |             |
FREQUENCY PORT "CLK_GPLL_RIGHT"         |             |             |
200.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
20.000000 ns ;                          |            -|            -|   0  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/final_reset*"        |             |             |
30.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
MULTICYCLE TO CELL                      |             |             |
"THE_RESET_HANDLER/trb_reset_*"         |             |             |
20.000000 ns ;                          |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 6 clocks:

Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOP   Loads: 60
   No transfer within this clock domain is found

Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD   Loads: 2
   No transfer within this clock domain is found

Clock Domain: PID_TRIG/clk[3]   Source: PID_TRIG/TDC/CG/P2Clk/PLLInst_0.CLKOS   Loads: 20
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;
   Covered under: FREQUENCY NET "clk_200_i_0" 199.355625 MHz ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1
      Covered under: FREQUENCY NET "clk_200_i_0" 199.355625 MHz ;   Transfers: 90

   Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOK
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/trb_reset_*" 20.000000 ns ;   Transfers: 1

Clock Domain: clk_100_i   Source: THE_MAIN_PLL/PLLInst_0.CLKOK   Loads: 4481
   Covered under: FREQUENCY NET "PID_TRIG/clk[3]" 25.000000 MHz ;
   Covered under: FREQUENCY NET "THE_MEDIA_UPLINK/ff_rxhalfclk" 100.000000 MHz ;
   Covered under: FREQUENCY NET "clk_100_i" 99.677813 MHz ;
   Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;

   Data transfers from:
   Clock Domain: clk_200_i_0   Source: THE_MAIN_PLL/PLLInst_0.CLKOP
      Covered under: MULTICYCLE TO CELL "THE_RESET_HANDLER/final_reset*" 30.000000 ns ;   Transfers: 1

   Clock Domain: TRIGGER_LEFT_c   Source: TRIGGER_LEFT.PAD
      Not reported because source and destination domains are unrelated.

   Clock Domain: THE_MEDIA_UPLINK/ff_rxhalfclk   Source: THE_MEDIA_UPLINK/gen_serdes_1_200.THE_SERDES/PCSD_INST.FF_RX_H_CLK_1
      Not reported because source and destination domains are unrelated.

Clock Domain: PID_TRIG/TDC/CG/P2Clk/CLKOP   Source: PID_TRIG/TDC/CG/P2Clk/PLLInst_0.CLKOP   Loads: 1
   No transfer within this clock domain is found

Clock Domain: CLK_GPLL_RIGHT_c   Source: CLK_GPLL_RIGHT.PAD   Loads: 2
   No transfer within this clock domain is found


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 183767 paths, 32 nets, and 54834 connections (99.43% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

