{"top":"global.fft8_unroll8_split",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"}
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",65535], "min":["Int",0], "width":["Int",16]},{
            "type":["Record",[
              ["en","BitIn"],
              ["reset","BitIn"],
              ["out",["Array",16,"Bit"]],
              ["overflow","Bit"]
            ]],
            "instances":{
              "add$binop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
                "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
              },
              "and$c0":{
                "modref":"corebit.const",
                "modargs":{"value":["Bool",false]}
              },
              "and$lut$lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
              },
              "count$c0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              },
              "count$clrMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "count$enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "count$reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
              },
              "inc":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0001"]}
              },
              "max":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'hffff"]}
              },
              "resetOr$c0":{
                "modref":"corebit.const",
                "modargs":{"value":["Bool",false]}
              },
              "resetOr$lut$lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
              },
              "ult$compop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              }
            },
            "connections":[
              ["count$reg0.out","add$binop.data.in.0"],
              ["inc.out","add$binop.data.in.1"],
              ["count$enMux$mux.data.in.0","add$binop.data.out"],
              ["ult$compop.data.in.1","add$binop.data.out"],
              ["and$lut$lut.bit.in.2","and$c0.out"],
              ["ult$compop.bit.out","and$lut$lut.bit.in.0"],
              ["self.en","and$lut$lut.bit.in.1"],
              ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
              ["self.overflow","and$lut$lut.bit.out"],
              ["count$clrMux$mux.data.in.0","count$c0.out"],
              ["resetOr$lut$lut.bit.out","count$clrMux$mux.bit.in.0"],
              ["count$enMux$mux.data.out","count$clrMux$mux.data.in.1"],
              ["count$reg0.in","count$clrMux$mux.data.out"],
              ["self.en","count$enMux$mux.bit.in.0"],
              ["count$reg0.out","count$enMux$mux.data.in.1"],
              ["self.out","count$reg0.out"],
              ["ult$compop.data.in.0","max.out"],
              ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
              ["self.reset","resetOr$lut$lut.bit.in.1"]
            ]
          }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",65535], "min":["Int",0], "width":["Int",16]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",16,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U117":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U127$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005d"]}
          },
          "mul_d0__U119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U119$binop.data.out","add_all__U125$binop.data.in.0"],
          ["mul_d1__U121$binop.data.out","add_all__U125$binop.data.in.1"],
          ["add_all__U126$binop.data.in.0","add_all__U125$binop.data.out"],
          ["mul_d2__U123$binop.data.out","add_all__U126$binop.data.in.1"],
          ["add_all__U127$binop.data.in.0","add_all__U126$binop.data.out"],
          ["const_term_U124.out","add_all__U127$binop.data.in.1"],
          ["self.out","add_all__U127$binop.data.out"],
          ["mul_d0__U119$binop.data.in.0","coeff_0_U118.out"],
          ["mul_d1__U121$binop.data.in.0","coeff_1_U120.out"],
          ["mul_d2__U123$binop.data.in.0","coeff_2_U122.out"],
          ["self.d.0","mul_d0__U119$binop.data.in.1"],
          ["self.d.1","mul_d1__U121$binop.data.in.1"],
          ["self.d.2","mul_d2__U123$binop.data.in.1"]
        ]
      },
      "aff__U140":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U148$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U149$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U150$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005c"]}
          },
          "mul_d0__U142$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U144$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U146$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U142$binop.data.out","add_all__U148$binop.data.in.0"],
          ["mul_d1__U144$binop.data.out","add_all__U148$binop.data.in.1"],
          ["add_all__U149$binop.data.in.0","add_all__U148$binop.data.out"],
          ["mul_d2__U146$binop.data.out","add_all__U149$binop.data.in.1"],
          ["add_all__U150$binop.data.in.0","add_all__U149$binop.data.out"],
          ["const_term_U147.out","add_all__U150$binop.data.in.1"],
          ["self.out","add_all__U150$binop.data.out"],
          ["mul_d0__U142$binop.data.in.0","coeff_0_U141.out"],
          ["mul_d1__U144$binop.data.in.0","coeff_1_U143.out"],
          ["mul_d2__U146$binop.data.in.0","coeff_2_U145.out"],
          ["self.d.0","mul_d0__U142$binop.data.in.1"],
          ["self.d.1","mul_d1__U144$binop.data.in.1"],
          ["self.d.2","mul_d2__U146$binop.data.in.1"]
        ]
      },
      "aff__U163":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U171$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U172$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U173$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004f"]}
          },
          "mul_d0__U165$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U167$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U169$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U165$binop.data.out","add_all__U171$binop.data.in.0"],
          ["mul_d1__U167$binop.data.out","add_all__U171$binop.data.in.1"],
          ["add_all__U172$binop.data.in.0","add_all__U171$binop.data.out"],
          ["mul_d2__U169$binop.data.out","add_all__U172$binop.data.in.1"],
          ["add_all__U173$binop.data.in.0","add_all__U172$binop.data.out"],
          ["const_term_U170.out","add_all__U173$binop.data.in.1"],
          ["self.out","add_all__U173$binop.data.out"],
          ["mul_d0__U165$binop.data.in.0","coeff_0_U164.out"],
          ["mul_d1__U167$binop.data.in.0","coeff_1_U166.out"],
          ["mul_d2__U169$binop.data.in.0","coeff_2_U168.out"],
          ["self.d.0","mul_d0__U165$binop.data.in.1"],
          ["self.d.1","mul_d1__U167$binop.data.in.1"],
          ["self.d.2","mul_d2__U169$binop.data.in.1"]
        ]
      },
      "aff__U186":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004e"]}
          },
          "mul_d0__U188$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U188$binop.data.out","add_all__U194$binop.data.in.0"],
          ["mul_d1__U190$binop.data.out","add_all__U194$binop.data.in.1"],
          ["add_all__U195$binop.data.in.0","add_all__U194$binop.data.out"],
          ["mul_d2__U192$binop.data.out","add_all__U195$binop.data.in.1"],
          ["add_all__U196$binop.data.in.0","add_all__U195$binop.data.out"],
          ["const_term_U193.out","add_all__U196$binop.data.in.1"],
          ["self.out","add_all__U196$binop.data.out"],
          ["mul_d0__U188$binop.data.in.0","coeff_0_U187.out"],
          ["mul_d1__U190$binop.data.in.0","coeff_1_U189.out"],
          ["mul_d2__U192$binop.data.in.0","coeff_2_U191.out"],
          ["self.d.0","mul_d0__U188$binop.data.in.1"],
          ["self.d.1","mul_d1__U190$binop.data.in.1"],
          ["self.d.2","mul_d2__U192$binop.data.in.1"]
        ]
      },
      "aff__U209":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U217$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U218$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U219$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "mul_d0__U211$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U213$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U215$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U211$binop.data.out","add_all__U217$binop.data.in.0"],
          ["mul_d1__U213$binop.data.out","add_all__U217$binop.data.in.1"],
          ["add_all__U218$binop.data.in.0","add_all__U217$binop.data.out"],
          ["mul_d2__U215$binop.data.out","add_all__U218$binop.data.in.1"],
          ["add_all__U219$binop.data.in.0","add_all__U218$binop.data.out"],
          ["const_term_U216.out","add_all__U219$binop.data.in.1"],
          ["self.out","add_all__U219$binop.data.out"],
          ["mul_d0__U211$binop.data.in.0","coeff_0_U210.out"],
          ["mul_d1__U213$binop.data.in.0","coeff_1_U212.out"],
          ["mul_d2__U215$binop.data.in.0","coeff_2_U214.out"],
          ["self.d.0","mul_d0__U211$binop.data.in.1"],
          ["self.d.1","mul_d1__U213$binop.data.in.1"],
          ["self.d.2","mul_d2__U215$binop.data.in.1"]
        ]
      },
      "aff__U232":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U240$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U241$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U242$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "coeff_2_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "const_term_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "mul_d0__U234$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U236$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U238$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U234$binop.data.out","add_all__U240$binop.data.in.0"],
          ["mul_d1__U236$binop.data.out","add_all__U240$binop.data.in.1"],
          ["add_all__U241$binop.data.in.0","add_all__U240$binop.data.out"],
          ["mul_d2__U238$binop.data.out","add_all__U241$binop.data.in.1"],
          ["add_all__U242$binop.data.in.0","add_all__U241$binop.data.out"],
          ["const_term_U239.out","add_all__U242$binop.data.in.1"],
          ["self.out","add_all__U242$binop.data.out"],
          ["mul_d0__U234$binop.data.in.0","coeff_0_U233.out"],
          ["mul_d1__U236$binop.data.in.0","coeff_1_U235.out"],
          ["mul_d2__U238$binop.data.in.0","coeff_2_U237.out"],
          ["self.d.0","mul_d0__U234$binop.data.in.1"],
          ["self.d.1","mul_d1__U236$binop.data.in.1"],
          ["self.d.2","mul_d2__U238$binop.data.in.1"]
        ]
      },
      "aff__U94":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U102$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U103$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U104$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U95":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "coeff_2_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h006a"]}
          },
          "mul_d0__U96$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U98$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U100$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U96$binop.data.out","add_all__U102$binop.data.in.0"],
          ["mul_d1__U98$binop.data.out","add_all__U102$binop.data.in.1"],
          ["add_all__U103$binop.data.in.0","add_all__U102$binop.data.out"],
          ["mul_d2__U100$binop.data.out","add_all__U103$binop.data.in.1"],
          ["add_all__U104$binop.data.in.0","add_all__U103$binop.data.out"],
          ["const_term_U101.out","add_all__U104$binop.data.in.1"],
          ["self.out","add_all__U104$binop.data.out"],
          ["mul_d0__U96$binop.data.in.0","coeff_0_U95.out"],
          ["mul_d1__U98$binop.data.in.0","coeff_1_U97.out"],
          ["mul_d2__U100$binop.data.in.0","coeff_2_U99.out"],
          ["self.d.0","mul_d0__U96$binop.data.in.1"],
          ["self.d.1","mul_d1__U98$binop.data.in.1"],
          ["self.d.2","mul_d2__U100$binop.data.in.1"]
        ]
      },
      "affine_controller__U116":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U127$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005d"]}
          },
          "affine_func$mul_d0__U119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U130$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U130$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U131$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U131$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U132$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U132$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U128.out"],
          ["d_1_inc$binop.data.in.1","_U1281.out"],
          ["d_2_inc$binop.data.in.1","_U1282.out"],
          ["cmp_time$compop.data.in.1","_U129.out"],
          ["affine_func$mul_d0__U119$binop.data.out","affine_func$add_all__U125$binop.data.in.0"],
          ["affine_func$mul_d1__U121$binop.data.out","affine_func$add_all__U125$binop.data.in.1"],
          ["affine_func$add_all__U126$binop.data.in.0","affine_func$add_all__U125$binop.data.out"],
          ["affine_func$mul_d2__U123$binop.data.out","affine_func$add_all__U126$binop.data.in.1"],
          ["affine_func$add_all__U127$binop.data.in.0","affine_func$add_all__U126$binop.data.out"],
          ["affine_func$const_term_U124.out","affine_func$add_all__U127$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U127$binop.data.out"],
          ["affine_func$mul_d0__U119$binop.data.in.0","affine_func$coeff_0_U118.out"],
          ["affine_func$mul_d1__U121$binop.data.in.0","affine_func$coeff_1_U120.out"],
          ["affine_func$mul_d2__U123$binop.data.in.0","affine_func$coeff_2_U122.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U119$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U121$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U123$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U130$lut$lut.bit.in.2","d_0_am__U130$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U130$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U130$lut$lut.bit.in.1"],
          ["d_0_am__U131$lut$lut.bit.in.0","d_0_am__U130$lut$lut.bit.out"],
          ["d_0_am__U131$lut$lut.bit.in.2","d_0_am__U131$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U131$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U131$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U132$lut$lut.bit.in.2","d_1_am__U132$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U132$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U132$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U132$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U139":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U148$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U149$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U150$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005c"]}
          },
          "affine_func$mul_d0__U142$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U144$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U146$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U153$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U153$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U154$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U154$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U155$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U155$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U151.out"],
          ["d_1_inc$binop.data.in.1","_U1511.out"],
          ["d_2_inc$binop.data.in.1","_U1512.out"],
          ["cmp_time$compop.data.in.1","_U152.out"],
          ["affine_func$mul_d0__U142$binop.data.out","affine_func$add_all__U148$binop.data.in.0"],
          ["affine_func$mul_d1__U144$binop.data.out","affine_func$add_all__U148$binop.data.in.1"],
          ["affine_func$add_all__U149$binop.data.in.0","affine_func$add_all__U148$binop.data.out"],
          ["affine_func$mul_d2__U146$binop.data.out","affine_func$add_all__U149$binop.data.in.1"],
          ["affine_func$add_all__U150$binop.data.in.0","affine_func$add_all__U149$binop.data.out"],
          ["affine_func$const_term_U147.out","affine_func$add_all__U150$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U150$binop.data.out"],
          ["affine_func$mul_d0__U142$binop.data.in.0","affine_func$coeff_0_U141.out"],
          ["affine_func$mul_d1__U144$binop.data.in.0","affine_func$coeff_1_U143.out"],
          ["affine_func$mul_d2__U146$binop.data.in.0","affine_func$coeff_2_U145.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U142$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U144$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U146$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U153$lut$lut.bit.in.2","d_0_am__U153$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U153$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U153$lut$lut.bit.in.1"],
          ["d_0_am__U154$lut$lut.bit.in.0","d_0_am__U153$lut$lut.bit.out"],
          ["d_0_am__U154$lut$lut.bit.in.2","d_0_am__U154$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U154$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U154$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U155$lut$lut.bit.in.2","d_1_am__U155$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U155$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U155$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U155$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U162":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U171$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U172$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U173$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004f"]}
          },
          "affine_func$mul_d0__U165$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U167$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U169$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U176$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U176$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U177$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U177$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U178$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U178$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U174.out"],
          ["d_1_inc$binop.data.in.1","_U1741.out"],
          ["d_2_inc$binop.data.in.1","_U1742.out"],
          ["cmp_time$compop.data.in.1","_U175.out"],
          ["affine_func$mul_d0__U165$binop.data.out","affine_func$add_all__U171$binop.data.in.0"],
          ["affine_func$mul_d1__U167$binop.data.out","affine_func$add_all__U171$binop.data.in.1"],
          ["affine_func$add_all__U172$binop.data.in.0","affine_func$add_all__U171$binop.data.out"],
          ["affine_func$mul_d2__U169$binop.data.out","affine_func$add_all__U172$binop.data.in.1"],
          ["affine_func$add_all__U173$binop.data.in.0","affine_func$add_all__U172$binop.data.out"],
          ["affine_func$const_term_U170.out","affine_func$add_all__U173$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U173$binop.data.out"],
          ["affine_func$mul_d0__U165$binop.data.in.0","affine_func$coeff_0_U164.out"],
          ["affine_func$mul_d1__U167$binop.data.in.0","affine_func$coeff_1_U166.out"],
          ["affine_func$mul_d2__U169$binop.data.in.0","affine_func$coeff_2_U168.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U165$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U167$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U169$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U176$lut$lut.bit.in.2","d_0_am__U176$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U176$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U176$lut$lut.bit.in.1"],
          ["d_0_am__U177$lut$lut.bit.in.0","d_0_am__U176$lut$lut.bit.out"],
          ["d_0_am__U177$lut$lut.bit.in.2","d_0_am__U177$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U177$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U177$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U178$lut$lut.bit.in.2","d_1_am__U178$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U178$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U178$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U178$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U185":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004e"]}
          },
          "affine_func$mul_d0__U188$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U199$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U199$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U200$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U200$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U201$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U201$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U197.out"],
          ["d_1_inc$binop.data.in.1","_U1971.out"],
          ["d_2_inc$binop.data.in.1","_U1972.out"],
          ["cmp_time$compop.data.in.1","_U198.out"],
          ["affine_func$mul_d0__U188$binop.data.out","affine_func$add_all__U194$binop.data.in.0"],
          ["affine_func$mul_d1__U190$binop.data.out","affine_func$add_all__U194$binop.data.in.1"],
          ["affine_func$add_all__U195$binop.data.in.0","affine_func$add_all__U194$binop.data.out"],
          ["affine_func$mul_d2__U192$binop.data.out","affine_func$add_all__U195$binop.data.in.1"],
          ["affine_func$add_all__U196$binop.data.in.0","affine_func$add_all__U195$binop.data.out"],
          ["affine_func$const_term_U193.out","affine_func$add_all__U196$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U196$binop.data.out"],
          ["affine_func$mul_d0__U188$binop.data.in.0","affine_func$coeff_0_U187.out"],
          ["affine_func$mul_d1__U190$binop.data.in.0","affine_func$coeff_1_U189.out"],
          ["affine_func$mul_d2__U192$binop.data.in.0","affine_func$coeff_2_U191.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U188$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U190$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U192$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U199$lut$lut.bit.in.2","d_0_am__U199$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U199$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U199$lut$lut.bit.in.1"],
          ["d_0_am__U200$lut$lut.bit.in.0","d_0_am__U199$lut$lut.bit.out"],
          ["d_0_am__U200$lut$lut.bit.in.2","d_0_am__U200$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U200$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U200$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U201$lut$lut.bit.in.2","d_1_am__U201$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U201$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U201$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U201$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U208":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U217$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U218$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U219$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "affine_func$mul_d0__U211$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U213$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U215$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U222$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U222$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U223$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U223$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U224$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U224$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U220.out"],
          ["d_1_inc$binop.data.in.1","_U2201.out"],
          ["d_2_inc$binop.data.in.1","_U2202.out"],
          ["cmp_time$compop.data.in.1","_U221.out"],
          ["affine_func$mul_d0__U211$binop.data.out","affine_func$add_all__U217$binop.data.in.0"],
          ["affine_func$mul_d1__U213$binop.data.out","affine_func$add_all__U217$binop.data.in.1"],
          ["affine_func$add_all__U218$binop.data.in.0","affine_func$add_all__U217$binop.data.out"],
          ["affine_func$mul_d2__U215$binop.data.out","affine_func$add_all__U218$binop.data.in.1"],
          ["affine_func$add_all__U219$binop.data.in.0","affine_func$add_all__U218$binop.data.out"],
          ["affine_func$const_term_U216.out","affine_func$add_all__U219$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U219$binop.data.out"],
          ["affine_func$mul_d0__U211$binop.data.in.0","affine_func$coeff_0_U210.out"],
          ["affine_func$mul_d1__U213$binop.data.in.0","affine_func$coeff_1_U212.out"],
          ["affine_func$mul_d2__U215$binop.data.in.0","affine_func$coeff_2_U214.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U211$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U213$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U215$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U222$lut$lut.bit.in.2","d_0_am__U222$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U222$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U222$lut$lut.bit.in.1"],
          ["d_0_am__U223$lut$lut.bit.in.0","d_0_am__U222$lut$lut.bit.out"],
          ["d_0_am__U223$lut$lut.bit.in.2","d_0_am__U223$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U223$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U223$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U224$lut$lut.bit.in.2","d_1_am__U224$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U224$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U224$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U224$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U231":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U2432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U240$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U241$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U242$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "affine_func$coeff_2_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "affine_func$const_term_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$mul_d0__U234$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U236$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U238$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U245$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U245$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U246$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U246$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U247$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U247$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U243.out"],
          ["d_1_inc$binop.data.in.1","_U2431.out"],
          ["d_2_inc$binop.data.in.1","_U2432.out"],
          ["cmp_time$compop.data.in.1","_U244.out"],
          ["affine_func$mul_d0__U234$binop.data.out","affine_func$add_all__U240$binop.data.in.0"],
          ["affine_func$mul_d1__U236$binop.data.out","affine_func$add_all__U240$binop.data.in.1"],
          ["affine_func$add_all__U241$binop.data.in.0","affine_func$add_all__U240$binop.data.out"],
          ["affine_func$mul_d2__U238$binop.data.out","affine_func$add_all__U241$binop.data.in.1"],
          ["affine_func$add_all__U242$binop.data.in.0","affine_func$add_all__U241$binop.data.out"],
          ["affine_func$const_term_U239.out","affine_func$add_all__U242$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U242$binop.data.out"],
          ["affine_func$mul_d0__U234$binop.data.in.0","affine_func$coeff_0_U233.out"],
          ["affine_func$mul_d1__U236$binop.data.in.0","affine_func$coeff_1_U235.out"],
          ["affine_func$mul_d2__U238$binop.data.in.0","affine_func$coeff_2_U237.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U234$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U236$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U238$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U245$lut$lut.bit.in.2","d_0_am__U245$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U245$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U245$lut$lut.bit.in.1"],
          ["d_0_am__U246$lut$lut.bit.in.0","d_0_am__U245$lut$lut.bit.out"],
          ["d_0_am__U246$lut$lut.bit.in.2","d_0_am__U246$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U246$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U246$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U247$lut$lut.bit.in.2","d_1_am__U247$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U247$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U247$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U247$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U93":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U1052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U102$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U103$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U104$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U95":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "affine_func$coeff_2_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h006a"]}
          },
          "affine_func$mul_d0__U96$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U98$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U100$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U107$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U107$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U108$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U108$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U109$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U109$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U105.out"],
          ["d_1_inc$binop.data.in.1","_U1051.out"],
          ["d_2_inc$binop.data.in.1","_U1052.out"],
          ["cmp_time$compop.data.in.1","_U106.out"],
          ["affine_func$mul_d0__U96$binop.data.out","affine_func$add_all__U102$binop.data.in.0"],
          ["affine_func$mul_d1__U98$binop.data.out","affine_func$add_all__U102$binop.data.in.1"],
          ["affine_func$add_all__U103$binop.data.in.0","affine_func$add_all__U102$binop.data.out"],
          ["affine_func$mul_d2__U100$binop.data.out","affine_func$add_all__U103$binop.data.in.1"],
          ["affine_func$add_all__U104$binop.data.in.0","affine_func$add_all__U103$binop.data.out"],
          ["affine_func$const_term_U101.out","affine_func$add_all__U104$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U104$binop.data.out"],
          ["affine_func$mul_d0__U96$binop.data.in.0","affine_func$coeff_0_U95.out"],
          ["affine_func$mul_d1__U98$binop.data.in.0","affine_func$coeff_1_U97.out"],
          ["affine_func$mul_d2__U100$binop.data.in.0","affine_func$coeff_2_U99.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U96$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U98$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U100$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U107$lut$lut.bit.in.2","d_0_am__U107$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U107$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U107$lut$lut.bit.in.1"],
          ["d_0_am__U108$lut$lut.bit.in.0","d_0_am__U107$lut$lut.bit.out"],
          ["d_0_am__U108$lut$lut.bit.in.2","d_0_am__U108$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U108$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U108$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U109$lut$lut.bit.in.2","d_1_am__U109$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U109$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U109$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U109$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "cu_op_hcompute_f3_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_0_stencil_op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U10$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U11$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U12$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U13$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U8$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U9$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["add_all__U9$binop.data.out","add_all__U10$binop.data.in.0"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U10$binop.data.in.1"],
          ["add_all__U11$binop.data.in.0","add_all__U10$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U11$binop.data.in.1"],
          ["add_all__U12$binop.data.in.0","add_all__U11$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U12$binop.data.in.1"],
          ["add_all__U13$binop.data.in.0","add_all__U12$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U13$binop.data.in.1"],
          ["self.f3_0_stencil_op_hcompute_f3_0_stencil_write.0","add_all__U13$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.0","add_all__U7$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.1","add_all__U7$binop.data.in.1"],
          ["add_all__U8$binop.data.in.0","add_all__U7$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.2","add_all__U8$binop.data.in.1"],
          ["add_all__U9$binop.data.in.0","add_all__U8$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_0_stencil_read.3","add_all__U9$binop.data.in.1"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f3_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U1$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U0$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U0$binop.data.in.1"],
          ["add_all__U1$binop.data.in.0","add_all__U0$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U1$binop.data.in.1"],
          ["add_all__U2$binop.data.in.0","add_all__U1$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U2$binop.data.in.1"],
          ["add_all__U3$binop.data.in.0","add_all__U2$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.0","add_all__U3$binop.data.in.1"],
          ["add_all__U4$binop.data.in.0","add_all__U3$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.1","add_all__U4$binop.data.in.1"],
          ["add_all__U5$binop.data.in.0","add_all__U4$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.2","add_all__U5$binop.data.in.1"],
          ["add_all__U6$binop.data.in.0","add_all__U5$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f3_1_stencil_read.3","add_all__U6$binop.data.in.1"],
          ["self.f3_1_stencil_op_hcompute_f3_1_stencil_write.0","add_all__U6$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_0_stencil_op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U15$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U16$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U17$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U18$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U15$binop.data.in.0"],
          ["self.f3_0_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U15$binop.data.in.1"],
          ["add_all__U16$binop.data.in.0","add_all__U15$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U16$binop.data.in.1"],
          ["add_all__U17$binop.data.in.0","add_all__U16$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U17$binop.data.in.1"],
          ["add_all__U18$binop.data.in.0","add_all__U17$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.0","add_all__U18$binop.data.in.1"],
          ["add_all__U19$binop.data.in.0","add_all__U18$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.1","add_all__U19$binop.data.in.1"],
          ["add_all__U20$binop.data.in.0","add_all__U19$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.2","add_all__U20$binop.data.in.1"],
          ["add_all__U21$binop.data.in.0","add_all__U20$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_0_stencil_read.3","add_all__U21$binop.data.in.1"],
          ["self.f4_0_stencil_op_hcompute_f4_0_stencil_write.0","add_all__U21$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f4_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f3_0_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f3_1_stencil_op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U42$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U36$binop.data.in.0"],
          ["self.f3_0_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U36$binop.data.in.1"],
          ["add_all__U37$binop.data.in.0","add_all__U36$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U37$binop.data.in.1"],
          ["add_all__U38$binop.data.in.0","add_all__U37$binop.data.out"],
          ["self.f3_1_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U38$binop.data.in.1"],
          ["add_all__U39$binop.data.in.0","add_all__U38$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.0","add_all__U39$binop.data.in.1"],
          ["add_all__U40$binop.data.in.0","add_all__U39$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.1","add_all__U40$binop.data.in.1"],
          ["add_all__U41$binop.data.in.0","add_all__U40$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.2","add_all__U41$binop.data.in.1"],
          ["add_all__U42$binop.data.in.0","add_all__U41$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f4_1_stencil_read.3","add_all__U42$binop.data.in.1"],
          ["self.f4_1_stencil_op_hcompute_f4_1_stencil_write.0","add_all__U42$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_0_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_0_stencil_op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U32$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U33$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U34$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U35$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U29$binop.data.in.0"],
          ["self.f4_0_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U29$binop.data.in.1"],
          ["add_all__U30$binop.data.in.0","add_all__U29$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U30$binop.data.in.1"],
          ["add_all__U31$binop.data.in.0","add_all__U30$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U31$binop.data.in.1"],
          ["add_all__U32$binop.data.in.0","add_all__U31$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.0","add_all__U32$binop.data.in.1"],
          ["add_all__U33$binop.data.in.0","add_all__U32$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.1","add_all__U33$binop.data.in.1"],
          ["add_all__U34$binop.data.in.0","add_all__U33$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.2","add_all__U34$binop.data.in.1"],
          ["add_all__U35$binop.data.in.0","add_all__U34$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_0_stencil_read.3","add_all__U35$binop.data.in.1"],
          ["self.f5_0_stencil_op_hcompute_f5_0_stencil_write.0","add_all__U35$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_f5_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]],
          ["f4_0_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["f4_1_stencil_op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U22$binop.data.in.0"],
          ["self.f4_0_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U22$binop.data.in.1"],
          ["add_all__U23$binop.data.in.0","add_all__U22$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U23$binop.data.in.1"],
          ["add_all__U24$binop.data.in.0","add_all__U23$binop.data.out"],
          ["self.f4_1_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U24$binop.data.in.1"],
          ["add_all__U25$binop.data.in.0","add_all__U24$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.0","add_all__U25$binop.data.in.1"],
          ["add_all__U26$binop.data.in.0","add_all__U25$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.1","add_all__U26$binop.data.in.1"],
          ["add_all__U27$binop.data.in.0","add_all__U26$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.2","add_all__U27$binop.data.in.1"],
          ["add_all__U28$binop.data.in.0","add_all__U27$binop.data.out"],
          ["self.hw_twi_global_wrapper_stencil_op_hcompute_f5_1_stencil_read.3","add_all__U28$binop.data.in.1"],
          ["self.f5_1_stencil_op_hcompute_f5_1_stencil_write.0","add_all__U28$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]],
          ["f5_0_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["f5_1_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "add_all__U14$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["self.f5_0_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U14$binop.data.in.0"],
          ["self.f5_1_stencil_op_hcompute_hw_output_stencil_read.0","add_all__U14$binop.data.in.1"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","add_all__U14$binop.data.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read.0","self.hw_twi_global_wrapper_stencil_op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "f3_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f3_0_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_0_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f3_0_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f3_0_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f3_0_stencil_write.0"],
          ["ub_f3_0_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_0_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_0_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_0_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_0_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f3_0_stencil_BANK_0_garnet.clk_en","ub_f3_0_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_0_garnet.rst_n","ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_1_garnet.clk_en","ub_f3_0_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_1_garnet.rst_n","ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_2_garnet.clk_en","ub_f3_0_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_2_garnet.rst_n","ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_3_garnet.clk_en","ub_f3_0_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_0_stencil_BANK_3_garnet.rst_n","ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f3_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f3_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f4_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f3_1_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U47"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U48"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f3_1_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f3_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f3_1_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f3_1_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f3_1_stencil_write.0"],
          ["ub_f3_1_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_f3_1_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_f3_1_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_f3_1_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_f3_1_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f3_1_stencil_BANK_0_garnet.clk_en","ub_f3_1_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_0_garnet.rst_n","ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_1_garnet.clk_en","ub_f3_1_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_1_garnet.rst_n","ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_2_garnet.clk_en","ub_f3_1_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_2_garnet.rst_n","ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_3_garnet.clk_en","ub_f3_1_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_f3_1_stencil_BANK_3_garnet.rst_n","ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f4_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f4_0_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U53"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_0_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U54"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f4_0_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f4_0_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f4_0_stencil_write.0"],
          ["ub_f4_0_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_0_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_0_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_0_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_0_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f4_0_stencil_BANK_0_garnet.clk_en","ub_f4_0_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_0_garnet.rst_n","ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_1_garnet.clk_en","ub_f4_0_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_1_garnet.rst_n","ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_2_garnet.clk_en","ub_f4_0_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_2_garnet.rst_n","ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_3_garnet.clk_en","ub_f4_0_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_0_stencil_BANK_3_garnet.rst_n","ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f4_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f4_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f4_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_f5_0_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",2,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f4_1_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_f4_1_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f4_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f4_1_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_f4_1_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_f4_1_stencil_write.0"],
          ["ub_f4_1_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_f4_1_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_f4_1_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_f4_1_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_f4_1_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_f4_1_stencil_BANK_0_garnet.clk_en","ub_f4_1_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_0_garnet.rst_n","ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_1_garnet.clk_en","ub_f4_1_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_1_garnet.rst_n","ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_2_garnet.clk_en","ub_f4_1_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_2_garnet.rst_n","ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_3_garnet.clk_en","ub_f4_1_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_f4_1_stencil_BANK_3_garnet.rst_n","ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f5_0_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_0_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_0_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_0_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U59"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f5_0_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f5_0_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f5_0_stencil_write.0"],
          ["ub_f5_0_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_0_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f5_0_stencil_BANK_0_garnet.clk_en","ub_f5_0_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_f5_0_stencil_BANK_0_garnet.rst_n","ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "f5_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f5_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_f5_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "instances":{
          "ub_f5_1_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_f5_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U60"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_f5_1_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_f5_1_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_f5_1_stencil_write.0"],
          ["ub_f5_1_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_hw_output_stencil_read.0"],
          ["ub_f5_1_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_f5_1_stencil_BANK_0_garnet.clk_en","ub_f5_1_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_f5_1_stencil_BANK_0_garnet.rst_n","ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "fft8_unroll8_split":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_en","Bit"],
          ["hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "f3_0_stencil$ub_f3_0_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U43"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U44"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U45"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U46"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U47"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U48"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U49"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U50"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U51"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U52"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U53"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U54"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U55"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U56"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U57"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U58"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U59"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U60"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"write_data_starting_addr":[0],"write_data_stride":[1,4]},"regfile2out_0":{"cycle_starting_addr":[106],"cycle_stride":[1,8],"dimensionality":2,"extent":[8,2],"read_data_starting_addr":[0],"read_data_stride":[1,0]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U65"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U66"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U79"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U80"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U81"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U82"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U77"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U78"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_f3_0_stencil$add_all__U10$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U11$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U12$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U13$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U7$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U8$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil$add_all__U9$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U243":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U2431":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U2432":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$_U244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U240$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U241$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U242$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_0_U233":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_1_U235":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_2_U237":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$const_term_U239":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U234$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U236$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U238$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_0_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil$add_all__U0$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U1$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U2$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U3$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U4$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U5$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil$add_all__U6$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U2201":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U2202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U217$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U218$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U219$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_0_U210":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_1_U212":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_2_U214":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$const_term_U216":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0041"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U211$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U213$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U215$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f3_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil$add_all__U15$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U16$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U17$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U18$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U19$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U20$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil$add_all__U21$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U197":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U1971":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U1972":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U194$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U195$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U196$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_0_U187":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_1_U189":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_2_U191":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$const_term_U193":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004e"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U188$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U190$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U192$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_0_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil$add_all__U36$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U37$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U38$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U39$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U40$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U41$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil$add_all__U42$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U1741":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U1742":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$_U175":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U171$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U172$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U173$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_0_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_1_U166":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_2_U168":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$const_term_U170":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h004f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U165$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U167$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U169$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f4_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil$add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U32$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U33$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U34$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil$add_all__U35$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U151":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U1511":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U1512":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$_U152":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U148$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U149$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U150$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_0_U141":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_1_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_2_U145":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$const_term_U147":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005c"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U142$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U144$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U146$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_0_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil$add_all__U22$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U24$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U26$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil$add_all__U28$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U128":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U1281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U1282":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$_U129":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U125$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U126$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U127$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_0_U118":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_1_U120":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_2_U122":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$const_term_U124":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h005d"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U119$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U121$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U123$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0003"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_f5_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil$add_all__U14$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U105":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U1051":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U1052":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U102$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U103$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U104$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0_U95":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1_U97":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2_U99":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$const_term_U101":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h006a"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U96$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U98$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U100$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0007"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U13$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U15$binop.data.in.0","f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_0_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U13$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U15$binop.data.in.1","f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_1_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U13$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U36$binop.data.in.0","f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_2_garnet.flush"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.clk_en","f3_0_stencil$ub_f3_0_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.rst_n","f3_0_stencil$ub_f3_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil$add_all__U13$binop.data.out","f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U36$binop.data.in.1","f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_0_stencil$ub_f3_0_stencil_BANK_3_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U6$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U16$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_0_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U6$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U17$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_1_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U6$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U37$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_2_garnet.flush"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.clk_en","f3_1_stencil$ub_f3_1_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.rst_n","f3_1_stencil$ub_f3_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil$add_all__U6$binop.data.out","f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U38$binop.data.in.1","f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f3_1_stencil$ub_f3_1_stencil_BANK_3_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U21$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U29$binop.data.in.0","f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_0_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U21$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U29$binop.data.in.1","f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_1_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U21$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U22$binop.data.in.0","f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_2_garnet.flush"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.clk_en","f4_0_stencil$ub_f4_0_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.rst_n","f4_0_stencil$ub_f4_0_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil$add_all__U21$binop.data.out","f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U22$binop.data.in.1","f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_0_stencil$ub_f4_0_stencil_BANK_3_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U42$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U30$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_0_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U42$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U31$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_1_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U42$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U23$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_2_garnet.flush"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.clk_en","f4_1_stencil$ub_f4_1_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.rst_n","f4_1_stencil$ub_f4_1_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil$add_all__U42$binop.data.out","f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U24$binop.data.in.1","f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","f4_1_stencil$ub_f4_1_stencil_BANK_3_garnet.flush"],
          ["f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.clk_en","f5_0_stencil$ub_f5_0_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.rst_n","f5_0_stencil$ub_f5_0_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil$add_all__U35$binop.data.out","f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_hw_output_stencil$add_all__U14$binop.data.in.0","f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f5_0_stencil$ub_f5_0_stencil_BANK_0_garnet.flush"],
          ["f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.clk_en","f5_1_stencil$ub_f5_1_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.rst_n","f5_1_stencil$ub_f5_1_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil$add_all__U28$binop.data.out","f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_hw_output_stencil$add_all__U14$binop.data.in.1","f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","f5_1_stencil$ub_f5_1_stencil_BANK_0_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U7$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U8$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_1_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U0$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_2_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U1$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_3_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U7$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_4_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U9$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_5_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U0$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_6_garnet.flush"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst.bit.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.rst_n","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U2$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_7_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U10$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U26$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U28$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U11$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U13$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U3$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U5$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U18$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U39$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U41$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0"],
          ["op_hcompute_f3_0_stencil$add_all__U12$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U33$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U35$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U25$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_in_pond_0"],
          ["op_hcompute_f5_1_stencil$add_all__U27$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U4$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0"],
          ["op_hcompute_f3_1_stencil$add_all__U6$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U19$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0"],
          ["op_hcompute_f4_0_stencil$add_all__U21$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U40$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0"],
          ["op_hcompute_f4_1_stencil$add_all__U42$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U32$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.flush"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.rst_n","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const1_lutcnst.bit.out"],
          ["hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.clk_en","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_twi_stencil_op_hcompute_hw_twi_global_wrapper_stencil_read_0.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_in_pond_0"],
          ["op_hcompute_f5_0_stencil$add_all__U34$binop.data.in.1","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_out_pond_0"],
          ["io1in_reset.out","hw_twi_global_wrapper_stencil$ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.flush"],
          ["op_hcompute_hw_output_stencil$add_all__U14$binop.data.out","io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out","io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_f3_0_stencil$add_all__U9$binop.data.out","op_hcompute_f3_0_stencil$add_all__U10$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil$add_all__U11$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U10$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U12$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U11$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U13$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U12$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U8$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U7$binop.data.out"],
          ["op_hcompute_f3_0_stencil$add_all__U9$binop.data.in.0","op_hcompute_f3_0_stencil$add_all__U8$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U243.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U2431.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U2432.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f3_0_stencil_port_controller$_U244.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U234$binop.data.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U240$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U236$binop.data.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U240$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U241$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U240$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U238$binop.data.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U241$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U242$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U241$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$const_term_U239.out","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U242$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$add_all__U242$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U234$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_0_U233.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U236$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_1_U235.out"],
          ["op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U238$binop.data.in.0","op_hcompute_f3_0_stencil_port_controller$affine_func$coeff_2_U237.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d0__U234$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d1__U236$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$affine_func$mul_d2__U238$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f3_0_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$inc.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f3_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f3_0_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f3_0_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$lut$lut.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$lut$lut.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_am__U245$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_am__U246$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_max.out","op_hcompute_f3_0_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f3_0_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f3_0_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$lut$lut.bit.in.2","op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$lut$lut.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$lut$lut.bit.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_am__U247$lut$lut.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_max.out","op_hcompute_f3_0_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f3_0_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f3_0_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_max.out","op_hcompute_f3_0_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f3_0_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f3_0_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f3_0_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_0_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f3_0_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U1$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U0$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U2$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U1$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U3$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U2$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U4$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U3$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U5$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U4$binop.data.out"],
          ["op_hcompute_f3_1_stencil$add_all__U6$binop.data.in.0","op_hcompute_f3_1_stencil$add_all__U5$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U220.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U2201.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U2202.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f3_1_stencil_port_controller$_U221.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U211$binop.data.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U217$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U213$binop.data.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U217$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U218$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U217$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U215$binop.data.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U218$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U219$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U218$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$const_term_U216.out","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U219$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$add_all__U219$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U211$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_0_U210.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U213$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_1_U212.out"],
          ["op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U215$binop.data.in.0","op_hcompute_f3_1_stencil_port_controller$affine_func$coeff_2_U214.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d0__U211$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d1__U213$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$affine_func$mul_d2__U215$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f3_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f3_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f3_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f3_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$lut$lut.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$lut$lut.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_am__U222$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_am__U223$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_max.out","op_hcompute_f3_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f3_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f3_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$lut$lut.bit.in.2","op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$c0_lutcnst.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$lut$lut.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$lut$lut.bit.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_am__U224$lut$lut.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_max.out","op_hcompute_f3_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f3_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f3_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_max.out","op_hcompute_f3_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f3_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f3_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f3_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f3_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f3_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U16$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U15$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U17$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U16$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U18$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U17$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U19$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U18$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U20$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U19$binop.data.out"],
          ["op_hcompute_f4_0_stencil$add_all__U21$binop.data.in.0","op_hcompute_f4_0_stencil$add_all__U20$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U197.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U1971.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U1972.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f4_0_stencil_port_controller$_U198.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U188$binop.data.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U194$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U190$binop.data.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U194$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U195$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U194$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U192$binop.data.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U195$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U196$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U195$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$const_term_U193.out","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U196$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$add_all__U196$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U188$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_0_U187.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U190$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_1_U189.out"],
          ["op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U192$binop.data.in.0","op_hcompute_f4_0_stencil_port_controller$affine_func$coeff_2_U191.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d0__U188$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d1__U190$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$affine_func$mul_d2__U192$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f4_0_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$inc.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f4_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f4_0_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f4_0_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$lut$lut.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$lut$lut.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_am__U199$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_am__U200$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_max.out","op_hcompute_f4_0_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f4_0_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f4_0_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$lut$lut.bit.in.2","op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$lut$lut.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$lut$lut.bit.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_am__U201$lut$lut.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_max.out","op_hcompute_f4_0_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f4_0_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f4_0_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_max.out","op_hcompute_f4_0_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f4_0_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f4_0_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f4_0_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_0_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f4_0_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U37$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U36$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U38$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U37$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U39$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U38$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U40$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U39$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U41$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U40$binop.data.out"],
          ["op_hcompute_f4_1_stencil$add_all__U42$binop.data.in.0","op_hcompute_f4_1_stencil$add_all__U41$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U174.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U1741.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U1742.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f4_1_stencil_port_controller$_U175.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U165$binop.data.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U171$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U167$binop.data.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U171$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U172$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U171$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U169$binop.data.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U172$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U173$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U172$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$const_term_U170.out","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U173$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$add_all__U173$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U165$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_0_U164.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U167$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_1_U166.out"],
          ["op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U169$binop.data.in.0","op_hcompute_f4_1_stencil_port_controller$affine_func$coeff_2_U168.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d0__U165$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d1__U167$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$affine_func$mul_d2__U169$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f4_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f4_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f4_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f4_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$lut$lut.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$lut$lut.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_am__U176$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_am__U177$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_max.out","op_hcompute_f4_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f4_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f4_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$lut$lut.bit.in.2","op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$c0_lutcnst.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$lut$lut.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$lut$lut.bit.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_am__U178$lut$lut.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_max.out","op_hcompute_f4_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f4_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f4_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_max.out","op_hcompute_f4_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f4_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f4_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f4_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f4_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f4_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U30$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U29$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U31$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U30$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U32$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U31$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U33$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U32$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U34$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U33$binop.data.out"],
          ["op_hcompute_f5_0_stencil$add_all__U35$binop.data.in.0","op_hcompute_f5_0_stencil$add_all__U34$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U151.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U1511.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U1512.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f5_0_stencil_port_controller$_U152.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U142$binop.data.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U148$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U144$binop.data.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U148$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U149$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U148$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U146$binop.data.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U149$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U150$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U149$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$const_term_U147.out","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U150$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$add_all__U150$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U142$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_0_U141.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U144$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_1_U143.out"],
          ["op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U146$binop.data.in.0","op_hcompute_f5_0_stencil_port_controller$affine_func$coeff_2_U145.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d0__U142$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d1__U144$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$affine_func$mul_d2__U146$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f5_0_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$inc.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f5_0_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f5_0_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f5_0_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$lut$lut.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$lut$lut.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_am__U153$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_am__U154$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_max.out","op_hcompute_f5_0_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f5_0_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f5_0_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$lut$lut.bit.in.2","op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$lut$lut.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$lut$lut.bit.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_am__U155$lut$lut.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_max.out","op_hcompute_f5_0_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f5_0_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f5_0_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_max.out","op_hcompute_f5_0_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f5_0_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f5_0_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f5_0_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_0_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f5_0_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U23$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U22$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U24$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U23$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U25$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U24$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U26$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U25$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U27$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U26$binop.data.out"],
          ["op_hcompute_f5_1_stencil$add_all__U28$binop.data.in.0","op_hcompute_f5_1_stencil$add_all__U27$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U128.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U1281.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U1282.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_f5_1_stencil_port_controller$_U129.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U119$binop.data.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U125$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U121$binop.data.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U125$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U126$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U125$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U123$binop.data.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U126$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U127$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U126$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$const_term_U124.out","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U127$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$add_all__U127$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U119$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_0_U118.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U121$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_1_U120.out"],
          ["op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U123$binop.data.in.0","op_hcompute_f5_1_stencil_port_controller$affine_func$coeff_2_U122.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d0__U119$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d1__U121$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$affine_func$mul_d2__U123$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_f5_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_f5_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_f5_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_f5_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$lut$lut.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$lut$lut.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_am__U130$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_am__U131$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_max.out","op_hcompute_f5_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_f5_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_f5_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$lut$lut.bit.in.2","op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$c0_lutcnst.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$lut$lut.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$lut$lut.bit.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_am__U132$lut$lut.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_max.out","op_hcompute_f5_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_f5_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_f5_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_max.out","op_hcompute_f5_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_f5_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_f5_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_f5_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_f5_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_f5_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U105.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U1051.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U1052.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_hw_output_stencil_port_controller$_U106.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U96$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U102$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U98$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U102$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U103$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U102$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U100$binop.data.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U103$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U104$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U103$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$const_term_U101.out","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U104$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$add_all__U104$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U96$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_0_U95.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U98$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_1_U97.out"],
          ["op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U100$binop.data.in.0","op_hcompute_hw_output_stencil_port_controller$affine_func$coeff_2_U99.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d0__U96$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d1__U98$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$affine_func$mul_d2__U100$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.out","op_hcompute_hw_output_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$inc.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_hw_output_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_hw_output_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_hw_output_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$lut$lut.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U107$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_am__U108$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_max.out","op_hcompute_hw_output_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$lut$lut.bit.in.2","op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$c0_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$lut$lut.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$lut$lut.bit.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_am__U109$lut$lut.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_max.out","op_hcompute_hw_output_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_max.out","op_hcompute_hw_output_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_hw_output_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_hw_output_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_hw_output_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_hw_output_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_hw_output_stencil_port_controller$d_2_reg$enMux$mux.data.out"]
        ]
      },
      "hcompute_f3_0_stencil":{
        "type":["Record",[
          ["out_f3_0_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f3_1_stencil":{
        "type":["Record",[
          ["out_f3_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["in1_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f3_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_0_stencil":{
        "type":["Record",[
          ["out_f4_0_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f4_1_stencil":{
        "type":["Record",[
          ["out_f4_1_stencil",["Array",16,"Bit"]],
          ["in0_f3_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f3_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f4_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_0_stencil":{
        "type":["Record",[
          ["out_f5_0_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_f5_1_stencil":{
        "type":["Record",[
          ["out_f5_1_stencil",["Array",16,"Bit"]],
          ["in0_f4_0_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in1_f4_1_stencil",["Array",2,["Array",16,"BitIn"]]],
          ["in2_hw_twi_global_wrapper_stencil",["Array",4,["Array",16,"BitIn"]]],
          ["f5_s0_x_xo_3",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_f5_0_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_f5_1_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_s0_y_yi",["Array",16,"BitIn"]]
        ]]
      },
      "hcompute_hw_twi_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_twi_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_twi_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U61"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U62"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U63"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U64"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[48],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U65"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U66"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U67"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U68"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[56],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_1_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_2_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_3_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_4_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_5_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_6_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_7_garnet.rst_n","ub_hw_input_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "hw_twi_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_f3_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f3_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f3_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f4_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f4_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_0_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_0_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_f5_1_stencil_read",["Array",4,["Array",16,"Bit"]]],
          ["op_hcompute_f5_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_twi_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U69"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_10_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U79"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_11_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U80"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_12_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U81"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_13_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U82"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_14_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U83"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_15_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U84"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[8],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_16_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U85"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_17_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U86"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_18_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U87"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_19_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U88"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[24],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_1_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U70"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[64],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_20_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U89"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_21_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U90"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_22_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U91"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_23_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U92"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[40],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[93],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_2_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U71"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_3_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U72"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[0],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[65],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_4_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U73"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_5_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U74"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[78],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_6_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U75"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_7_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U76"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[16],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[79],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_8_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U77"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[0],"read_data_stride":[2,1]}}], "mode":["String","pond"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_twi_global_wrapper_stencil_BANK_9_garnet":{
            "genref":"cgralib.Pond",
            "genargs":{"ID":["String","_U78"], "num_inputs":["Int",1], "num_outputs":["Int",1], "width":["Int",16]},
            "modargs":{"config":["Json",{"in2regfile_0":{"cycle_starting_addr":[32],"cycle_stride":[1],"dimensionality":1,"extent":[8],"write_data_starting_addr":[0],"write_data_stride":[1]},"regfile2out_0":{"cycle_starting_addr":[92],"cycle_stride":[2,7],"dimensionality":2,"extent":[4,2],"read_data_starting_addr":[1],"read_data_stride":[2,31]}}], "mode":["String","pond"]}
          }
        },
        "connections":[
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.clk","self.clk"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_out_pond_0","self.op_hcompute_f3_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_out_pond_0","self.op_hcompute_f3_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_out_pond_0","self.op_hcompute_f4_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_out_pond_0","self.op_hcompute_f4_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_out_pond_0","self.op_hcompute_f5_0_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.1"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.2"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_out_pond_0","self.op_hcompute_f5_1_stencil_read.3"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.data_in_pond_0","self.op_hcompute_hw_twi_global_wrapper_stencil_write.0"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.flush","self.reset"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_0_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_10_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_10_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_11_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_11_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_12_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_12_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_13_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_13_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_14_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_14_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_15_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_15_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_16_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_16_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_17_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_17_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_18_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_18_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_19_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_19_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_1_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_1_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_20_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_20_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_21_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_21_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_22_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_22_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_23_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_23_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_2_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_2_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_3_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_3_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_4_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_4_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_5_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_5_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_6_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_6_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_7_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_7_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_8_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_8_clk_en_const_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.clk_en","ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const1_lutcnst.bit.out"],
          ["ub_hw_twi_global_wrapper_stencil_BANK_9_garnet.rst_n","ub_hw_twi_global_wrapper_stencil_BANK_9_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_control_vars_pt__U251":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_exe_start_pt__U250":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_control_vars_pt__U249":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_read_start_pt__U248":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_control_vars_pt__U253":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_0_stencil_write_start_pt__U252":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_control_vars_pt__U228":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_exe_start_pt__U227":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_control_vars_pt__U226":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_read_start_pt__U225":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_control_vars_pt__U230":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f3_1_stencil_write_start_pt__U229":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_control_vars_pt__U205":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_exe_start_pt__U204":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_control_vars_pt__U203":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_read_start_pt__U202":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_control_vars_pt__U207":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_0_stencil_write_start_pt__U206":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_control_vars_pt__U182":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_exe_start_pt__U181":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_control_vars_pt__U180":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_read_start_pt__U179":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_control_vars_pt__U184":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f4_1_stencil_write_start_pt__U183":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_control_vars_pt__U159":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_exe_start_pt__U158":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_control_vars_pt__U157":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_read_start_pt__U156":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_control_vars_pt__U161":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_0_stencil_write_start_pt__U160":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_control_vars_pt__U136":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_exe_start_pt__U135":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_control_vars_pt__U134":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_read_start_pt__U133":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_control_vars_pt__U138":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_f5_1_stencil_write_start_pt__U137":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U256":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U255":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U257":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_control_vars_pt__U113":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U112":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_control_vars_pt__U111":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U110":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_control_vars_pt__U115":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U114":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_exe_start_pt__U261":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_read_start_pt__U260":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_twi_global_wrapper_stencil_write_start_pt__U262":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["reg0.in","enMux$mux.data.out"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"],
              ["clr","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "c0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              },
              "clrMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["clrMux$mux.data.in.0","c0.out"],
              ["self.clr","clrMux$mux.bit.in.0"],
              ["enMux$mux.data.out","clrMux$mux.data.in.1"],
              ["reg0.in","clrMux$mux.data.out"],
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
