[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   4042       tick       3204838       1472519       1423563       3204838 
      2   4042       tick       4631637       2238690       2215421       4631637 
      3   4042       tick       4610107       2229379       2209013       4610107 
      4   4042       tick       4628001       2236581       2215827       4628001 
      5   4042       tick       4615382       2231396       2212498       4615382 
      6   4042       tick       4622789       2234909       2218871       4622789 
      7   4042       tick       4617704       2232507       2216204       4617704 
      8   4042       tick       4626347       2237006       2218372       4626347 
      9   4042       tick       4617022       2231740       2214511       4617022 
     10   4042       tick       4625797       2235392       2213744       4625797 
     11   4042       tick       4626514       2237184       2195894       4626514 
     12   4042       tick       4635438       2240079       2193193       4635438 
     13   4042       tick       4625697       2236041       2212582       4625697 
     14   4042       tick       4618635       2232894       2212682       4618635 
     15   4042       tick       4620720       2234422       2217038       4620720 
     16   4042       tick       4615351       2231898       2213402       4615351 
     17   4042       tick       4628500       2236396       2219096       4628500 
     18   4042       tick       4612402       2228888       2210951       4612402 
     19   4042       tick       4630054       2238112       2220816       4630054 
     20   4042       exit          1306           595           563          1306 
