-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Tue Jun  6 02:34:05 2023
-- Host        : pocper running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top wallnut_large -prefix
--               wallnut_large_ wallnut_large_sim_netlist.vhdl
-- Design      : wallnut_large
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a35tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_bindec is
  port (
    ena_array : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end wallnut_large_bindec;

architecture STRUCTURE of wallnut_large_bindec is
begin
ENOUT: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => addra(1),
      I1 => addra(0),
      I2 => addra(2),
      I3 => addra(3),
      O => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_mux is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \douta[8]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end wallnut_large_blk_mem_gen_mux;

architecture STRUCTURE of wallnut_large_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => douta(0),
      S => sel_pipe_d1(3)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(0),
      I1 => \douta[7]_2\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(0),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(0),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => douta(1),
      S => sel_pipe_d1(3)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(1),
      I1 => \douta[7]_2\(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(1),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(1),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(1),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(1),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(1),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => douta(2),
      S => sel_pipe_d1(3)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(2),
      I1 => \douta[7]_2\(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(2),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(2),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(2),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(2),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(2),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => douta(3),
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(3),
      I1 => \douta[7]_2\(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(3),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(3),
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(3),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(3),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(3),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => douta(4),
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(4),
      I1 => \douta[7]_2\(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(4),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(4),
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(4),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(4),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(4),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => douta(5),
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(5),
      I1 => \douta[7]_2\(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(5),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(5),
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(5),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(5),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(5),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => douta(6),
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(6),
      I1 => \douta[7]_2\(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(6),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(6),
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(6),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(6),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(6),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => douta(7),
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_1\(7),
      I1 => \douta[7]_2\(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]_3\(7),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(7),
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOADO(7),
      I2 => sel_pipe_d1(2),
      I3 => \douta[7]\(7),
      I4 => sel_pipe_d1(1),
      I5 => \douta[7]_0\(7),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => douta(8),
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[8]_1\(0),
      I1 => \douta[8]_2\(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]_3\(0),
      I4 => sel_pipe_d1(1),
      I5 => ram_douta(8),
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => sel_pipe_d1(0),
      I1 => DOPADOP(0),
      I2 => sel_pipe_d1(2),
      I3 => \douta[8]\(0),
      I4 => sel_pipe_d1(1),
      I5 => \douta[8]_0\(0),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_prim_wrapper_init is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end wallnut_large_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of wallnut_large_blk_mem_gen_prim_wrapper_init is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0001800000000000000000000000000000000000000180000000000000000000",
      INITP_01 => X"0000000000000000000000000001800000000000000000000000000000000000",
      INITP_02 => X"0000000000018000000000000000000000000000000000000001800000000000",
      INITP_03 => X"C00000000000000000000000000000000035872B000000000000000000000000",
      INITP_04 => X"0000000000000000042908CB9000000000000000000000000000000001A9816E",
      INITP_05 => X"46B17800A20000000000000000000000000000001C461E036800000000000000",
      INITP_06 => X"0000000000000000000000014203600061400000000000000000000000000000",
      INITP_07 => X"0000000372E9C000155200000000000000000000000000035A03E00022780000",
      INITP_08 => X"044C200000000000000000000000000373E70000089800000000000000000000",
      INITP_09 => X"000000000000030BBFAE0000022FB8000000000000000000000000994FC30000",
      INITP_0A => X"FD080000009618000000000000000000000000AE7F04000001CEDC0000000000",
      INITP_0B => X"00000000000000000000013BFA10000000D51800000000000000000000000513",
      INITP_0C => X"0000288FD000000000588DE0000000000000000000001847E800000000BD8EC0",
      INITP_0D => X"003C374000000000000000000000713FA0000000005FDEE00000000000000000",
      INITP_0E => X"00000000000304FE0000000000356FA800000000000000000000637F00000000",
      INITP_0F => X"00000001160BFBEC000000000000000000080AFC00000000441617D800000000",
      INIT_00 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_01 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_02 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_03 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_04 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_05 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_06 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_07 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_08 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_09 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_10 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_11 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_12 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_13 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_14 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_15 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_16 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_17 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_18 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_19 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1B => X"A6A6A6A6A6A6A6A6A6A685859595A6FFFFA6A6A6A69675645443332233547595",
      INIT_1C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1F => X"53A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_20 => X"A6A6A6A6A6A6A696643200001121337777535453432210204050616161401011",
      INIT_21 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_22 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_23 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_24 => X"20015496A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_25 => X"A6A6A6A6A69675211030515141301000312000004080B1B2C2B3B3B3B3B3A271",
      INIT_26 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_27 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_28 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_29 => X"B351002275A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2A => X"A6A6A696642210416252414252525262620030C1E1C2A39392A2A2A2A292A2C3",
      INIT_2B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2E => X"A2B38320007596A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2F => X"A6A675211040625241415252625252520040E1D1A29392A2A2A2A2A2A2A29292",
      INIT_30 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_31 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_32 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_33 => X"A2A2A293620022869596A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_34 => X"7532104162523152829292A39251520150F1C19293A2A2A2A2A2A2A2A2A2A2A2",
      INIT_35 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696",
      INIT_36 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_37 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_38 => X"A2A2A292937220000043648596A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_39 => X"1030625241417292A39292A382522140E1C0A293A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A67533",
      INIT_3B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3D => X"A2A292A2A283934100002010115485A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3E => X"625241416292A392929292A2723131D1D0A293A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_3F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A686331030",
      INIT_40 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_41 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_42 => X"A2A2A2A2A2A28293510062835050003375A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_43 => X"41315282A3929292929292925221B1E0A19392A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_44 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6854300305262",
      INIT_45 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_46 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_47 => X"A2A2A2A2A2A2A27293410083A3D2B160202186A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_48 => X"4172A2A292929292929292923281E0B19392A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_49 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69665002051625241",
      INIT_4A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4C => X"A2A2A2A2A2A2A292729300108382D2D2C281103296A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4D => X"92A39292929292929292A28251D0C19292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_4E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696640010416252414152",
      INIT_4F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_50 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_51 => X"A2A2A2A2A2A2A2A292836200528382B1C2D2C1601185A6A6A6A6A6A6A6A6A6A6",
      INIT_52 => X"9292929292929292A2A2A282B0C19292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_53 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6430031625252414172A3",
      INIT_54 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_55 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_56 => X"A2A2A2A2A2A2A2A2A272932100838382B2B2B2D2901054A6A6A6A6A6A6A6A6A6",
      INIT_57 => X"92929292929292A2A2A292B1C19292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_58 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6430052625251414182A392",
      INIT_59 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5B => X"A2A2A2A2A2A2A292A28273830010828382B2B2A2D2B11065A6A6A6A6A6A6A6A6",
      INIT_5C => X"9292929292A2A2A2A2A2A2A29292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_5D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6860051624152415292A39292",
      INIT_5E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_60 => X"A2A2A2A2A2A2A2A2A2927283822000628382B2B2A2C2D23033A6A6A6A6A6A6A6",
      INIT_61 => X"92929292A2A2A2A2A2A2A29292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_62 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69611316251524162A292929292",
      INIT_63 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_64 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_65 => X"A2A2A2A2A2A2A2A2A2A2827283B35100728392B2A2A2B2D2303396A6A6A6A6A6",
      INIT_66 => X"929292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_67 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69522206252514162A39282929292",
      INIT_68 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_69 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6A => X"A2A2A2A2A2A2A2A2A2A292727282D320108372A2B2A2A2B2D24033A6A6A6A6A6",
      INIT_6B => X"92A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_6C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69632206252524162A3929292929282",
      INIT_6D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6F => X"A2A2A2A2A2A2A2A2A2A2A2827262B3A200628392B2A2A2A2B2D23043A6A6A6A6",
      INIT_70 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_71 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696332062525241529392829292928292",
      INIT_72 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_73 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_74 => X"A2A2929292A2A2A2A2A2A2A2727282D230008382B2A2A2A2A2B2D22054A6A6A6",
      INIT_75 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_76 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A69664003062525241529292829292928292A2",
      INIT_77 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_78 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_79 => X"A2A2B3B3B3A29292A2A2A2A2927262B2A1006283A2B2A2A2A2A2B2C22053A6A6",
      INIT_7A => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_7B => X"A6A6A6A6A6A6A6A6A6A6A6A6967522105162525241419293829292928292A2A2",
      INIT_7C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7E => X"A282514161A2C3A292A2A2A2A2826282D220218382B2A2A2A2A2A2B2C22064A6",
      INIT_7F => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => ram_douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => ram_douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"800000000000000000FFFBF0000000004B8BCFE100000000000000000023F9F8",
      INITP_01 => X"011D3FE0000000000EA75FFB80000000000000000129F7E000000000BE458BF7",
      INITP_02 => X"02A34DFDC00000000000000002BEBFC00000000001A0E7FF8000000000000000",
      INITP_03 => X"000000000569FF800000000001B8B7FF6000000000000000017B7F0000000000",
      INITP_04 => X"000000000039D480600000000000000004D1FF000000000000F9758E80000000",
      INITP_05 => X"66000000000000000C063F000000000000304780B0000000000000000A017F00",
      INITP_06 => X"2C0C1D00000000000000FF80150000000000000015821F000000000000181780",
      INITP_07 => X"000038000C000000000000003305C00000000000000029800800000000000000",
      INITP_08 => X"000000009607D80000000000000010000C00000000000000401CF20000000000",
      INITP_09 => X"0000000000003B000380000000000001A068B600000000000000380005800000",
      INITP_0A => X"03C000000000000305C8C0000000000000001880068000000000000289954200",
      INITP_0B => X"3BFFFE00000000000000160002400000000000000E3FFB000000000000001880",
      INITP_0C => X"780017C0034000000000001677FFFE10000001FFC000168003C000000000000C",
      INITP_0D => X"0000005827FFFFE00000393ADE001CC0018000000000002CD7FFFFB800000D93",
      INITP_0E => X"000080FE01800E600120000000000080CFFFFFC4000048ACB300170000A00000",
      INITP_0F => X"0090000000000126DFFFFFE6000307FFCCC01A2000E00000000000401FFFFFEA",
      INIT_00 => X"A6A6A6A6A6A6A6A6A6A696751100416252414131418293829292928292A2A2A2",
      INIT_01 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_02 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_03 => X"81717050200051C3A292A2A2A2927272D281007282A2A2A2A2A2A2A2B2B21085",
      INIT_04 => X"A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A292",
      INIT_05 => X"A6A6A6A6A6A6A6A6966411103152412121416172829282829292828292A292A2",
      INIT_06 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_07 => X"96A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_08 => X"A2B2C2D2E1A01031B3A292A2A2A28262A2C100418392A2A2A2A2A2A2A2C3A100",
      INIT_09 => X"929292929292A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A29292",
      INIT_0A => X"A6A6A6A6A6A6A6A6430031624100105182A2A2A29282828292928292A2929292",
      INIT_0B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0C => X"33A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0D => X"A2929293A2E1F04021B3A292A2A2926282D230108382B2A2A2A2A2A2A2A2D360",
      INIT_0E => X"929292929292929292929292929292929292A2A2A2A2A2A2A2A2A2A2A2A2A2A2",
      INIT_0F => X"A6A6A6A6A6A6A632006262101071B2C39282829282828282928292A292929292",
      INIT_10 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_11 => X"2096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_12 => X"A2A2A2A29293C2F14041B39292A2A27262C281007283A2A2A2A2A2A2A2A2A2C2",
      INIT_13 => X"929292929292929292929292929292929292929292929292A2A2A2A2A2A2A2A2",
      INIT_14 => X"A6A6A6A6A6A6850052620041B3C3926252829282828282828282A2A292929292",
      INIT_15 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_16 => X"7054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_17 => X"929292A2A29283B2E03072B292A2A28262A2B100528392A2A2A2A2A2A2A2A2C3",
      INIT_18 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_19 => X"A6A6A6A6A6A61120622151C39262625282928282828292828292A29292929292",
      INIT_1A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1B => X"A12196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1C => X"9292929292A29283C2C041A3A2A2A2927282D220318382A2A2A2A2A2A2A2A2B2",
      INIT_1D => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_1E => X"A6A6A6A6A68600514251A27252626272928282828282828292A2929292929292",
      INIT_1F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_20 => X"C25175A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_21 => X"929292929292A29293D1A072A392A2A27262D260008382A2A2A2A2A2A2A2A2A2",
      INIT_22 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_23 => X"A6A6A6A6A63210624172626262627292928282828282828292A2929292929292",
      INIT_24 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_25 => X"B37143A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_26 => X"92929292929292A29293C19193A292A29262B29100728392A2A2A2A2A2A2A2A2",
      INIT_27 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_28 => X"A6A6A6A696005152526262626262829282828282828282829292929292929292",
      INIT_29 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2A => X"A2A2004385A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2B => X"9292929292929292A292A2C1929292A2926292C100528392A2A2A2A2A2A2A2A2",
      INIT_2C => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_2D => X"A6A6A6A632206241627262626272928282828282828282829292929292929292",
      INIT_2E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2F => X"A2A28240006496A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_30 => X"929292929292929292A292A2A2929292A27282D210218382A2A2A2A2A2A2A2A2",
      INIT_31 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_32 => X"A6A6A68600524252726262626282928282828282828282929292929292929292",
      INIT_33 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_34 => X"A2A2B3C2A2202296A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_35 => X"92929292929292929292929292929292A28262C240008382A2A2A2A2A2A2A2A2",
      INIT_36 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_37 => X"A6A696004152417272626262729282828282828282828292A292929292929292",
      INIT_38 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_39 => X"A2A292A2C3B20096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3A => X"92929292929292929292929292929292A29262B280007382A2A2A2A2A2A2A2A2",
      INIT_3B => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_3C => X"A6A6432062416272626262628282828282828282828282929292929292929292",
      INIT_3D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3E => X"A2A2A2A2A2C23064A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3F => X"92929292929292929292929292929292A2A272A2A1006293A2A2A2A2A2A2A2A2",
      INIT_40 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_41 => X"A685006252516272626262729282828282929282828292929292929292929292",
      INIT_42 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_43 => X"A2A2A2A2A2C25022A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_44 => X"9292929292929292929292929292929292A28282C1004193A2A2A2A2A2A2A2A2",
      INIT_45 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_46 => X"8500515241627262626262828272727272728282828292929292929292929292",
      INIT_47 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_48 => X"A2A2A2A2A2C2811196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_49 => X"9292929292929292929292929292929292A28272C2302193A2A2A2A2A2A2A2A2",
      INIT_4A => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_4B => X"1041624152727262627373725141414151627373828292929292929292929292",
      INIT_4C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696",
      INIT_4D => X"A2A2A2A2A2B2A20086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4E => X"9292929292929292929292929292929292A29272C2500083A2A2A2A2A2A2A2A2",
      INIT_4F => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_50 => X"3062514162726273724020000011221200002030628392929292929292929292",
      INIT_51 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69622",
      INIT_52 => X"A2A2A2A2A2A2C21065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_53 => X"9292929292929292929292929292929292A29272C2800072A2A2A2A2A2A2A2A2",
      INIT_54 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_55 => X"6252415262728351001145AADCEEEEEEDDBB6722003082A39292929292929292",
      INIT_56 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A63220",
      INIT_57 => X"A2A2A2A2A292C25033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_58 => X"9292929292929292929292929292929292929272B2B10062B3A2A2A2A2A2A2A2",
      INIT_59 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_5A => X"524141627372200077EEFFFFFFFFFFFFFFFFFFFF9A220072B392929292929292",
      INIT_5B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6541062",
      INIT_5C => X"A2A2A2A2A2A2C2810096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5D => X"929292929292929292929292929292929292A272A2D10041B3A2A2A2A2A2A2A2",
      INIT_5E => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_5F => X"51415273720012DDFFFEFEFEFEFEFEFEFEFEFFFFFFFF560072B3929292929292",
      INIT_60 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643006252",
      INIT_61 => X"A2A2A2A2A2A2B2A20086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_62 => X"929292929292929292929292929292929292A27292D11031B3A2A2A2A2A2A2A2",
      INIT_63 => X"9292929292929292929292929292929292929292929292929292929292929292",
      INIT_64 => X"415273720044FFFFFDFEFEFEFEFEFEFEFFFFFFFFFFFFFF890072B39292929292",
      INIT_65 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A66410525252",
      INIT_66 => X"A2A2A2A2A2A2A2C23044A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_67 => X"929292929292929292929292929292929292927292D11021A3A2A2A2A2A2A2A2",
      INIT_68 => X"9292929292929292929292929292929292929292929293A3B3B3B3B3B3B3B3A3",
      INIT_69 => X"5272831023FFFFFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFF7700A2A392929292",
      INIT_6A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6860051525241",
      INIT_6B => X"A2A2A2A2A2A2A2C25022A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6C => X"A3B3A3929292929292929292929292929292927292D12021A3A2A2A2A2A2A2A2",
      INIT_6D => X"9292929292929292929292929292929292929292A3B392714020202020305082",
      INIT_6E => X"62834001EEFFFDFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFF3420B392929292",
      INIT_6F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696004162414152",
      INIT_70 => X"A2A2A2A2A2A292B2910096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_71 => X"005082A3A292929292929292929292929292927282D1204293A2A2A2A2A2A2A2",
      INIT_72 => X"929292929292929292929292929292929292A3B3824000213346676757452300",
      INIT_73 => X"727200A9FFFEFDFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFEE0061B3929292",
      INIT_74 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69611306251415262",
      INIT_75 => X"A2A2A2A2A2A2A2A2B20086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_76 => X"8912004193A3929292929292929292929292927262C260119392A2A2A2A2A2A2",
      INIT_77 => X"9292929292929292929292929292929292B3A2300045ABEEFFFFFFFFFFFFFFCD",
      INIT_78 => X"832022FFFFFEFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFF6700A3A29292",
      INIT_79 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A65400625241416272",
      INIT_7A => X"A2A2A2A2A2A2A2A2C23054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7B => X"FFFF89011082A3A292929292929292929292A2826292C100529392A292A2A2A2",
      INIT_7C => X"92929292929292929292929292929292B3810034CCFFFFFFFEFEFEFEFEFEFFFF",
      INIT_7D => X"720088FFFFFDFDFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFDD0061A39292",
      INIT_7E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6960051524141627272",
      INIT_7F => X"9292929292929292C2710196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"BFFFFFE5FFFC3FFFFC200520004000000000008D9FFFFFEDFC069FFFFA601720",
      INITP_01 => X"FC4802F00160000000000299FFFEFFF5FFFCFFFFFD500EC000E0000000000041",
      INITP_02 => X"00000781BFFC7FE4FFF1FFFFFF2805F00180000000000781BFFCBFE1FFF5FFFF",
      INITP_03 => X"FFEBFFFFFF97F8A3FFB80000000004A1FFFE7FF4FFE9FFFFFF16030BFFF00000",
      INITP_04 => X"FFF0000000000321BFFFFFF1FFDFFFFFFF93FB83FFF40000000004A1BFFFFFE0",
      INITP_05 => X"3FFFFFE9FFFFFDFFFFFBFC0FFFD0000000000120DFFFFFEDFFE7FFFFFFCBFBFF",
      INITP_06 => X"FFCBFFFFFFE80000000009009FFFFFCFFFF7F87FFF8BFFCFFFEA000000000700",
      INITP_07 => X"000006003FFFFF2BFFEFFFFFFFDBFF6FFFDC00000000090007FFFFD3FFEFFB7F",
      INITP_08 => X"FFFFFFFFFFBBFFB7FFED000000000E4027FFFF07FFFFFFFFFF8BFFEFFFF00000",
      INITP_09 => X"000C8000000004800C3FF72FFFD3FFFFFF8BFFEE000500000000160018FFFA0F",
      INITP_0A => X"01C5AE3FFFE3FFFFFFA7FFBE000B00000000080002BD1B5FFFC7FFFFFFABFFEA",
      INITP_0B => X"FF4FFFD0000C000000002100006DB2FFFFF9FFFFFF57FFAA000A800000002D00",
      INITP_0C => X"0000620002018FFFFFFDFFFFFF2FFFE4000D0000000048000A1F05FFFFF3FFFF",
      INITP_0D => X"FDF4BFFFF81FFFDA000E80000000900008C1BF3FFEFA7FFFFE9FFFD2000C8000",
      INITP_0E => X"001F00000001640008003527F69C9FFFF2BFFFEC001E00000001400008006EBF",
      INITP_0F => X"00003A8BE32139FF5CFFFFF4001F80000001240008003B1DE8E21FFFD37FFFE4",
      INIT_00 => X"FFFFFFEE34006293A292929292929292929292927262C2A0006283A292929292",
      INIT_01 => X"929292929292929292929292929292B3600099FFFFFEFEFEFEFEFEFEFEFEFFFF",
      INIT_02 => X"5100EDFFFFFDFDFEFEFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFF3320A39292",
      INIT_03 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6432062524152726272",
      INIT_04 => X"9292929292929292B2A20096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_05 => X"FFFFFFFFFF44007293A292929292929292929292826272F160108392A2929292",
      INIT_06 => X"9292929292929292929292929292B36100BBFFFDFDFEFEFEFEFEFEFEFEFFFFFF",
      INIT_07 => X"4033FFFFFFFDFDFEFEFEFEFEFEFEFEFFFFFEFFFFFFFFFFFFFFFFFF670092A292",
      INIT_08 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696004152524162726273",
      INIT_09 => X"9292929292929292A2C22054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0A => X"FFFFFFFFFFFF45007292A2929292929292929292827262B2D1106293A2929292",
      INIT_0B => X"92929292929292929292929292B38100BBFFFDFDFDFEFEFEFEFEFEFEFEFFFFFF",
      INIT_0C => X"2054FFFFFFFDFDFDFEFEFEFEFEFEFFCCDDFFFEFFFFFFFFFFFFFFFF990072A392",
      INIT_0D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A675006252415272626273",
      INIT_0E => X"929292929292929292C25022A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0F => X"FFFFFFFFFFFFEF0120839292929292929292929292726292E1205293A2929292",
      INIT_10 => X"929292929292929292929292A3A30088FFFEFDFDFDFEFEFEFEFEFEFEFFFFFFFF",
      INIT_11 => X"1065FFFFFFFDFDFDFDFEFEFEFEFFAA0011EFFFFFFFFFFFFFFFFFFFAA0062A292",
      INIT_12 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69632206241416272626273",
      INIT_13 => X"929292929292929292B2910096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_14 => X"FFFFFFFFFFFFFFBC006283A2929292929292929292826292D130528292929292",
      INIT_15 => X"929292929292929292929292B33033FFFFFEFDFDFEFEFEFEFEFEFEFEFFFFFFFF",
      INIT_16 => X"1065FFFFFFFDFDFDFDFEFEFEFEFFAA0022FFFFFEFFFFFFFFFFFFFFAA0051A292",
      INIT_17 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69511415241526262626273",
      INIT_18 => X"929292929292929292A2B20075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_19 => X"FFFFFFFFFFFFFFFF45108392929292929292929292926282C120528292929292",
      INIT_1A => X"9292929292929292929292A39200CCFFFEFDFDFDFEFEFEFEFEFEFEFEFFFFFFFF",
      INIT_1B => X"2054FFFFFFFDFDFDFDFEFEFEFEFEFFCCEEFFFEFEFEFFFFFFFFFEFF9900629292",
      INIT_1C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69600415241527262626273",
      INIT_1D => X"92929292929292929292C35033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1E => X"FFFFFFFFFFFFFFFFBC006282A29292929292929292A27272D130527282929292",
      INIT_1F => X"9292929292929292929292B34033FFFFFEFDFDFDFEFEFEFEFEFEFEFEFFFFFFFF",
      INIT_20 => X"4022FFFFFFFEFDFDFDFDFEFEFEFEFEFFFFFEFEFEFEFEFEFEFEFEFF7700629292",
      INIT_21 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A68500525241527262626273",
      INIT_22 => X"92929292929292929292C2910096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_23 => X"FFFFFFFFFFFFFFFFFF222083929292929292929292928272D160427272929292",
      INIT_24 => X"9292929292929292929292A31099FFFFFEFDFDFDFEFEFEFEFEFEFEFEFFFFFFFF",
      INIT_25 => X"6100DDFFFFFFFDFDFDFDFDFEFEFEFEFEFEFEFEFEFEFEFEFEFEFFFF3310629292",
      INIT_26 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A67510525241627262626272",
      INIT_27 => X"92929292929292929292A2C22075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_28 => X"FFFFFFFFFFFFFFFFFF67107292A292929292929292929272C1A0427272929292",
      INIT_29 => X"92929292929292929292A38200EDFFFFFDFDFDFDFDFDFFFFFEFEFEFEFEFFFFFF",
      INIT_2A => X"720088FFFFFFFDFDFDFDFDFDFEFEFEFEFEFEFEFEFEFEFEFEFEFFDD0031729292",
      INIT_2B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A65420625241627262626272",
      INIT_2C => X"9292929292929292928292C34022A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFAA106292A292929292929292929282B1C1626272929292",
      INIT_2E => X"92929292929292929292A35033FFFFFFFDFDFDFDFEFFA999FFFEFEFEFEFFFFFF",
      INIT_2F => X"833012FFFFFFFFFDFDFDFDFDFDFEFEFEFEFEFEFEFEFEFEFEFEFF660052829292",
      INIT_30 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A63320625241627262626262",
      INIT_31 => X"9292929292929292928282B2910096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_32 => X"FFFFFFFFFFFFFFFEFFCC006282A292929292929292929293A2D1816272929292",
      INIT_33 => X"92929292929292929292B34054FFFFFFFDFDFDFDFFCC0000CBFFFEFEFEFEFFFF",
      INIT_34 => X"72620099FFFFFFFEFCFDFDFDFDFDFEFEFEFEFEFEFEFEFEFEFFDD003052829292",
      INIT_35 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A62130525141627262626262",
      INIT_36 => X"9292929292929292929282A2C21075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFDD005183A292929292929292929283A2D1A15272929292",
      INIT_38 => X"92929292929292929282A33055FFFFFFFDFDFDFDFEEE3333EDFFFEFEFEFEFEFF",
      INIT_39 => X"62833000EDFFFFFFFEFDFDFDFDFDFDFEFEFEFEFEFEFEFDFEFF34105262939292",
      INIT_3A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6961141524151626262626262",
      INIT_3B => X"828282828282828282828292C26022A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3C => X"FEFFFFFFFFFFFFFEFFDD005183A292929292929292929283A2D1B15272928282",
      INIT_3D => X"92929292929292929282A33056FFFFFFFDFDFDFDFDFEFFFFFFFEFEFEFEFEFEFE",
      INIT_3E => X"6272730033FFFFFFFFFEFDFDFDFDFDFDFDFDFEFEFEFDFEFF7700514182929292",
      INIT_3F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6751052524152726262626262",
      INIT_40 => X"828282828282828282928282B2A20096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_41 => X"FEFEFEFEFEFEFEFEFFCC006283A29292929292929292929292C1C16272928282",
      INIT_42 => X"92929292929292929282A34055FFFFFFFDFDFDFDFDFDFEFEFEFEFEFEFEFEFEFE",
      INIT_43 => X"626272620034FEFFFFFFFEFDFDFDFDFDFDFDFEFDFDFFFF7700414262A3929292",
      INIT_44 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6641062514162726262626262",
      INIT_45 => X"828282828282828282828282A2C21065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_46 => X"FEFEFEFEFEFEFEFEFFAB006282A29292929292929292929283B1D17262928282",
      INIT_47 => X"92929292929292929282A35044FFFFFFFEFCFDFDFDFDFDFEFEFEFEFEFEFEFEFE",
      INIT_48 => X"62626272520022DCFFFFFFFEFEFDFDFDFDFDFDFEFFEE55004152529392929292",
      INIT_49 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6223052415262726262626262",
      INIT_4A => X"82828282828282828282828292C34033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4B => X"FEFEFEFEFEFEFEFEFF78107292A29292929292929292929283A2D18252828282",
      INIT_4C => X"92929292929292929292A37111EEFFFFFFFCFDFDFDFDFDFDFEFEFEFEFEFEFEFE",
      INIT_4D => X"626262727252100066EDFFFFFFFFFFFFFFFFFFFE891100514241929282929292",
      INIT_4E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696005252415272626262626262",
      INIT_4F => X"82828282828282828282828292C2712195A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_50 => X"FEFEFEFEFEFEFEFEFF3320739292929292929292929292928292D19152828282",
      INIT_51 => X"9292929292929292929293A200BBFFFFFFFDFDFDFDFDFDFDFDFEFEFEFEFEFEFE",
      INIT_52 => X"626262627262623000005599CBDDEDEDCCAA6612003052415192928292929292",
      INIT_53 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643206241416272626262626262",
      INIT_54 => X"82828282828282828282828292B2921185A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_55 => X"FEFEFEFEFEFEFEFFDD005182A292929292929292929292929283C1B152728282",
      INIT_56 => X"9292929292929292929282B33045FFFFFFFFFCFDFDFDFDFDFDFEFEFEFEFEFEFE",
      INIT_57 => X"6262626262726262523110000011211100000030515241629292829292929292",
      INIT_58 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69600515241527262626262626262",
      INIT_59 => X"82828282828282828282828292B2A20085A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5A => X"FEFEFEFEFEFEFEFF67007382A292929292929292929292929283B2C152628282",
      INIT_5B => X"9292929292929292929282A37100EEFFFFFFFDFCFDFDFDFDFDFDFDFEFEFEFEFE",
      INIT_5C => X"6262626262627272625252514130303041515252414172939282929292929292",
      INIT_5D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A66510624141627262626262626262",
      INIT_5E => X"82828282828282828282828292A2B21064A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5F => X"FEFEFEFEFEFDFFDD005173A2929292929292929292929292928292C162628282",
      INIT_60 => X"929292929292929292928282B31055FFFFFFFFFDFCFDFDFDFDFDFDFDFDFEFEFE",
      INIT_61 => X"6262626272626262727262525252525252525252628293828282828282828282",
      INIT_62 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A60051524152626262626262626262",
      INIT_63 => X"82828282828282828282828292A2B22075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_64 => X"FEFEFEFEFDFEFF34107382A2929292929292929292929292929283B172528282",
      INIT_65 => X"828282828292828282929282A39200BBFFFFFFFFFDFCFDFDFDFDFDFDFDFDFDFE",
      INIT_66 => X"6262626282827262626262726262626262627282929282828282828282828282",
      INIT_67 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6541062524152726262626262626262",
      INIT_68 => X"82828282828282828282828292A2B23065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_69 => X"FDFDFDFDFEFF77006272A292829292929292929292929292929283B281527282",
      INIT_6A => X"82828282828292939282828282B35000EEFFFFFFFFFDFCFDFDFDFDFDFDFDFDFD",
      INIT_6B => X"62626262728282827272726262627272728292929282928283A3928282828282",
      INIT_6C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696004152514162726262626262626262",
      INIT_6D => X"82828282828282828282828292A2B34043A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6E => X"FDFDFDFEFF88005273929282829292929292929292929292929283A281427282",
      INIT_6F => X"8282828282928272838292828292B33012EDFFFFFFFFFEFDFDFDFDFDFDFDFDFD",
      INIT_70 => X"626262627282828282828282828282828282928282828283B261729282828282",
      INIT_71 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643106252415262626262626262626262",
      INIT_72 => X"82828282828282828282827292A2B35143A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_73 => X"FDFDFFFF7700517392A28292929292929292929292929292929282A281526282",
      INIT_74 => X"9292929293A3A310919373928282A3B32001DCFFFFFEFFFEFEFDFDFDFDFDFDFD",
      INIT_75 => X"6262626272828282828282828282828282828282828273B2D00072B393929292",
      INIT_76 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69600415252415272626262626262626262",
      INIT_77 => X"82828282828282828282827292A2B35044A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_78 => X"FFFFCC3300528392A28282928292929292929292929292929292829282526282",
      INIT_79 => X"939383827262510050F19273838292A3B3400078FFFFFFFFFEFEFEFDFDFDFDFE",
      INIT_7A => X"6262626272828282828282828282828282828282828282F05040313262728293",
      INIT_7B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69621315252416272626262626262626262",
      INIT_7C => X"82828282828282828282827292A2B26133A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7D => X"CC560010628392A2828282828282828282829292929292929292829272526282",
      INIT_7E => X"100000102020105131A0F0C192828292A3B371001299EEFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"6262626282828282828282828282828282828282828292A152C2C06030200000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"87FFFFFE7FFF00000000E4000000249E21FCBA5271FFFFFC7C3E00000001E400",
      INITP_01 => X"FFFF20C00800002001633A9B13FFFFE77FFDFFFF0000A0000000214A6EDE673F",
      INITP_02 => X"008001FF1FFFFFDFFFFC0000FFFF212008000007E018CF10C76FFFE5FFFCFFFF",
      INITP_03 => X"FFF50000000052200B000000000008007FFFFF9BFFF500000000E3E00A000000",
      INITP_04 => X"07F00000000000000000FFC5FFF800000000D1200B80000000000000000FFFC1",
      INITP_05 => X"00000045FFFB80000000B10007E000000000000000000045FFF8000000007140",
      INITP_06 => X"0000F120078000000000000000000053FFEB8000000091600780000000000000",
      INITP_07 => X"000000000000001AFFC48000000091F0070000000000000000000017FFE78000",
      INITP_08 => X"802C00000000B0E802000000000000000000001A81C400000000913806000000",
      INITP_09 => X"040000000000000000000002800C00000000B0E0040000000000000000000006",
      INITP_0A => X"00000001002400000000D04400000000000000000000000380340000000090D4",
      INITP_0B => X"0000A12A00600800000000000000000100020000000020600300000000000000",
      INITP_0C => X"0000000000000009002400000000639600081200000000000000000900100000",
      INITP_0D => X"0025000000002458000280800000000000000009002200000000611E00026100",
      INITP_0E => X"0000001988000000000000000035000000012000000000200000000000000021",
      INITP_0F => X"0000003E0037000000014088000000006B80000000000059003100000001E808",
      INIT_00 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69644206252415272626262626262626262",
      INIT_01 => X"82727272727272727272727292A2B26122A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_02 => X"0010518393A29282828282828282828282828282828282828282829272526272",
      INIT_03 => X"909090A1A19293A39352B0E0E0B183829292B3A3501011446799BBBBAA895633",
      INIT_04 => X"6262626272828282828282828282828282828282828282739383A2D1D0C0B0A0",
      INIT_05 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643205252415272626262626262626262",
      INIT_06 => X"82727272727272727272727292A2B26111A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_07 => X"629393A2A2928282828282828282828282828282828282828282829272525272",
      INIT_08 => X"B2B2A293939382829293729292928282829292A2B3A371401010101010000030",
      INIT_09 => X"6262626272828282828282828282828282828282828282828282737382A2B2C2",
      INIT_0A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A653105252415262626262626262626262",
      INIT_0B => X"82727272727272727272727292A2B37134FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"A3A2A29282828282828282828282828282828282828282828282829282525272",
      INIT_0D => X"738382828282828282828283838282828282829292A2A3B3B3A292929292A3A3",
      INIT_0E => X"6262626272828282828282828282828282828282828282828282828282837373",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA005252515162726252726262626262",
      INIT_10 => X"72727272727272727272727292A2B36145FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"9292828282828282828282828282828282828282828282828282829282525272",
      INIT_12 => X"82828282828282828282828282828282828282829292929292A3A3A3A3A2A292",
      INIT_13 => X"6262626272828282828282828282828282828282828282828282828282828282",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAA005252524162725251726262626262",
      INIT_15 => X"72727272727272727272727282A2B36143A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_16 => X"8282828282828282828282828282828282828282828282828282829282526272",
      INIT_17 => X"8282828282828282828282828282828282828282828282829292929292928282",
      INIT_18 => X"6262626272827272828282828282828282828282828282828282828282828282",
      INIT_19 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A664105252524162724151726262626262",
      INIT_1A => X"72727272727272727272727282A2B37143A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1B => X"8282828282828282828282828282828282828282828282828282829282526272",
      INIT_1C => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_1D => X"6262626272727272828282828282828282828282828282828282828282828282",
      INIT_1E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A675105152524152623151726262626262",
      INIT_1F => X"72727272727272727272727282A2B37143A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_20 => X"8282828282828282828282828282828282828282828282828282829282416272",
      INIT_21 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_22 => X"6262626272827272728282828282828282828282828282828282828282828282",
      INIT_23 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A685114152525252523151726262626262",
      INIT_24 => X"72727272727272727272727272A2B36054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_25 => X"828282828282828282828282828282828282828282828282828282A272416272",
      INIT_26 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_27 => X"6262626272727272727272728282828282828282828282828282828282828282",
      INIT_28 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A685114152525252523141836262626262",
      INIT_29 => X"7272727272727272727272727292B34076A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2A => X"828282828282828282828282828282828282828282828282828282A281416272",
      INIT_2B => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_2C => X"6262626262727272727272828282828282828282828282828282828282828282",
      INIT_2D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696213052525252523131836262626262",
      INIT_2E => X"7272727272727272727272727292B35164A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2F => X"828282828282828282828282828282828282828282828282828282A381316272",
      INIT_30 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_31 => X"6262626262727272727282828282828282828282828282828282828282828282",
      INIT_32 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696213052525252523120936262626262",
      INIT_33 => X"72727272727272727272726272A2B35164A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_34 => X"828282828282828282828282828282828282828282828282828282A381316272",
      INIT_35 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_36 => X"6262626262727272728282828282828282828282828282828282828282828282",
      INIT_37 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A695103152525252523110927262626262",
      INIT_38 => X"72727272727272727272726282A2B22086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_39 => X"828282828282828282828282828282828282828282828282828282A371216272",
      INIT_3A => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_3B => X"6262626262727272828282828282828282828282828282828282828282828282",
      INIT_3C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696213052525252524100827262626262",
      INIT_3D => X"72727272727272727272626292C3711196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3E => X"828282828282828282828282828282828282828282828282828282A371215262",
      INIT_3F => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_40 => X"6262626262727282828282828282828282828282828282828282828282828282",
      INIT_41 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6223052525252525200728362626262",
      INIT_42 => X"727272727272727272726282B3910096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_43 => X"828282828282828282828282828282828282828282828282828282A371105262",
      INIT_44 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_45 => X"6262626262727282828282828282828282828282828282828282828282828282",
      INIT_46 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696213152525252525200519362626262",
      INIT_47 => X"7272727272727272726272B3821086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_48 => X"828282828282828282828282828282828282828282828282828282B371105262",
      INIT_49 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_4A => X"6262626262728282828282828282828282828282828282828282828282828282",
      INIT_4B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69511415252525252622020A362626262",
      INIT_4C => X"7262626262626262626282B37132A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4D => X"828282828282828282828282828282828282828282828282828282B371005262",
      INIT_4E => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_4F => X"6262626262728282828282828282828282828282828282828282828282828282",
      INIT_50 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696214152525252525241008282626262",
      INIT_51 => X"7262626262626262726272A2923185A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_52 => X"828282828282828282828282828282828282828282828282828282B271005262",
      INIT_53 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_54 => X"6262626262828282828282828282828282828282828282828282828282828282",
      INIT_55 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696224152525252525262005193526262",
      INIT_56 => X"726262626262626262627292A22086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_57 => X"828282828282828282828282828282828282828282828282828282B281005262",
      INIT_58 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_59 => X"6262626262727272828282828282828282828282626282828282828282828282",
      INIT_5A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6852151525252524141622110A3626262",
      INIT_5B => X"726262626262626262626292B23086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5C => X"828282828282828282828282828282828282828282828282828282B281004152",
      INIT_5D => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_5E => X"6262626262626262627272828282828282828272626282828282828282828282",
      INIT_5F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A685215152525241525252520072836262",
      INIT_60 => X"626262626262626262626282B35064A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_61 => X"828282828282828282828282828282828282828282828282828282B371004152",
      INIT_62 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_63 => X"6262626262626262626262627282828282827262626272828282828282828282",
      INIT_64 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A675205252524152725241623130936262",
      INIT_65 => X"626262626262626262626282B35054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_66 => X"828282828282828282828282828282828282828282828282828282B271004152",
      INIT_67 => X"8282828282828282828282828282828282828282828282828282828282828282",
      INIT_68 => X"6262626262626262626262626262728282726262626262728282728282828282",
      INIT_69 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A675205252524162726241525221727262",
      INIT_6A => X"626262626262626262626282B36122A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6B => X"828282828282828282828282828282828282828282828282828282B371004152",
      INIT_6C => X"7282828272828282828282828282828282828282828282828282828282828282",
      INIT_6D => X"6262626262626262626262626262626272626262626262627282828282828282",
      INIT_6E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A654305252415272626252415241628262",
      INIT_6F => X"626262626262626262626272B3712196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_70 => X"828282828282828282828282828282828282828282828282828272B371005152",
      INIT_71 => X"8282728282828282828282828282828282828282828282828282828282828282",
      INIT_72 => X"6262626262626262626262626262626262626262626262626272828282828282",
      INIT_73 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69621415241526262627262415152626262",
      INIT_74 => X"626262626262626262626272B3712195A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_75 => X"828282828282828282828282828282828282828282828282828262B261005252",
      INIT_76 => X"7262626272828282828282828282828282828282828282828282828282828282",
      INIT_77 => X"6262626262626262626262626262626262626262626262626262627272828272",
      INIT_78 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69600515241627262626252514152626262",
      INIT_79 => X"626262626262626262625272B3612195A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7A => X"828282828282828282828282828282828282828282828282827262C351005262",
      INIT_7B => X"6262627272827272727282828282828282828282828282828282828282828282",
      INIT_7C => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_7D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A68510525241626262626241524162626262",
      INIT_7E => X"626262626262626262626272B3612196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7F => X"828282828282828282828282828282828282828282828282826282C320005262",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(13),
      I2 => addra(14),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0001D010000000005E001BC8000000B000360000000040000000000027FF8000",
      INITP_01 => X"FC0002FFFFF80024003E000000000100000000003FFE05FFF800006C003E0000",
      INITP_02 => X"002E000000016A000000007FFF0003FFFFFFFDAC0030000000014020000000C3",
      INITP_03 => X"0000000FFF8002FFFFFFFC10002200000000CA400000002FFF0005FFFFFFFDE8",
      INITP_04 => X"FFFFFC74009200000000644000000017FF8001FFFFFFFC34000E000000003240",
      INITP_05 => X"000029A002000001F036017FFFFFFDD401940000000059C000000003FE0E00FF",
      INITP_06 => X"001E401FFFFFFF5003D400000000216003800000807C803FFFFFFFD403280000",
      INITP_07 => X"09A40000000013E001C0000000F6C02FFFFFFFC003500000000007A000C00000",
      INITP_08 => X"01F8080002AD8007FFFFFF061BC4000000000AA001E8000002EDC00FFFFFFC40",
      INITP_09 => X"F1FFFBC07D8800000000071000FFF80000EF8007FFFFFE400628000000000A60",
      INITP_0A => X"00000F6400BF9000007E80041AFFFD0073180000000007B0017FE800000F0003",
      INITP_0B => X"001C0000017FF5A02BD00000000000760040C000001B000181FFFF8802600000",
      INITP_0C => X"F0E0000000000310000000000000000000BFF4400D80000000000024001E0000",
      INITP_0D => X"0000000000000000002FC8302C0000000000010A0000000000000000007FFD30",
      INITP_0E => X"008309704B80000000000344000000000000000000507D217100000000000104",
      INITP_0F => X"000000EB80000003F800000001E81C3C98000000000000800000000600000000",
      INIT_00 => X"6262728282727272727272727272727282828282828272828282828282828282",
      INIT_01 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_02 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A65420625252626262625241415262626262",
      INIT_03 => X"626262626262626262626272B34054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_04 => X"8282828282828282828282828282828282828282828282827272C28200316262",
      INIT_05 => X"6272827272727282828282828282828282828272728272727272728272727282",
      INIT_06 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_07 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A63220624152626262624152416262626262",
      INIT_08 => X"626262626262626262626272A32065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_09 => X"7272727272828282828282828282828282828282828272826292C21010526262",
      INIT_0A => X"8282727272727272727272727272727272626262627282727272727272727272",
      INIT_0B => X"6262626262626262626262626262626262626262626262626262626262626272",
      INIT_0C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A61131624152626262524151526262626262",
      INIT_0D => X"626262626262626262626272A20086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0E => X"72727272727272727272728282828272727282828282728262B2710041626262",
      INIT_0F => X"7272727272727262626262626262626262626262626272827272727272727272",
      INIT_10 => X"6262626262626262626262626262626262626262626262627272626262627282",
      INIT_11 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A64310625251626262525241626262626262",
      INIT_12 => X"626262626262626262625272920086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_13 => X"72727272727272727272727272727272727272727272827272B2201052626262",
      INIT_14 => X"7272727272728272626262626262626262626262627272727272727272727272",
      INIT_15 => X"6262626262626262626262626262626262626262626262626272827272728272",
      INIT_16 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69600415241627262414151626262626262",
      INIT_17 => X"626262626262626262625282821185A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_18 => X"72727272727272727272727272727272727272727272827272A2103152626262",
      INIT_19 => X"7272727272727272626262626262626262626262627282727272727272727272",
      INIT_1A => X"6262626262626262626262626262626262626262626262626262728272727272",
      INIT_1B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643006241527252414152626262626262",
      INIT_1C => X"626262626262626262625282712196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1D => X"72727272727272727272727272727272727272727272826282A2103151626262",
      INIT_1E => X"7272727272727282726262626262626262626262626272827272727272727272",
      INIT_1F => X"6262626262626262626262626262626262626262626262626262626272727272",
      INIT_20 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696004152416252414152626262626262",
      INIT_21 => X"626262626262626262625282711195A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_22 => X"7272727272727272727272727272727272727272727282628292104141626262",
      INIT_23 => X"7272727272727272726262626262626262626262626262728272727272727272",
      INIT_24 => X"6262626262626262626262626262626262626262626262626262626262727272",
      INIT_25 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6530062525252524152626262626262",
      INIT_26 => X"6262626262626262526262826122A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_27 => X"7272727272727272727272727272727272727272727282628292104141626262",
      INIT_28 => X"7272727272727262626262626252626262626262626262627282727272727272",
      INIT_29 => X"6262626262626262626262626262626262626262626262626262626262627272",
      INIT_2A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6960041624151524152726262626262",
      INIT_2B => X"6262626262626262629362824033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2C => X"7272727272727272727272727272727272727272727282628292004141626262",
      INIT_2D => X"7272727272626262626262526272726262626262626262626272727272727272",
      INIT_2E => X"6262626262627262626262626262626262626262626262626262626262626272",
      INIT_2F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A66500525251523141726262626262",
      INIT_30 => X"6262626262626252929241933033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_31 => X"7272727272727272727272727272727272727272727282629292004141526262",
      INIT_32 => X"727262626262626262526282A2C2B26262626262626262626262727272727272",
      INIT_33 => X"6262626262627272626262626262626262626262626262626262626262626262",
      INIT_34 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A600306241523141726262626262",
      INIT_35 => X"6262626262625282B35131A33054A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_36 => X"7272727272727272727272727272727272727272727272529292003141526262",
      INIT_37 => X"62626262626262625262B2D3C271626262726262626262626262627272727272",
      INIT_38 => X"6262626262627282726262626262626262626262626262626262626262626262",
      INIT_39 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A675005252522131726262626262",
      INIT_3A => X"62626262625272C2922141A33153A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3B => X"727272727272727272727272727272727272727272727262A292003141516262",
      INIT_3C => X"626262626262626292D3C2712021626272726262626262626262626272727272",
      INIT_3D => X"6262626262626272727262626262626262626262626262626262626262626262",
      INIT_3E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6221062522021726262626262",
      INIT_3F => X"626262625262B2B2413151922085A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_40 => X"727272727272727272727272727272727272727272726262B292003141416262",
      INIT_41 => X"6262626262625261714010004173627272726262626262626262626272727272",
      INIT_42 => X"6262626262626272727272626262626262626262626262626262626262626262",
      INIT_43 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6860051622110726262626262",
      INIT_44 => X"6262626252A2D351214162820096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_45 => X"727272727272727272727272727272727272727272725272B292003151416262",
      INIT_46 => X"6262626262626251311031627262727272626262626262626262626262727272",
      INIT_47 => X"6262626262626272727272727262626262626262726262626262626262626262",
      INIT_48 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A62140623110726262626262",
      INIT_49 => X"6262625282E371004131824033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4A => X"727272727272727272727272727272727272727272725282B292003141516262",
      INIT_4B => X"6262626262626262727272626272727272626262626262626262626262727272",
      INIT_4C => X"6262626262626262727272727272727272727282726262626262626262626262",
      INIT_4D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A63230625200527262626262",
      INIT_4E => X"62626272D37100414151920086A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4F => X"727272726262627272727272727272727272727272626292B351004141626262",
      INIT_50 => X"6262626262626262626262627272727262626262626262626262626262627272",
      INIT_51 => X"6262626262626262627272727272727272727262626262626262626262626262",
      INIT_52 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A63230526231107262626262",
      INIT_53 => X"62727261300041513193610096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_54 => X"6262626262626262727272727272727272727272726262A2B310205152626262",
      INIT_55 => X"6262626262626262626272728272726262626262626262626262626262626272",
      INIT_56 => X"6262626262626262626272727272727272626262626262626262626262626262",
      INIT_57 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6962241525262003183626262",
      INIT_58 => X"624120001051513162A30075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_59 => X"6262626262626262727272727272727272727272725272B37100514162626262",
      INIT_5A => X"6262626262626262626262727262626262626262626262626262626262626262",
      INIT_5B => X"6262626262626262626262627272626262626262626262626262626262626262",
      INIT_5C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6962151524152520052726262",
      INIT_5D => X"3110214152414131A3511196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5E => X"6262626262626262627272727272727272727272625282B32010514162626262",
      INIT_5F => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_60 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_61 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6541062415251524110627262",
      INIT_62 => X"4141514141413172A30075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_63 => X"6262626262626262627272727272727272727272625292920031415262626262",
      INIT_64 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_65 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_66 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6750051525152515241316262",
      INIT_67 => X"62414141413151B3401196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_68 => X"62626262626262626262727272727272727272726262A3720041415262626262",
      INIT_69 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_6A => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_6B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A65310525251525252526262",
      INIT_6C => X"62414141414193820096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6D => X"62626262626262626262526272727272727272626262B3610041415262626262",
      INIT_6E => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_6F => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_70 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643206251525241526262",
      INIT_71 => X"624141413172A31033A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_72 => X"62626262626262626252627262626262626262626272B3510041415262626272",
      INIT_73 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_74 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_75 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696114152525241526262",
      INIT_76 => X"2041413152B3401196A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_77 => X"62626262626262625262B28252626262626262625282B3510041415262627352",
      INIT_78 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_79 => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_7A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6750062525241517262",
      INIT_7B => X"31513141A3610096A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7C => X"626262626262626252A2A25262626262626262526292B3410041316273723100",
      INIT_7D => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_7E => X"6262626262626262626262626262626262626262626262626262626262626262",
      INIT_7F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A62230525152314172",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"EC000000032022C0A400000000000002C00000160A00000000C0373C58000000",
      INITP_01 => X"500000000000004938000005FC00000006A844797800000000000004E000000B",
      INITP_02 => X"B4090001F00007000990FFFF400000000000003304120002D800000000207AC7",
      INITP_03 => X"1360B5F8800000000000000660290000C00018800880E1FDC000000000000029",
      INITP_04 => X"0000000C05F57F3FFFF95FFF9920B3FA00000000000000080A03C00000004E80",
      INITP_05 => X"FFE23D3FF97B13F4000000000000000480F2D76FFFFE3EFFA9FD6BF800000000",
      INITP_06 => X"000000000000000301F7184FFFFFC6BFF0F7C3D40000000000000002C2F7CA3F",
      INITP_07 => X"00BA7FBFFFF2AB7F4BF914D0000000000000000141782B3FFFF70D7FF1FD8780",
      INITP_08 => X"B5CC7940000000000000000045BE71FFFFFC36FCADF069000000000000000000",
      INITP_09 => X"0000000006AFFFFFFFFFFD3DCBB8790000000000000000002B3F9FFFFFFFEFF1",
      INITP_0A => X"FFFF900017224800000000000000000009C7FFFFFFFFC3C10FF4B00000000000",
      INITP_0B => X"000000000000000000A5FFFFFFFFDC002D50900000000000000000000103FFFF",
      INITP_0C => X"00117F0FFFFE80006C94000000000000000000000066FFFFFFFF04005C2E0000",
      INITP_0D => X"EC00000000000000000000000000A337FFF90000B80000000000000000000000",
      INITP_0E => X"0000000000019817FFF8BC041000000000000000000000000002DA1C00796000",
      INITP_0F => X"7B41ADD280000000000000000000000000005D541D0041F90000000000000000",
      INIT_00 => X"51413193820064A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_01 => X"626262626262625282C26152626262626262625282A3A3102041527352000041",
      INIT_02 => X"7262626272626262626262626262626262626262626262626262626262626262",
      INIT_03 => X"7262626262626262626262626262626262626262626262626262626262727272",
      INIT_04 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A68600625152521052",
      INIT_05 => X"413172930065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_06 => X"6262626262625272B29241626262626262625272A2B341005241312000104141",
      INIT_07 => X"7272728272626262626262626262626262626262626262626262626262626262",
      INIT_08 => X"7272626262626262626262626262626262626262626262626262626262627272",
      INIT_09 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A633316241623100",
      INIT_0A => X"3152A31043A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0B => X"6262626262625292B26142726262626262626292B35100414131202041524141",
      INIT_0C => X"7272727262626262626262626262626262626262626262626262626262626262",
      INIT_0D => X"0072726262626262626262626262626262626262626262626262626262626272",
      INIT_0E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696005152526210",
      INIT_0F => X"41821043A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_10 => X"62626262625272B29231626262626262625272A3720041514141415141414131",
      INIT_11 => X"7272626262626262626262626262626262626262626262626262626262626262",
      INIT_12 => X"1000416262626262626262626262626262626262626262626262626262626262",
      INIT_13 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6641062515252",
      INIT_14 => X"722065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_15 => X"62626262526292B35131726262626262625282A3101052414141414141414141",
      INIT_16 => X"6262626262626262626262626262626262626262626252626262626262626262",
      INIT_17 => X"6231205262626262626262625262626262626262626262626262626262626262",
      INIT_18 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6961130624152",
      INIT_19 => X"2065A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1A => X"626262625282B39221626262626262626262A382003141414141414141414151",
      INIT_1B => X"6262626262626262626262626262626262626252526262626262626262626262",
      INIT_1C => X"5252525262626262626262625231626262626262626262626262626262626262",
      INIT_1D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A68600515241",
      INIT_1E => X"64A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1F => X"626262526292B34131726262626262625262A351004141414141414141414110",
      INIT_20 => X"626262626262626262626262626262626262526282A2C2825262626262626262",
      INIT_21 => X"5252514152626262626262627210417252626262626262626262626262626262",
      INIT_22 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A643106252",
      INIT_23 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_24 => X"6262625272B3821062626262626262625272A341004141414141414141510074",
      INIT_25 => X"62626262626262626262626262626262525282A2B2B271626262626262626262",
      INIT_26 => X"4152525241626262626262627241007282525252525262626262626262626262",
      INIT_27 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A696113062",
      INIT_28 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_29 => X"6262526292B3204172626262626262526282A3311051414141414141521054A6",
      INIT_2A => X"626262626262626262626262626252527292A2C3A24142626262626262626262",
      INIT_2B => X"52515252415262626262626262621010A3A38272626252525252626262626262",
      INIT_2C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6960041",
      INIT_2D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_2E => X"62625272B341007262626262626262528292931010514141414141522032A6A6",
      INIT_2F => X"62626262626262626262626262627292B2B3B371004172626262626262626262",
      INIT_30 => X"625251525241526262626262626252101082A3B3B3B3A2928262626262626262",
      INIT_31 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A65300",
      INIT_32 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_33 => X"625252A372005172626262626262527282A3620031514141414151300096A6A6",
      INIT_34 => X"626262626262626262626252517292A2A2823000427252627262626262626262",
      INIT_35 => X"1062525152515162626262626252525210001041518292A2B2B2825262626262",
      INIT_36 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69622",
      INIT_37 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_38 => X"62529372003162626262626262527292A3620010514141414152410096A6A6A6",
      INIT_39 => X"6262626262626262626262624121101010001062725262726262626262626262",
      INIT_3A => X"0020625252524152626262626262515262412110101021416282725262626262",
      INIT_3B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_3D => X"627251002162626262626262526293A3510020514141415152310064A6A6A6A6",
      INIT_3E => X"6262626262626262626262626262524141527262526272726262626262626262",
      INIT_3F => X"8500306252525241626262626262524151525252626252525252526262626262",
      INIT_40 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_41 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_42 => X"521000415252626262626252629393310020524141513120100075A6A6A6A6A6",
      INIT_43 => X"6262626262626262626262626262626262626252627272626262626262626272",
      INIT_44 => X"A675003062525241416262626262625151525262626262626262626262626262",
      INIT_45 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_46 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_47 => X"203152524162626262625262A382200031524141523100324385A6A6A6A6A6A6",
      INIT_48 => X"6262626262626262626262626262626262625262727272626262626262626241",
      INIT_49 => X"A6A6850020625252314172626262626262626262626262626262626262626262",
      INIT_4A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_4C => X"5252524152626262625272A3620000415141415231007596A6A6A6A6A6A6A6A6",
      INIT_4D => X"6262626262626262626262626262626262626272727262626262626252524141",
      INIT_4E => X"A6A6A68522004162522052725262626262626262626262626262626262626262",
      INIT_4F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_50 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_51 => X"52514152626262625272934100105141414152410054A6A6A6A6A6A6A6A6A6A6",
      INIT_52 => X"6262626262626262626262626262626262526282726252525252525241415252",
      INIT_53 => X"A6A6A6A696430020525210626252626262626262626262626262626262626262",
      INIT_54 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_55 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_56 => X"525241626262625273822000316252514131100053A6A6A6A6A6A6A6A6A6A6A6",
      INIT_57 => X"6262626262626262626262626262626252628283313152514141515152525252",
      INIT_58 => X"A6A6A6A6A6A68632003031106262526262626262626262626262626262626262",
      INIT_59 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5B => X"5241526262626272510000414130102000004375A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5C => X"6262626262626262626262626262626252729341105252525252525252525252",
      INIT_5D => X"A6A6A6A6A6A6A6A6854310002072625262626262626262626262626262626262",
      INIT_5E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_5F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_60 => X"415262526272621000001011111122437596A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_61 => X"6262626262626262626262626262625262935100515252525252525252525252",
      INIT_62 => X"A6A6A6A6A6A6A6A6A6A685210020726252626262626262626262626262626262",
      INIT_63 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_64 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_65 => X"5262626272310043857474859696A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_66 => X"62626262626262626262626262625262A3620031624152525252525252525241",
      INIT_67 => X"A6A6A6A6A6A6A6A6A6A6A6957400107262526262525262626262626262626262",
      INIT_68 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_69 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6A => X"52627251100075A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6B => X"6262626262626262626262526262627251002062525252525252525252524151",
      INIT_6C => X"A6A6A6A6A6A6A6A6A6A6A6A6A696002072626262627272726252414152525252",
      INIT_6D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_6F => X"726220005495A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_70 => X"5151515252525252525252625131201000216252415252525252525252414162",
      INIT_71 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A62210516251413020201031415252525252",
      INIT_72 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_73 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_74 => X"31002285A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_75 => X"6252525252525252525241200000000041626252525252525252525252526262",
      INIT_76 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69632000011222101000010303141515262",
      INIT_77 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_78 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_79 => X"2275A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7A => X"1030304141313020101000437585756622101010304151526262526252513010",
      INIT_7B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6867585969695857564331100101010",
      INIT_7C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7E => X"95A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_7F => X"3322321111112232436495A6A6A6A6FFFF856443321100002020313110003274",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"00000000000000000000000076018A900000000000000000000000000000001E",
      INITP_01 => X"0000000000018000000000000000000000000000000000000001800000000000",
      INITP_02 => X"0000000000000000000000000000000000018000000000000000000000000000",
      INITP_03 => X"0000000000000000000180000000000000000000000000000000000000018000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A69596856443",
      INIT_01 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_02 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_03 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_04 => X"A6969695859596A6A6A6A6A6A6A6A6FFFFA6A6A696858575533321105485A6A6",
      INIT_05 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_06 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_07 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_08 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_09 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_0F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_10 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_11 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_12 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_13 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_14 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_15 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_16 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_17 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_18 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_19 => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1A => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1B => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1C => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1D => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6FFFFA6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1E => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_1F => X"A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(13 downto 3) => addra(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0001800000000000000000000000000000000000000180000000000000000000",
      INIT_01 => X"0000000000000000000000000001800000000000000000000000000000000000",
      INIT_02 => X"0000000000018000000000000000000000000000000000000001800000000000",
      INIT_03 => X"40000000000000000000000000000000000D85BD000000000000000000000000",
      INIT_04 => X"000000000000000005B247FCB00000000000000000000000000000000185F7E9",
      INIT_05 => X"5B773000620000000000000000000000000000001F7E0C01D000000000000000",
      INIT_06 => X"0000000000000000000000017586E00002C00000000000000000000000000000",
      INIT_07 => X"0000000840E18000040C0000000000000000000000000001940EC00006280000",
      INIT_08 => X"0116C000000000000000000000000023B3ED8000029C00000000000000000000",
      INIT_09 => X"000000000000036DBF9E0000009FD8000000000000000000000000DA8FC70000",
      INIT_0A => X"FC1800000057FE000000000000000000000000307F1C000000CFF00000000000",
      INIT_0B => X"000000000000000000000BDBF80000000073EF0000000000000000000000016D",
      INIT_0C => X"00003B0FC0000000002E5360000000000000000000001187E0000000001DF6C0",
      INIT_0D => X"001238C000000000000000000000763F80000000000761A00000000000000000",
      INIT_0E => X"0000000000031AFE00000000000B306000000000000000000000ED7F00000000",
      INIT_0F => X"000000006205FC1E0000000000000000000BB6FC000000003801103C00000000",
      INIT_10 => X"800000000000000000C5ABF0000000009B00980E0000000000000000002885F8",
      INIT_11 => X"01037FE00000000006C2CC028000000000000000010387E0000000007C825804",
      INIT_12 => X"03912C010000000000000000008EFFC00000000003614C01C000000000000000",
      INIT_13 => X"0000000001C8FF800000000001C07600E000000000000000037BFF8000000000",
      INIT_14 => X"000000000038B20080000000000000000611FF000000000000E0B600C0000000",
      INIT_15 => X"36000000000000000D03FF00000000000010170008000000000000000B83FF00",
      INIT_16 => X"2607FF00000000000000530037000000000000000707FF000000000000007F00",
      INIT_17 => X"000000000500000000000000160FFE0000000000000013000D00000000000000",
      INIT_18 => X"000000003C183C000000000000003A0007000000000000000C0FFE0000000000",
      INIT_19 => X"0000000000002D000400000000000001780F8E00000000000000280006800000",
      INIT_1A => X"03C0000000000003731772000000000000000D00038000000000000338622600",
      INIT_1B => X"E0FFFC4000000000000005800340000000000006E2FFF4800000000000000000",
      INIT_1C => X"78000500010000000000001FC7FFFE70000001FFC00004000000000000000001",
      INIT_1D => X"0000004F4FFFFFF0000034BB1E000E0001C000000000000FAFFFFF8800000C6C",
      INIT_1E => X"0000C3FE1180174000800000000000CE1FFFFF8C00005D9663000E0001A00000",
      INIT_1F => X"00D000000000017C1FFFFFC20003D7FFCCC012A0008000000000009CBFFFFFC2",
      INIT_20 => X"7FFFFFF5FFFE7FFFFD200BE000900000000000B8BFFFFFF9FC079FFFE8601B20",
      INIT_21 => X"FE4804F001700000000002F0BFFE7FE1FFFAFFFFFCD0098000700000000002F0",
      INIT_22 => X"000004E0FFFEFFF4FFFBFFFFFF2805F001C80000000007E0FFFE7FF1FFF1FFFF",
      INIT_23 => X"FFF7FFFFFF97FBBBFFB80000000005E0BFFEFFE4FFE9FFFFFF7601DBFFA00000",
      INIT_24 => X"FFD80000000001E09FFFFFF9FFC3FFFFFFD3FABBFFF40000000001E07FFFFFF0",
      INIT_25 => X"9FFFFFCDFFDFFEFFFF8BFDC7FFDC0000000007E01FFFFFC1FFD3FFFFFFBBFAC7",
      INIT_26 => X"FF8BFF57FFEC000000000DC00FFFFF8FFFC7F87FFF8BFF67FFFA0000000007C0",
      INIT_27 => X"000003C00FFFFFBBFFC7FFFFFF9BFF47FFFE000000000FC04FFFFFF3FFC7FFFF",
      INIT_28 => X"FFDFFFFFFFCBFFE7FFF7000000000BC007FFFF67FFC7FFFFFF8BFFE7FFF90000",
      INIT_29 => X"FFFF80000000178006FFF1EFFFC7FFFFFFFBFFBFFFF7000000001B800AFFFCEF",
      INIT_2A => X"01A20C3FFFF3FFFFFF37FFEBFFFE800000000B00020A62DFFFC7FFFFFFFBFFEF",
      INIT_2B => X"FE6FFFD3FFFB00000000370000707CFFFFE3FFFFFFB7FFDBFFFC000000002F00",
      INIT_2C => X"00000E000C019FFFFFF5FFFFFFEFFFFFFFFB000000005E00021FF5FFFFFDFFFF",
      INIT_2D => X"FEFE7FFFF89FFFEDFFFB00000000BC0007007FBFFEFEFFFFFE5FFFEDFFFA8000",
      INIT_2E => X"FFEB000000013C0007FFFE97F1BD9FFFFBBFFFEDFFEB000000011C0007FFFF1F",
      INIT_2F => X"0FFFFEDC1D7743FF14FFFFFDFFEB80000001BC0007FFFF8BF27EDFFFD37FFFED",
      INIT_30 => X"07FFFFF7800A800000007C000FFFFFDBE0DB8CB971FFFFF583CA800000017C00",
      INIT_31 => X"FFFFBCC007FFFFFFFFFFF9181FFFFFEE800AFFFF00007C000FFFFFF98FFFE8C0",
      INIT_32 => X"FFFFFFFFFFFFFFFE000A0000FFFFBCC007FFFFFFFFFFFF00FFFFFFEC000AFFFF",
      INIT_33 => X"000A000000003E4004FFFFFFFFFFFFFFFFFFFFFE000A00000000BE4005FFFFFF",
      INIT_34 => X"000FFFFFFFFFFFFFFFFFFFE80002800000003F40047FFFFFFFFFFFFFFFFFFFEC",
      INIT_35 => X"FFFFFFE8000380000000DF20001FFFFFFFFFFFFFFFFFFFE80003000000009F20",
      INIT_36 => X"00009F60007FFFFFFFFFFFFFFFFFFFEA000380000000DF60007FFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFE6000780000000DF2000FFFFFFFFFFFFFFFFFFFFEE000B0000",
      INIT_38 => X"001A00000000DFA801FFFFFFFFFFFFFFFFFFFFE6001D00000000DF9801FFFFFF",
      INIT_39 => X"03FFFFFFFFFFFFFFFFFFFFFA003400000000DFE003FFFFFFFFFFFFFFFFFFFFFA",
      INIT_3A => X"FFFFFFFB000E00000000FFD407FFFFFFFFFFFFFFFFFFFFFB000600000000FF9C",
      INIT_3B => X"00007FE6001FEBFFFFFFFFFFFFFFFFFB000800000000FFF000FFF3FFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFF3003E000000007ED60007D1FFFFFFFFFFFFFFFFF3001E0000",
      INIT_3D => X"003B00000000BC720002007FFFFFFFFFFFFFFFF3003A000000007C780001A0FF",
      INIT_3E => X"0000000607FFFFFFFFFFFFD3002B00000001F8380000001FFFFFFFFFFFFFFFD3",
      INIT_3F => X"FFFFFFBA002F00000000F0F800000000647FFFFFFFFFFF9B002B000000017878",
      INIT_40 => X"0001F0F00000000021FFE437FFFFFF30002800000001F0F00000000018007FFF",
      INIT_41 => X"020001000007FF4C00200000000131E000000000C000020007FFFF7400260000",
      INIT_42 => X"0038000000013BC000000000000000000000027C002200000000F1E000000000",
      INIT_43 => X"0000000000000100000002A8003E000000001BC0000000100000020000000208",
      INIT_44 => X"000002CC0096000000000FC000000010000000000000028C0032000000009BC0",
      INIT_45 => X"00002F400000000000300100000003CC019C000000004F4000000000000E0000",
      INIT_46 => X"00BA00000000014C03C00000000023000080000000768000000001CC03000000",
      INIT_47 => X"0B28000000001FC00000000000EE00200000014C056400000000078001400000",
      INIT_48 => X"0000000003E400000000028A1B940000000002C00008000002000000000000CC",
      INIT_49 => X"000003D868400000000005A00000000000080000000003CC1CB8000000000C00",
      INIT_4A => X"00000DCC00801000004080041A0004F811080000000005800100080000000000",
      INIT_4B => X"001C0000010007F07C50000000000FEA0040C00000030001810005386E000000",
      INIT_4C => X"8B200000000003F8000000000000000000800430F000000000000DFC001E0000",
      INIT_4D => X"000000000000000000200A5051400000000007FE000000000000000000400E50",
      INIT_4E => X"00BB0F13AC800000000002FC000000000000000000407B50060000000000017C",
      INIT_4F => X"000000B880000003F800000001981F50410000000000003C0000000600000000",
      INIT_50 => X"1400000002803497040000000000009D400000100200000001D038E998000000",
      INIT_51 => X"E00000000000005C180000040C00000006884DB6400000000000000C20000008",
      INIT_52 => X"B4090001F00007000990E200E000000000000027A41200021800000007204138",
      INIT_53 => X"122092078000000000000017F0290000C00018800E80D203C000000000000033",
      INIT_54 => X"00000008FDF0FF3FFFF9EDFF9620C4040000000000000005FA04C00000006B80",
      INIT_55 => X"FFE0E13FEC7B8C140000000000000005FCF127EFFFFF10FFAE7D440E00000000",
      INIT_56 => X"0000000000000003BFF7ADFFFFFA4A3FEAF684240000000000000000FEF67CBF",
      INIT_57 => X"8FBBFFFFFFF3487F2BF8BB9000000000000000015F7B765FFFFCA47FE1FD1868",
      INIT_58 => X"BDE649000000000000000000063FF1FFFFFC30FCDDF075800000000000000000",
      INIT_59 => X"0000000018EFFFFFFFFFE13EFBC1910000000000000000000B5F9FFFFFFFE1F0",
      INIT_5A => X"FFFFB3FFF7E3A000000000000000000009E7FFFFFFFFDBFFFF83640000000000",
      INIT_5B => X"00000000000000000009FFFFFFFF87FFEC8B000000000000000000000313FFFF",
      INIT_5C => X"00127F0FFFFE07FFE00C000000000000000000000054FFFFFFFF2FFFD9124000",
      INIT_5D => X"6400000000000000000000000005204FFFF8AFFF900000000000000000000000",
      INIT_5E => X"0000000000018C4FFFD03FFC200000000000000000000000000353BFFFFA7FFE",
      INIT_5F => X"6761E8CA80000000000000000000000000000E4381C5B7FC8000000000000000",
      INIT_60 => X"0000000000000000000000007E018C2C0000000000000000000000000000001A",
      INIT_61 => X"0000000000018000000000000000000000000000000000000001800000000000",
      INIT_62 => X"0000000000000000000000000000000000018000000000000000000000000000",
      INIT_63 => X"0000000000000000000180000000000000000000000000000000000000018000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F9C4FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFF87C8BFE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC3F8EC",
      INIT_05 => X"87F77FFFD1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE97E3FFFC7FFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFE177EFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFF57717FFFFFB25FFFFFFFFFFFFFFFFFFFFFFFFFFFC5DF5FFFFF867FFFF",
      INIT_08 => X"FECE1FFFFFFFFFFFFFFFFFFFFFFFFFD7EC1BFFFFFD8D7FFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFD2F406FFFFFFF4387FFFFFFFFFFFFFFFFFFFFFFFF4BB03BFFFF",
      INIT_0A => X"03FFFFFFFFA0F3FFFFFFFFFFFFFFFFFFFFFFFEBD80EFFFFFFF09F3FFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFF3F407FFFFFFFF807DFFFFFFFFFFFFFFFFFFFFFFFD7A",
      INIT_0C => X"FFFFC3B03FFFFFFFFFC63F9FFFFFFFFFFFFFFFFFFFFFE5D81FFFFFFFFFC13F3F",
      INIT_0D => X"FFE30FFFFFFFFFFFFFFFFFFFFFFF87407FFFFFFFFFE21FDFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFD5F01FFFFFFFFFFF18FFFFFFFFFFFFFFFFFFFFFFF0F80FFFFFFFF",
      INIT_0F => X"FFFFFFFFB7F887FBFFFFFFFFFFFFFFFFFFF0BD03FFFFFFFFFFF98FF7FFFFFFFF",
      INIT_10 => X"7FFFFFFFFFFFFFFFFF4E640FFFFFFFFF13FC87FCFFFFFFFFFFFFFFFFFFC2FA07",
      INIT_11 => X"FE03801FFFFFFFFFFF7C63FE7FFFFFFFFFFFFFFFFEA9781FFFFFFFFFF9FCD7FE",
      INIT_12 => X"FDDE6BFF7FFFFFFFFFFFFFFFFC9C803FFFFFFFFFFFFE43FF3FFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFF9E8007FFFFFFFFFFEFF29FF9FFFFFFFFFFFFFFFFC33007FFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFE721FFBFFFFFFFFFFFFFFFF89000FFFFFFFFFFFF4F31FFDFFFFFFF",
      INIT_15 => X"D5FFFFFFFFFFFFFFF10000FFFFFFFFFFFFFFB4FFD7FFFFFFFFFFFFFFF38000FF",
      INIT_16 => X"CE0000FFFFFFFFFFFFFF98FFF8FFFFFFFFFFFFFFE70000FFFFFFFFFFFFFF90FF",
      INIT_17 => X"FFFFD9FFFFFFFFFFFFFFFFFFE60001FFFFFFFFFFFFFFD0FFFCFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF3C0003FFFFFFFFFFFFFFCBFFFEFFFFFFFFFFFFFF8C0001FFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFCCFFFE7FFFFFFFFFFFFE780F81FFFFFFFFFFFFFFCFFFFC7FFFFF",
      INIT_1A => X"FF3FFFFFFFFFFFFC712FA5FFFFFFFFFFFFFFE8FFFEFFFFFFFFFFFFFCB84011FF",
      INIT_1B => X"E1FFFE7FFFFFFFFFFFFFEDFFFE3FFFFFFFFFFFFCE0FFF0FFFFFFFFFFFFFFECFF",
      INIT_1C => X"87FFECFFFFFFFFFFFFFFFFF7C3FFFE2FFFFFFE003FFFEDFFFF3FFFFFFFFFFFF9",
      INIT_1D => X"FFFFFF9F2FFFFF9FFFFFCEC6E1FFE5FFFFBFFFFFFFFFFFCF87FFFFB7FFFFF3FF",
      INIT_1E => X"FFFF75FF1E7FE6BFFF9FFFFFFFFFFF2E0FFFFFCBFFFFB4785CFFE5FFFF1FFFFF",
      INIT_1F => X"FF8FFFFFFFFFFE7C1FFFFFE5FFFC8FFFC33FE6DFFFFFFFFFFFFFFF9C5FFFFFED",
      INIT_20 => X"BFFFFFF200023FFFF8DFF19FFFCFFFFFFFFFFF38BFFFFFE603F99FFFF19FE21F",
      INIT_21 => X"FEB7F9AFFEEFFFFFFFFFFEF07FFFFFE200047FFFFE2FF19FFFDFFFFFFFFFFCF0",
      INIT_22 => X"FFFFF9E07FFC7FE7000DFFFFFE17F8AFFE67FFFFFFFFF8E07FFC7FE2000DFFFF",
      INIT_23 => X"001BFFFFFF0804E40077FFFFFFFFF9E07FFFFFE70013FFFFFF89FC840067FFFF",
      INIT_24 => X"0033FFFFFFFFF9E0BFFFFFE20033FFFFFFAC04A40023FFFFFFFFF9E0BFFFFFF3",
      INIT_25 => X"5FFFFFEA0037FCFFFF8402C0003BFFFFFFFFFDE01FFFFFEA0027FFFFFFC404A0",
      INIT_26 => X"FFC400F00019FFFFFFFFF3C00FFFFFD8003FFCFFFFC400C00011FFFFFFFFF9C0",
      INIT_27 => X"FFFFF3C007FFFFB4003FFFFFFFD400E0000DFFFFFFFFF3C02FFFFF94003FFCFF",
      INIT_28 => X"0037FFFFFF840060000DFFFFFFFFFBC003FFFF68003FFFFFFFC40060000CFFFF",
      INIT_29 => X"00047FFFFFFFE78004FFF1D00027FFFFFFC40068000EFFFFFFFFE78009FFFEF0",
      INIT_2A => X"01C01EC0001FFFFFFFA8003800047FFFFFFFF3000327A7A00033FFFFFF840038",
      INIT_2B => X"FF50003000067FFFFFFFE700007FFD000013FFFFFF88003800067FFFFFFFCF00",
      INIT_2C => X"FFFFCE00000180000008FFFFFE10001400067FFFFFFF9E00021FF200000BFFFF",
      INIT_2D => X"00037FFFF86000140007FFFFFFFF3C00000000400106FFFFFE2000140007FFFF",
      INIT_2E => X"0007FFFFFFFE7C00000001980E433FFFFA4000140007FFFFFFFE9C0000000080",
      INIT_2F => X"000001F001B8C3FFC300000400077FFFFFFE7C00000001F802C1DFFFE0800014",
      INIT_30 => X"7800000600067FFFFFFFBC000000003C1F7C79822E00000400067FFFFFFEBC00",
      INIT_31 => X"FFFF3CC000000000000007E7E000001600067FFFFFFFBC0000000007F0001D01",
      INIT_32 => X"00000000000000060006FFFFFFFF3CC000000000000000FF0000001400067FFF",
      INIT_33 => X"0006FFFFFFFF3EC00000000000000000000000060006FFFFFFFFBEC000000000",
      INIT_34 => X"0000000000000000000000140006FFFFFFFF3FC0000000000000000000000014",
      INIT_35 => X"000000140007FFFFFFFF3FC000000000000000000000001400077FFFFFFF3FC0",
      INIT_36 => X"FFFF3F800000000000000000000000160007FFFFFFFF3F800000000000000000",
      INIT_37 => X"0000000000000012000C7FFFFFFF3F8000000000000000000000001200067FFF",
      INIT_38 => X"0011FFFFFFFF3FB80000000000000000000000120008FFFFFFFF3F8800000000",
      INIT_39 => X"0000000000000000000000120013FFFFFFFF3F90000000000000000000000012",
      INIT_3A => X"000000130019FFFFFFFF3FDC0000000000000000000000130019FFFFFFFF3FC4",
      INIT_3B => X"FFFF3FE2000008000000000000000013001DFFFFFFFF3FC80000000000000000",
      INIT_3C => X"0000000000000013002FFFFFFFFF3ECA000010000000000000000013000FFFFF",
      INIT_3D => X"0028FFFFFFFFFC780002000000000000000000130029FFFFFFFF3C7000002000",
      INIT_3E => X"0000000000000000000000130028FFFFFFFE7838000000000000000000000013",
      INIT_3F => X"00000012002CFFFFFFFE70F800000000600000000000001B0028FFFFFFFE7878",
      INIT_40 => X"FFFE70F0000000000000000000000024002FFFFFFFFF70F00000000000000000",
      INIT_41 => X"000000000000004C0029FFFFFFFEB1E0000000000000000000000024002BFFFF",
      INIT_42 => X"0021FFFFFFFE7BC000000000000000000000004C0029FFFFFFFF71E000000000",
      INIT_43 => X"0000000000000000000000580021FFFFFFFF9BC0000000000000000000000058",
      INIT_44 => X"0000001C0081FFFFFFFFCFC000000010000000000000005C0021FFFFFFFF3BC0",
      INIT_45 => X"FFFFEFC000000000003001000000011C01CBFFFFFFFF9FC000000000000E0000",
      INIT_46 => X"00BA00000000019C02FFFFFFFFFFCBC000800000006E80000000011C03FFFFFF",
      INIT_47 => X"0BF3FFFFFFFFE30000000000006200200000019C05BFFFFFFFFFE74000400000",
      INIT_48 => X"0000000003040000000002DE1F43FFFFFFFFF20000080000024800000000009C",
      INIT_49 => X"000002D869E7FFFFFFFFFBA000000000000800000000029C14D7FFFFFFFFF280",
      INIT_4A => X"FFFFF3D400801000004080041A0005981BC7FFFFFFFFFBC00100080000000000",
      INIT_4B => X"001C0000010005309FCFFFFFFFFFF3EA0040C0000003000181000538474FFFFF",
      INIT_4C => X"FF9FFFFFFFFFF3FC000000000000000000800770FE9FFFFFFFFFF9F4001E0000",
      INIT_4D => X"000000000000000000200A707E3FFFFFFFFFFDFE000000000000000000400E70",
      INIT_4E => X"00AB0B717E7FFFFFFFFFFCFC000000000000000000407B707AFFFFFFFFFFFE7C",
      INIT_4F => X"FFFFFF7E80000003F800000001F81B72F8FFFFFFFFFFFE3C0000000600000000",
      INIT_50 => X"0400000002E02EE3D7FFFFFFFFFFFF1D400000100200000001503669E1FFFFFF",
      INIT_51 => X"9FFFFFFFFFFFFF9C180000040C00000007A85DCFEFFFFFFFFFFFFFEE20000008",
      INIT_52 => X"D4090001F00007000BD0D3FF3FFFFFFFFFFFFFE7241200021800000005E053FF",
      INIT_53 => X"17A0B7FEFFFFFFFFFFFFFFE7F02D0000C00018800B00E7FF7FFFFFFFFFFFFFCB",
      INIT_54 => X"FFFFFFF2FDF47F3FFFF9DDFF9420B7FCFFFFFFFFFFFFFFF9FA02C00000006680",
      INIT_55 => X"FFE1E53FEC7B67FBFFFFFFFFFFFFFFF9FCF0C7EFFFFF7EFFA57D37FBFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFC3FF71BDFFFF9AA3FF2F64FF3FFFFFFFFFFFFFFFEFEF63F3F",
      INIT_57 => X"2FBBFFFFFFF3C87F23FB9FDFFFFFFFFFFFFFFFFE1F7B411FFFF8047FC5FC8FE7",
      INIT_58 => X"7DE8FCBFFFFFFFFFFFFFFFFF97BFF1FFFFFC30FC9DF73E1FFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFE2AFFFFFFFFFE13FFBD1F8FFFFFFFFFFFFFFFFFFC3DF9FFFFFFFE1F1",
      INIT_5A => X"FFFF8FFFF70BCFFFFFFFFFFFFFFFFFFFF4C7FFFFFFFFC3FFFFB3F7FFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFF41FFFFFFFFB7FFEC9C2FFFFFFFFFFFFFFFFFFFFC63FFFF",
      INIT_5C => X"FFE07F0FFFFE97FFE503FFFFFFFFFFFFFFFFFFFFFF80FFFFFFFF6FFFD8013FFF",
      INIT_5D => X"4BFFFFFFFFFFFFFFFFFFFFFFFFF8207FFFF88FFF91FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFE003FFFE0BFFC8FFFFFFFFFFFFFFFFFFFFFFFFFFC5C7FFFFC3FFE",
      INIT_5F => X"80DFB0307FFFFFFFFFFFFFFFFFFFFFFFFFFF80607E110FFE3FFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFF81FFF0CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFE0007FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000010",
      INIT_05 => X"E0083FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0819FFF8FFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFF88F87FFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFF88FF9FFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFE23F8FFFFFC1FFFFF",
      INIT_08 => X"FF9F3FFFFFFFFFFFFFFFFFFFFFFFFFE01FF3FFFFFF30FFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFE10FFF7FFFFFFCFCFFFFFFFFFFFFFFFFFFFFFFFFF847FF7FFFF",
      INIT_0A => X"FFFFFFFFFFE7F9FFFFFFFFFFFFFFFFFFFFFFFC43FFFFFFFFFFE7E7FFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFF80FFFFFFFFFFFF3FCFFFFFFFFFFFFFFFFFFFFFFF887",
      INIT_0C => X"FFFFE47FFFFFFFFFFFFCFF3FFFFFFFFFFFFFFFFFFFFFF23FFFFFFFFFFFF8FE7F",
      INIT_0D => X"FFFF7FCFFFFFFFFFFFFFFFFFFFFFC8FFFFFFFFFFFFFE7F9FFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFE21FFFFFFFFFFFFFF3FE7FFFFFFFFFFFFFFFFFFFF90FFFFFFFFFF",
      INIT_0F => X"FFFFFFFFCFFF9FF9FFFFFFFFFFFFFFFFFFFC43FFFFFFFFFFFFFFBFF3FFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFF801FFFFFFFFFFFE1FFDFFDFFFFFFFFFFFFFFFFFFF107FF",
      INIT_11 => X"FE67FFFFFFFFFFFFFE7FCFFF7FFFFFFFFFFFFFFFFF10FFFFFFFFFFFFFCFFCFFE",
      INIT_12 => X"FFBFE7FFBFFFFFFFFFFFFFFFFE4F7FFFFFFFFFFFFF3FEFFF7FFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFC37FFFFFFFFFFFFFFDFE7FFBFFFFFFFFFFFFFFFFC9CFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFF7FFDFFFFFFFFFFFFFFFF96FFFFFFFFFFFFFFFFFE7FFBFFFFFFF",
      INIT_15 => X"E3FFFFFFFFFFFFFFF2FFFFFFFFFFFFFFFFFFF3FFCFFFFFFFFFFFFFFFF87FFFFF",
      INIT_16 => X"E1FFFFFFFFFFFFFFFFFFF3FFF9FFFFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFFF3FF",
      INIT_17 => X"FFFFFBFFFCFFFFFFFFFFFFFFC9FFFFFFFFFFFFFFFFFFFBFFFDFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFF83FFFFFFFFFFFFFFFFFFF9FFFCFFFFFFFFFFFFFFD3FFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFF9FFFEFFFFFFFFFFFFFF07F07FFFFFFFFFFFFFFFF9FFFEFFFFFF",
      INIT_1A => X"FE7FFFFFFFFFFFFC8E1FC3FFFFFFFFFFFFFFFDFFFE7FFFFFFFFFFFFE47800FFF",
      INIT_1B => X"19FFFCFFFFFFFFFFFFFFFCFFFF7FFFFFFFFFFFF91C7FF9FFFFFFFFFFFFFFFDFF",
      INIT_1C => X"FFFFFCFFFF3FFFFFFFFFFFE033FFFF7FFFFFFFFFFFFFFCFFFF7FFFFFFFFFFFF2",
      INIT_1D => X"FFFFFFC0CFFFFF9FFFFFFF01FFFFFCFFFF3FFFFFFFFFFFE067FFFF3FFFFFFFFF",
      INIT_1E => X"FFFFE3FF8FFFFCFFFFBFFFFFFFFFFF91DFFFFFDFFFFFF8003FFFFCFFFFBFFFFF",
      INIT_1F => X"FFDFFFFFFFFFFF03BFFFFFEFFFFFCFFFE7FFFE7FFF9FFFFFFFFFFF239FFFFFCF",
      INIT_20 => X"3FFFFFE7FFFF7FFFF9FFFF3FFFDFFFFFFFFFFE473FFFFFE7FFFF3FFFF3FFFF7F",
      INIT_21 => X"FE7FFF9FFFCFFFFFFFFFFC0F3FFFFFF7FFFEFFFFFCFFFFBFFFCFFFFFFFFFFE0F",
      INIT_22 => X"FFFFFC1F3FFE7FF3FFF9FFFFFF7FFF9FFFEFFFFFFFFFFC1F3FFE7FF7FFFCFFFF",
      INIT_23 => X"FFF3FFFFFFBFFF9FFFE7FFFFFFFFFC1F3FFFFFF3FFFBFFFFFF3FFFBFFFEFFFFF",
      INIT_24 => X"FFF7FFFFFFFFFC1F3FFFFFE7FFF7FFFFFF9FFFDFFFF7FFFFFFFFFC1F3FFFFFE7",
      INIT_25 => X"9FFFFFC7FFE7FFFFFFDFFFFFFFF3FFFFFFFFF81FBFFFFFE7FFF7FFFFFF9FFFDF",
      INIT_26 => X"FFDFFFEFFFFBFFFFFFFFF83FDFFFFFC7FFE7FCFFFFDFFFFFFFFBFFFFFFFFF83F",
      INIT_27 => X"FFFFF83FE7FFFF0FFFE7FFFFFFCFFFFFFFF9FFFFFFFFF83FCFFFFF8FFFE7FCFF",
      INIT_28 => X"FFE7FFFFFFDFFFFFFFFCFFFFFFFFF03FF3FFFE1FFFE7FFFFFFDFFFFFFFFDFFFF",
      INIT_29 => X"FFFEFFFFFFFFF07FF87FF83FFFF7FFFFFF9FFFF7FFFCFFFFFFFFF07FF1FFFC1F",
      INIT_2A => X"FE0001FFFFF3FFFFFF9FFFF7FFFEFFFFFFFFE4FFFC1FC07FFFF7FFFFFF9FFFF7",
      INIT_2B => X"FF3FFFFFFFFEFFFFFFFFC8FFFF8003FFFFFBFFFFFF3FFFF7FFFEFFFFFFFFE0FF",
      INIT_2C => X"FFFF91FFFFFE7FFFFFFDFFFFFE7FFFFBFFFEFFFFFFFFC1FFFDE00FFFFFF9FFFF",
      INIT_2D => X"FFFE7FFFFDFFFFFBFFFE7FFFFFFF83FFFFFFFFFFFFFCFFFFFCFFFFFBFFFE7FFF",
      INIT_2E => X"FFFE7FFFFFFF03FFFFFFFFBFFEFF3FFFF1FFFFFBFFFE7FFFFFFF23FFFFFFFFFF",
      INIT_2F => X"FFFFFF60007FE7FF8FFFFFFBFFFE7FFFFFFF03FFFFFFFF07FC7F8FFFE7FFFFFB",
      INIT_30 => X"FFFFFFF9FFFF7FFFFFFF03FFFFFFFFFFFFBFF07C1FFFFFFBFFFF7FFFFFFF03FF",
      INIT_31 => X"FFFF833FFFFFFFFFFFFFFFFFFFFFFFF9FFFF7FFFFFFF03FFFFFFFFFFFFFFFE00",
      INIT_32 => X"FFFFFFFFFFFFFFF9FFFF7FFFFFFF833FFFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFF",
      INIT_33 => X"FFFF7FFFFFFF813FFFFFFFFFFFFFFFFFFFFFFFF9FFFF7FFFFFFF013FFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFF7FFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFB",
      INIT_35 => X"FFFFFFFBFFFE7FFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFFBFFFEFFFFFFFF803F",
      INIT_36 => X"FFFF803FFFFFFFFFFFFFFFFFFFFFFFF9FFFE7FFFFFFF803FFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFF9FFFEFFFFFFFF803FFFFFFFFFFFFFFFFFFFFFFFF9FFFEFFFF",
      INIT_38 => X"FFFBFFFFFFFF8017FFFFFFFFFFFFFFFFFFFFFFF9FFFDFFFFFFFF8037FFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFF9FFFBFFFFFFFF801FFFFFFFFFFFFFFFFFFFFFFFF9",
      INIT_3A => X"FFFFFFF8FFFBFFFFFFFF800BFFFFFFFFFFFFFFFFFFFFFFF8FFFBFFFFFFFF801B",
      INIT_3B => X"FFFF800DFFFFF7FFFFFFFFFFFFFFFFF8FFFBFFFFFFFF800FFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFF8FFD9FFFFFFFF8125FFFFEFFFFFFFFFFFFFFFFFF8FFF9FFFF",
      INIT_3D => X"FFDDFFFFFFFF0387FFFDFFFFFFFFFFFFFFFFFFF8FFDDFFFFFFFF8387FFFFDFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFF8FFDDFFFFFFFF07C7FFFFFFFFFFFFFFFFFFFFFFF8",
      INIT_3F => X"FFFFFFF1FFD9FFFFFFFF0F07FFFFFFFF9FFFFFFFFFFFFFF0FFDDFFFFFFFF0787",
      INIT_40 => X"FFFE0F0FFFFFFFFFFFFFFFFFFFFFFFF3FFD9FFFFFFFE0F0FFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFE3FFDBFFFFFFFE4E1FFFFFFFFFFFFFFFFFFFFFFFE3FFD9FFFF",
      INIT_42 => X"FFDBFFFFFFFF043FFFFFFFFFFFFFFFFFFFFFFFC3FFDBFFFFFFFE0E1FFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFC7FFDBFFFFFFFF243FFFFFFFFFFFFFFFFFFFFFFFC7",
      INIT_44 => X"FFFFFFC3FF7BFFFFFFFF903FFFFFFFEFFFFFFFFFFFFFFFC3FFDBFFFFFFFF843F",
      INIT_45 => X"FFFFC03FFFFFFFFFFFCFFEFFFFFFFEC3FE73FFFFFFFFC03FFFFFFFFFFFF1FFFF",
      INIT_46 => X"FF7DFFFFFFFFFEC3FD93FFFFFFFFE43FFF7FFFFFFF9F7FFFFFFFFEC3FCD3FFFF",
      INIT_47 => X"F717FFFFFFFFF03FFFFFFFFFFFF1FFDFFFFFFEC3FB93FFFFFFFFF03FFFBFFFFF",
      INIT_48 => X"FFFFFFFFFC1BFFFFFFFFFDC1E637FFFFFFFFF93FFFF7FFFFFD87FFFFFFFFFFC3",
      INIT_49 => X"FFFFFD879C2FFFFFFFFFF81FFFFFFFFFFFF7FFFFFFFFFDC3EE27FFFFFFFFF93F",
      INIT_4A => X"FFFFF80BFF7FEFFFFFBF7FFBE5FFFB87E06FFFFFFFFFF81FFEFFF7FFFFFFFFFF",
      INIT_4B => X"FFE3FFFFFEFFFB0F009FFFFFFFFFF805FFBF3FFFFFFCFFFE7EFFFB8780DFFFFF",
      INIT_4C => X"013FFFFFFFFFF803FFFFFFFFFFFFFFFFFF7FFB0F01BFFFFFFFFFF203FFE1FFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFDFF70F837FFFFFFFFFF801FFFFFFFFFFFFFFFFFFBFF30F",
      INIT_4E => X"FF74F60E04FFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFBF860F867FFFFFFFFFFC83",
      INIT_4F => X"FFFFFF017FFFFFFC07FFFFFFFE67E60C0DFFFFFFFFFFFF43FFFFFFF9FFFFFFFF",
      INIT_50 => X"FBFFFFFFFDDFDC0033FFFFFFFFFFFFA0BFFFFFEFFDFFFFFFFEEFCE101BFFFFFF",
      INIT_51 => X"4FFFFFFFFFFFFFC267FFFFFBF3FFFFFFF9D7B80027FFFFFFFFFFFF90DFFFFFF7",
      INIT_52 => X"0BF6FFFE0FFFF8FFF72F30009FFFFFFFFFFFFFC81BEDFFFDE7FFFFFFFB9FB800",
      INIT_53 => X"EE5F60007FFFFFFFFFFFFFF00FD2FFFF3FFFE77FF77F30003FFFFFFFFFFFFFE4",
      INIT_54 => X"FFFFFFF9020980C000063E006EDF6001FFFFFFFFFFFFFFF205F93FFFFFFF9F7F",
      INIT_55 => X"001FF2C01984E003FFFFFFFFFFFFFFFC030CF8100000F9005C82E001FFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFE400807E00007C5C01909E007FFFFFFFFFFFFFFFC01087FC0",
      INIT_57 => X"90440000000C3780C407000FFFFFFFFFFFFFFFFF208480E000001B803203C00F",
      INIT_58 => X"021C007FFFFFFFFFFFFFFFFFC8400E000003CF03020E003FFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFF110000000001EC0043803FFFFFFFFFFFFFFFFFFE420600000001E0E",
      INIT_5A => X"0000700008C407FFFFFFFFFFFFFFFFFFF818000000003C00006003FFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFF8600000000600013001FFFFFFFFFFFFFFFFFFFFE0C0000",
      INIT_5C => X"FFF980F00001C80018FFFFFFFFFFFFFFFFFFFFFFFFE300000000C0002600FFFF",
      INIT_5D => X"87FFFFFFFFFFFFFFFFFFFFFFFFFCDF800007100063FFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFF0000000040031FFFFFFFFFFFFFFFFFFFFFFFFFFE200000000001",
      INIT_5F => X"003FC001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000E00007FFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => douta(0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_prim_width is
  port (
    ram_douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end wallnut_large_blk_mem_gen_prim_width;

architecture STRUCTURE of wallnut_large_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.wallnut_large_blk_mem_gen_prim_wrapper_init
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized0\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized1\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized2\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized4\ is
  port (
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(7 downto 0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7 downto 0),
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1\(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0),
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized5\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ena_array : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOPADOP(0) => DOPADOP(0),
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized6\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized7\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \wallnut_large_blk_mem_gen_prim_width__parameterized8\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \wallnut_large_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \wallnut_large_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \wallnut_large_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\wallnut_large_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end wallnut_large_blk_mem_gen_generic_cstr;

architecture STRUCTURE of wallnut_large_blk_mem_gen_generic_cstr is
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal ram_douta : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_8\ : STD_LOGIC;
begin
\bindec_a.bindec_inst_a\: entity work.wallnut_large_bindec
     port map (
      addra(3 downto 0) => addra(14 downto 11),
      ena_array(0) => ena_array(12)
    );
\has_mux_a.A\: entity work.wallnut_large_blk_mem_gen_mux
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(3 downto 0) => addra(14 downto 11),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      \douta[7]\(7) => \ramloop[5].ram.r_n_0\,
      \douta[7]\(6) => \ramloop[5].ram.r_n_1\,
      \douta[7]\(5) => \ramloop[5].ram.r_n_2\,
      \douta[7]\(4) => \ramloop[5].ram.r_n_3\,
      \douta[7]\(3) => \ramloop[5].ram.r_n_4\,
      \douta[7]\(2) => \ramloop[5].ram.r_n_5\,
      \douta[7]\(1) => \ramloop[5].ram.r_n_6\,
      \douta[7]\(0) => \ramloop[5].ram.r_n_7\,
      \douta[7]_0\(7) => \ramloop[4].ram.r_n_0\,
      \douta[7]_0\(6) => \ramloop[4].ram.r_n_1\,
      \douta[7]_0\(5) => \ramloop[4].ram.r_n_2\,
      \douta[7]_0\(4) => \ramloop[4].ram.r_n_3\,
      \douta[7]_0\(3) => \ramloop[4].ram.r_n_4\,
      \douta[7]_0\(2) => \ramloop[4].ram.r_n_5\,
      \douta[7]_0\(1) => \ramloop[4].ram.r_n_6\,
      \douta[7]_0\(0) => \ramloop[4].ram.r_n_7\,
      \douta[7]_1\(7) => \ramloop[3].ram.r_n_0\,
      \douta[7]_1\(6) => \ramloop[3].ram.r_n_1\,
      \douta[7]_1\(5) => \ramloop[3].ram.r_n_2\,
      \douta[7]_1\(4) => \ramloop[3].ram.r_n_3\,
      \douta[7]_1\(3) => \ramloop[3].ram.r_n_4\,
      \douta[7]_1\(2) => \ramloop[3].ram.r_n_5\,
      \douta[7]_1\(1) => \ramloop[3].ram.r_n_6\,
      \douta[7]_1\(0) => \ramloop[3].ram.r_n_7\,
      \douta[7]_2\(7) => \ramloop[2].ram.r_n_0\,
      \douta[7]_2\(6) => \ramloop[2].ram.r_n_1\,
      \douta[7]_2\(5) => \ramloop[2].ram.r_n_2\,
      \douta[7]_2\(4) => \ramloop[2].ram.r_n_3\,
      \douta[7]_2\(3) => \ramloop[2].ram.r_n_4\,
      \douta[7]_2\(2) => \ramloop[2].ram.r_n_5\,
      \douta[7]_2\(1) => \ramloop[2].ram.r_n_6\,
      \douta[7]_2\(0) => \ramloop[2].ram.r_n_7\,
      \douta[7]_3\(7) => \ramloop[1].ram.r_n_0\,
      \douta[7]_3\(6) => \ramloop[1].ram.r_n_1\,
      \douta[7]_3\(5) => \ramloop[1].ram.r_n_2\,
      \douta[7]_3\(4) => \ramloop[1].ram.r_n_3\,
      \douta[7]_3\(3) => \ramloop[1].ram.r_n_4\,
      \douta[7]_3\(2) => \ramloop[1].ram.r_n_5\,
      \douta[7]_3\(1) => \ramloop[1].ram.r_n_6\,
      \douta[7]_3\(0) => \ramloop[1].ram.r_n_7\,
      \douta[8]\(0) => \ramloop[5].ram.r_n_8\,
      \douta[8]_0\(0) => \ramloop[4].ram.r_n_8\,
      \douta[8]_1\(0) => \ramloop[3].ram.r_n_8\,
      \douta[8]_2\(0) => \ramloop[2].ram.r_n_8\,
      \douta[8]_3\(0) => \ramloop[1].ram.r_n_8\,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[0].ram.r\: entity work.wallnut_large_blk_mem_gen_prim_width
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      ram_douta(8 downto 0) => ram_douta(8 downto 0)
    );
\ramloop[1].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[1].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[1].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[1].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[1].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[1].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[1].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[1].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[2].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized1\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[2].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[2].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[2].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[2].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[2].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[2].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[2].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[3].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized2\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[3].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[3].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[3].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[3].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[3].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[3].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[3].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[3].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[3].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[4].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized3\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[4].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[4].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[4].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[4].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[4].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[4].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[5].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized4\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(7) => \ramloop[5].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(6) => \ramloop[5].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(5) => \ramloop[5].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(4) => \ramloop[5].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(3) => \ramloop[5].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(2) => \ramloop[5].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(1) => \ramloop[5].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\(0) => \ramloop[5].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[5].ram.r_n_8\,
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka
    );
\ramloop[6].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOADO(7) => \ramloop[6].ram.r_n_0\,
      DOADO(6) => \ramloop[6].ram.r_n_1\,
      DOADO(5) => \ramloop[6].ram.r_n_2\,
      DOADO(4) => \ramloop[6].ram.r_n_3\,
      DOADO(3) => \ramloop[6].ram.r_n_4\,
      DOADO(2) => \ramloop[6].ram.r_n_5\,
      DOADO(1) => \ramloop[6].ram.r_n_6\,
      DOADO(0) => \ramloop[6].ram.r_n_7\,
      DOPADOP(0) => \ramloop[6].ram.r_n_8\,
      addra(10 downto 0) => addra(10 downto 0),
      clka => clka,
      ena_array(0) => ena_array(12)
    );
\ramloop[7].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized6\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(9)
    );
\ramloop[8].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized7\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(10)
    );
\ramloop[9].ram.r\: entity work.\wallnut_large_blk_mem_gen_prim_width__parameterized8\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(0) => douta(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end wallnut_large_blk_mem_gen_top;

architecture STRUCTURE of wallnut_large_blk_mem_gen_top is
begin
\valid.cstr\: entity work.wallnut_large_blk_mem_gen_generic_cstr
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end wallnut_large_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of wallnut_large_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.wallnut_large_blk_mem_gen_top
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of wallnut_large_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of wallnut_large_blk_mem_gen_v8_4_4 : entity is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of wallnut_large_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of wallnut_large_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of wallnut_large_blk_mem_gen_v8_4_4 : entity is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of wallnut_large_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of wallnut_large_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of wallnut_large_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of wallnut_large_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     8.952978 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of wallnut_large_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of wallnut_large_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of wallnut_large_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of wallnut_large_blk_mem_gen_v8_4_4 : entity is "wallnut_large.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of wallnut_large_blk_mem_gen_v8_4_4 : entity is "wallnut_large.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 25600;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 25600;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of wallnut_large_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of wallnut_large_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of wallnut_large_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 25600;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 25600;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of wallnut_large_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of wallnut_large_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of wallnut_large_blk_mem_gen_v8_4_4 : entity is "artix7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of wallnut_large_blk_mem_gen_v8_4_4 : entity is "yes";
end wallnut_large_blk_mem_gen_v8_4_4;

architecture STRUCTURE of wallnut_large_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.wallnut_large_blk_mem_gen_v8_4_4_synth
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      clka => clka,
      douta(11 downto 0) => douta(11 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity wallnut_large is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of wallnut_large : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of wallnut_large : entity is "wallnut_large,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of wallnut_large : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of wallnut_large : entity is "blk_mem_gen_v8_4_4,Vivado 2020.1";
end wallnut_large;

architecture STRUCTURE of wallnut_large is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 15;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 15;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "9";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     8.952978 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "wallnut_large.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "wallnut_large.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 25600;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 25600;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 25600;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 25600;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "soft";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.wallnut_large_blk_mem_gen_v8_4_4
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      addrb(14 downto 0) => B"000000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => B"000000000000",
      dinb(11 downto 0) => B"000000000000",
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => NLW_U0_doutb_UNCONNECTED(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(14 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(14 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(14 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(14 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
