{
  "module_name": "sc.c",
  "hash_id": "774388d51419060acab329a7f46a8e15394b1d9f80df30d1f8c0ac2da2ff3c86",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/intel/iwlwifi/cfg/sc.c",
  "human_readable_source": "\n \n#include <linux/module.h>\n#include <linux/stringify.h>\n#include \"iwl-config.h\"\n#include \"iwl-prph.h\"\n#include \"fw/api/txq.h\"\n\n \n#define IWL_SC_UCODE_API_MAX\t83\n\n \n#define IWL_SC_UCODE_API_MIN\t82\n\n \n#define IWL_SC_NVM_VERSION\t\t0x0a1d\n\n \n#define IWL_SC_DCCM_OFFSET\t\t0x800000  \n#define IWL_SC_DCCM_LEN\t\t\t0x10000  \n#define IWL_SC_DCCM2_OFFSET\t\t0x880000\n#define IWL_SC_DCCM2_LEN\t\t0x8000\n#define IWL_SC_SMEM_OFFSET\t\t0x400000\n#define IWL_SC_SMEM_LEN\t\t\t0xD0000\n\n#define IWL_SC_A_FM_B_FW_PRE\t\t\"iwlwifi-sc-a0-fm-b0\"\n#define IWL_SC_A_FM_C_FW_PRE\t\t\"iwlwifi-sc-a0-fm-c0\"\n#define IWL_SC_A_HR_A_FW_PRE\t\t\"iwlwifi-sc-a0-hr-b0\"\n#define IWL_SC_A_HR_B_FW_PRE\t\t\"iwlwifi-sc-a0-hr-b0\"\n#define IWL_SC_A_GF_A_FW_PRE\t\t\"iwlwifi-sc-a0-gf-a0\"\n#define IWL_SC_A_GF4_A_FW_PRE\t\t\"iwlwifi-sc-a0-gf4-a0\"\n#define IWL_SC_A_WH_A_FW_PRE\t\t\"iwlwifi-sc-a0-wh-a0\"\n\n#define IWL_SC_A_FM_B_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_FM_B_FW_PRE \"-\" __stringify(api) \".ucode\"\n#define IWL_SC_A_FM_C_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_FM_C_FW_PRE \"-\" __stringify(api) \".ucode\"\n#define IWL_SC_A_HR_A_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_HR_A_FW_PRE \"-\" __stringify(api) \".ucode\"\n#define IWL_SC_A_HR_B_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_HR_B_FW_PRE \"-\" __stringify(api) \".ucode\"\n#define IWL_SC_A_GF_A_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_GF_A_FW_PRE \"-\" __stringify(api) \".ucode\"\n#define IWL_SC_A_GF4_A_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_GF4_A_FW_PRE \"-\" __stringify(api) \".ucode\"\n#define IWL_SC_A_WH_A_FW_MODULE_FIRMWARE(api) \\\n\tIWL_SC_A_WH_A_FW_PRE \"-\" __stringify(api) \".ucode\"\n\nstatic const struct iwl_base_params iwl_sc_base_params = {\n\t.eeprom_size = OTP_LOW_IMAGE_SIZE_32K,\n\t.num_of_queues = 512,\n\t.max_tfd_queue_size = 65536,\n\t.shadow_ram_support = true,\n\t.led_compensation = 57,\n\t.wd_timeout = IWL_LONG_WD_TIMEOUT,\n\t.max_event_log_size = 512,\n\t.shadow_reg_enable = true,\n\t.pcie_l1_allowed = true,\n};\n\n#define IWL_DEVICE_BZ_COMMON\t\t\t\t\t\t\\\n\t.ucode_api_max = IWL_SC_UCODE_API_MAX,\t\t\t\\\n\t.ucode_api_min = IWL_SC_UCODE_API_MIN,\t\t\t\\\n\t.led_mode = IWL_LED_RF_STATE,\t\t\t\t\t\\\n\t.nvm_hw_section_num = 10,\t\t\t\t\t\\\n\t.non_shared_ant = ANT_B,\t\t\t\t\t\\\n\t.dccm_offset = IWL_SC_DCCM_OFFSET,\t\t\t\t\\\n\t.dccm_len = IWL_SC_DCCM_LEN,\t\t\t\t\t\\\n\t.dccm2_offset = IWL_SC_DCCM2_OFFSET,\t\t\t\t\\\n\t.dccm2_len = IWL_SC_DCCM2_LEN,\t\t\t\t\\\n\t.smem_offset = IWL_SC_SMEM_OFFSET,\t\t\t\t\\\n\t.smem_len = IWL_SC_SMEM_LEN,\t\t\t\t\t\\\n\t.apmg_not_supported = true,\t\t\t\t\t\\\n\t.trans.mq_rx_supported = true,\t\t\t\t\t\\\n\t.vht_mu_mimo_supported = true,\t\t\t\t\t\\\n\t.mac_addr_from_csr = 0x30,\t\t\t\t\t\\\n\t.nvm_ver = IWL_SC_NVM_VERSION,\t\t\t\t\\\n\t.trans.rf_id = true,\t\t\t\t\t\t\\\n\t.trans.gen2 = true,\t\t\t\t\t\t\\\n\t.nvm_type = IWL_NVM_EXT,\t\t\t\t\t\\\n\t.dbgc_supported = true,\t\t\t\t\t\t\\\n\t.min_umac_error_event_table = 0xD0000,\t\t\t\t\\\n\t.d3_debug_data_base_addr = 0x401000,\t\t\t\t\\\n\t.d3_debug_data_length = 60 * 1024,\t\t\t\t\\\n\t.mon_smem_regs = {\t\t\t\t\t\t\\\n\t\t.write_ptr = {\t\t\t\t\t\t\\\n\t\t\t.addr = LDBG_M2S_BUF_WPTR,\t\t\t\\\n\t\t\t.mask = LDBG_M2S_BUF_WPTR_VAL_MSK,\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t\t.cycle_cnt = {\t\t\t\t\t\t\\\n\t\t\t.addr = LDBG_M2S_BUF_WRAP_CNT,\t\t\t\\\n\t\t\t.mask = LDBG_M2S_BUF_WRAP_CNT_VAL_MSK,\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.trans.umac_prph_offset = 0x300000,\t\t\t\t\\\n\t.trans.device_family = IWL_DEVICE_FAMILY_SC,\t\t\t\\\n\t.trans.base_params = &iwl_sc_base_params,\t\t\t\\\n\t.min_txq_size = 128,\t\t\t\t\t\t\\\n\t.gp2_reg_addr = 0xd02c68,\t\t\t\t\t\\\n\t.min_ba_txq_size = IWL_DEFAULT_QUEUE_SIZE_EHT,\t\t\t\\\n\t.mon_dram_regs = {\t\t\t\t\t\t\\\n\t\t.write_ptr = {\t\t\t\t\t\t\\\n\t\t\t.addr = DBGC_CUR_DBGBUF_STATUS,\t\t\t\\\n\t\t\t.mask = DBGC_CUR_DBGBUF_STATUS_OFFSET_MSK,\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.cycle_cnt = {\t\t\t\t\t\t\\\n\t\t\t.addr = DBGC_DBGBUF_WRAP_AROUND,\t\t\\\n\t\t\t.mask = 0xffffffff,\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.cur_frag = {\t\t\t\t\t\t\\\n\t\t\t.addr = DBGC_CUR_DBGBUF_STATUS,\t\t\t\\\n\t\t\t.mask = DBGC_CUR_DBGBUF_STATUS_IDX_MSK,\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t},\t\t\t\t\t\t\t\t\\\n\t.mon_dbgi_regs = {\t\t\t\t\t\t\\\n\t\t.write_ptr = {\t\t\t\t\t\t\\\n\t\t\t.addr = DBGI_SRAM_FIFO_POINTERS,\t\t\\\n\t\t\t.mask = DBGI_SRAM_FIFO_POINTERS_WR_PTR_MSK,\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t}\n\n#define IWL_DEVICE_SC\t\t\t\t\t\t\t\\\n\tIWL_DEVICE_BZ_COMMON,\t\t\t\t\t\t\\\n\t.ht_params = &iwl_22000_ht_params\n\n \n#define IWL_NUM_RBDS_SC_EHT\t\t(512 * 16)\n\nconst struct iwl_cfg_trans_params iwl_sc_trans_cfg = {\n\t.device_family = IWL_DEVICE_FAMILY_SC,\n\t.base_params = &iwl_sc_base_params,\n\t.mq_rx_supported = true,\n\t.rf_id = true,\n\t.gen2 = true,\n\t.integrated = true,\n\t.umac_prph_offset = 0x300000,\n\t.xtal_latency = 12000,\n\t.low_latency_xtal = true,\n\t.ltr_delay = IWL_CFG_TRANS_LTR_DELAY_2500US,\n};\n\nconst char iwl_sc_name[] = \"Intel(R) TBD Sc device\";\n\nconst struct iwl_cfg iwl_cfg_sc = {\n\t.fw_name_mac = \"sc\",\n\t.uhb_supported = true,\n\tIWL_DEVICE_SC,\n\t.features = IWL_TX_CSUM_NETIF_FLAGS | NETIF_F_RXCSUM,\n\t.num_rbds = IWL_NUM_RBDS_SC_EHT,\n};\n\nMODULE_FIRMWARE(IWL_SC_A_FM_B_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\nMODULE_FIRMWARE(IWL_SC_A_FM_C_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\nMODULE_FIRMWARE(IWL_SC_A_HR_A_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\nMODULE_FIRMWARE(IWL_SC_A_HR_B_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\nMODULE_FIRMWARE(IWL_SC_A_GF_A_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\nMODULE_FIRMWARE(IWL_SC_A_GF4_A_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\nMODULE_FIRMWARE(IWL_SC_A_WH_A_FW_MODULE_FIRMWARE(IWL_SC_UCODE_API_MAX));\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}