$date
	Mon Apr  9 17:09:03 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ns
$end
$scope module bench_top $end
$scope module uClockGen $end
$var reg 1 ! CLK_O $end
$var reg 1 " nRST_O $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uClock $end
$var wire 1 # CLK1_O $end
$var wire 1 $ CLK2_O $end
$var wire 1 % CLK_I $end
$var reg 2 & rCount [1:0] $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uCPU $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 8 ' DAT_I [7:0] $end
$var wire 8 ( DAT_O [7:0] $end
$var wire 1 ) INT_I $end
$var wire 1 * READY_I $end
$var wire 3 + STATE_O [2:0] $end
$var wire 1 , nRST_I $end
$var wire 1 - wALU_C $end
$var wire 8 . wALU_E [7:0] $end
$var wire 3 / wALU_OP [2:0] $end
$var wire 1 0 wALU_P $end
$var wire 1 1 wALU_S $end
$var wire 1 2 wALU_Z $end
$var wire 8 3 wBUS [7:0] $end
$var wire 1 4 wBusIn $end
$var wire 1 5 wBusOut $end
$var wire 1 6 wCSI_BusOut_Cond $end
$var wire 1 7 wCSI_BusOut_PCH $end
$var wire 1 8 wCSI_BusOut_PCL $end
$var wire 1 9 wCSI_BusOut_RegAlpha $end
$var wire 1 : wCSI_BusOut_RegBeta $end
$var wire 1 ; wCSI_BusOut_RegH $end
$var wire 1 < wCSI_BusOut_RegL $end
$var wire 1 = wCond $end
$var wire 2 > wCycle [1:0] $end
$var wire 1 ? wCycleC1 $end
$var wire 1 @ wCycleC2 $end
$var wire 1 A wCycleC3 $end
$var wire 2 B wCycleCtrl [1:0] $end
$var wire 1 C wCycleCtrl_PCC $end
$var wire 1 D wCycleCtrl_PCI $end
$var wire 1 E wCycleCtrl_PCR $end
$var wire 1 F wCycleCtrl_PCW $end
$var wire 1 G wD_ALUI $end
$var wire 1 H wD_ALUM $end
$var wire 1 I wD_ALUR $end
$var wire 1 J wD_CAL $end
$var wire 1 K wD_CALC $end
$var wire 1 L wD_DCR $end
$var wire 1 M wD_HLT $end
$var wire 1 N wD_INC $end
$var wire 1 O wD_INP $end
$var wire 1 P wD_JMP $end
$var wire 1 Q wD_JMPC $end
$var wire 1 R wD_JMP_CAL $end
$var wire 1 S wD_LMI $end
$var wire 1 T wD_LMR $end
$var wire 1 U wD_LRI $end
$var wire 1 V wD_LRM $end
$var wire 1 W wD_LRR $end
$var wire 1 X wD_NOP $end
$var wire 1 Y wD_OUT $end
$var wire 1 Z wD_RET $end
$var wire 1 [ wD_RETC $end
$var wire 1 \ wD_ROT $end
$var wire 1 ] wD_RST $end
$var wire 8 ^ wIR [7:0] $end
$var wire 1 _ wROT_C $end
$var wire 8 ` wROT_E [7:0] $end
$var wire 2 a wROT_OP [1:0] $end
$var wire 1 b wROT_P $end
$var wire 1 c wROT_S $end
$var wire 1 d wROT_Z $end
$var wire 1 e wRegAlpha_RD $end
$var wire 8 f wRegAlpha_Raw [7:0] $end
$var wire 1 g wRegAlpha_WR $end
$var wire 3 h wRegBank_ADDR [2:0] $end
$var wire 1 i wRegBank_DCR $end
$var wire 1 j wRegBank_Dst $end
$var wire 1 k wRegBank_DstA $end
$var wire 1 l wRegBank_INC $end
$var wire 1 m wRegBank_RD $end
$var wire 1 n wRegBank_Src $end
$var wire 1 o wRegBank_WR $end
$var wire 1 p wRegBeta_RD $end
$var wire 8 q wRegBeta_Raw [7:0] $end
$var wire 1 r wRegBeta_WR $end
$var wire 1 s wRegIR_RD $end
$var wire 1 t wRegIR_WR $end
$var wire 1 u wSEL_BusOut_Cond $end
$var wire 1 v wStack_HA $end
$var wire 1 w wStack_INCR $end
$var wire 1 x wStack_POP $end
$var wire 1 y wStack_PUSH $end
$var wire 1 z wStack_RD $end
$var wire 1 { wStack_WR $end
$var wire 3 | wState [2:0] $end
$var wire 1 } wStateSTOP $end
$var wire 1 ~ wStateT1 $end
$var wire 1 !" wStateT1I $end
$var wire 1 "" wStateT2 $end
$var wire 1 #" wStateT3 $end
$var wire 1 $" wStateT4 $end
$var wire 1 %" wStateT5 $end
$var wire 1 &" wStateWAIT $end
$var wire 1 '" wStatus_C $end
$var wire 1 (" wStatus_P $end
$var wire 1 )" wStatus_S $end
$var wire 1 *" wStatus_WR $end
$var wire 1 +" wStatus_Z $end
$var reg 1 ," SYNC_O $end
$scope module uDecode $end
$var wire 1 G D_ALUI_O $end
$var wire 1 H D_ALUM_O $end
$var wire 1 I D_ALUR_O $end
$var wire 1 K D_CALC_O $end
$var wire 1 J D_CAL_O $end
$var wire 1 L D_DCR_O $end
$var wire 1 M D_HLT_O $end
$var wire 1 N D_INC_O $end
$var wire 1 O D_INP_O $end
$var wire 1 Q D_JMPC_O $end
$var wire 1 P D_JMP_O $end
$var wire 1 S D_LMI_O $end
$var wire 1 T D_LMR_O $end
$var wire 1 U D_LRI_O $end
$var wire 1 V D_LRM_O $end
$var wire 1 W D_LRR_O $end
$var wire 1 X D_NOP_O $end
$var wire 1 Y D_OUT_O $end
$var wire 1 [ D_RETC_O $end
$var wire 1 Z D_RET_O $end
$var wire 1 \ D_ROT_O $end
$var wire 1 ] D_RST_O $end
$var wire 8 -" IR_I [7:0] $end
$var wire 1 ." wOP00 $end
$var wire 1 /" wOP01 $end
$var wire 1 0" wOP10 $end
$var wire 1 1" wOP11 $end
$upscope $end
$scope module uState $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 1 = COND_I $end
$var wire 2 2" CYCLE_O [1:0] $end
$var wire 1 G D_ALUI_I $end
$var wire 1 H D_ALUM_I $end
$var wire 1 I D_ALUR_I $end
$var wire 1 K D_CALC_I $end
$var wire 1 J D_CAL_I $end
$var wire 1 L D_DCR_I $end
$var wire 1 M D_HLT_I $end
$var wire 1 N D_INC_I $end
$var wire 1 O D_INP_I $end
$var wire 1 Q D_JMPC_I $end
$var wire 1 P D_JMP_I $end
$var wire 1 S D_LMI_I $end
$var wire 1 T D_LMR_I $end
$var wire 1 U D_LRI_I $end
$var wire 1 V D_LRM_I $end
$var wire 1 W D_LRR_I $end
$var wire 1 X D_NOP_I $end
$var wire 1 Y D_OUT_I $end
$var wire 1 [ D_RETC_I $end
$var wire 1 Z D_RET_I $end
$var wire 1 \ D_ROT_I $end
$var wire 1 ] D_RST_I $end
$var wire 1 ) INT_I $end
$var wire 1 * READY_I $end
$var wire 3 3" STATE_O [2:0] $end
$var wire 1 4" SYNC_I $end
$var wire 1 , nRST_I $end
$var reg 5 5" rState [4:0] $end
$scope function INT_Test $end
$var reg 1 6" INT $end
$var reg 5 7" INT_Test [4:0] $end
$upscope $end
$scope function WAIT_Test $end
$var reg 1 8" READY $end
$var reg 5 9" StateNext [4:0] $end
$var reg 5 :" StateWait [4:0] $end
$var reg 5 ;" WAIT_Test [4:0] $end
$upscope $end
$upscope $end
$scope module uStack $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 8 <" DAT_I [7:0] $end
$var wire 8 =" DAT_O [7:0] $end
$var wire 1 v HA_I $end
$var wire 1 w INCR_I $end
$var wire 1 x POP_I $end
$var wire 1 y PUSH_I $end
$var wire 1 z RD_I $end
$var wire 1 4" SYNC_I $end
$var wire 1 { WR_I $end
$var wire 1 , nRST_I $end
$var wire 8 >" wRDH [7:0] $end
$var wire 8 ?" wRDL [7:0] $end
$var reg 3 @" rStack_ndx [2:0] $end
$upscope $end
$scope module uRegBank $end
$var wire 3 A" ADDR_I [2:0] $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 1 B" CS_I $end
$var wire 8 C" DAT_I [7:0] $end
$var wire 8 D" DAT_O [7:0] $end
$var wire 1 i DCR_I $end
$var wire 1 l INC_I $end
$var wire 1 m RD_I $end
$var wire 1 4" SYNC_I $end
$var wire 1 o WR_I $end
$var wire 1 , nRST_I $end
$var wire 8 E" wCS [7:0] $end
$upscope $end
$scope module uRegAlpha $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 8 F" DAT_I [7:0] $end
$var wire 8 G" DAT_O [7:0] $end
$var wire 8 H" DAT_RAW_O [7:0] $end
$var wire 1 e RD_I $end
$var wire 1 4" SYNC_I $end
$var wire 1 g WR_I $end
$var wire 1 , nRST_I $end
$var reg 8 I" rTemp [7:0] $end
$upscope $end
$scope module uRegBeta $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 8 J" DAT_I [7:0] $end
$var wire 8 K" DAT_O [7:0] $end
$var wire 8 L" DAT_RAW_O [7:0] $end
$var wire 1 p RD_I $end
$var wire 1 4" SYNC_I $end
$var wire 1 r WR_I $end
$var wire 1 , nRST_I $end
$var reg 8 M" rTemp [7:0] $end
$upscope $end
$scope module uRegIR $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 8 N" DAT_I [7:0] $end
$var wire 8 O" DAT_O [7:0] $end
$var wire 8 P" DAT_RAW_O [7:0] $end
$var wire 1 s RD_I $end
$var wire 1 4" SYNC_I $end
$var wire 1 t WR_I $end
$var wire 1 , nRST_I $end
$var reg 8 Q" rTemp [7:0] $end
$upscope $end
$scope module uALU $end
$var wire 1 '" C_I $end
$var wire 1 - C_O $end
$var wire 8 R" E_O [7:0] $end
$var wire 3 S" OP_I [2:0] $end
$var wire 1 0 P_O $end
$var wire 1 1 S_O $end
$var wire 8 T" X_I [7:0] $end
$var wire 8 U" Y_I [7:0] $end
$var wire 1 2 Z_O $end
$var wire 1 V" wAdderCin $end
$var wire 1 W" wAdderCout $end
$var wire 8 X" wAdderE [7:0] $end
$var wire 1 Y" wOP_AC $end
$var wire 1 Z" wOP_AD $end
$var wire 1 [" wOP_CP $end
$var wire 1 \" wOP_ND $end
$var wire 1 ]" wOP_OR $end
$var wire 1 ^" wOP_SB $end
$var wire 1 _" wOP_SU $end
$var wire 1 `" wOP_XR $end
$upscope $end
$scope module uRotate $end
$var wire 1 '" C_I $end
$var wire 2 a" OP_I [1:0] $end
$var wire 1 (" P_I $end
$var wire 1 b P_O $end
$var wire 1 )" S_I $end
$var wire 1 c S_O $end
$var wire 8 b" X_I [7:0] $end
$var wire 1 +" Z_I $end
$var wire 1 d Z_O $end
$var reg 1 c" C_O $end
$var reg 8 d" E_O [7:0] $end
$upscope $end
$scope module uStatus $end
$var wire 8 e" BUS_O [7:0] $end
$var wire 1 - CF_I $end
$var wire 1 '" CF_O $end
$var wire 1 # CLK1_I $end
$var wire 1 $ CLK2_I $end
$var wire 1 0 PF_I $end
$var wire 1 (" PF_O $end
$var wire 1 u RD_I $end
$var wire 1 1 SF_I $end
$var wire 1 )" SF_O $end
$var wire 1 4" SYNC_I $end
$var wire 1 *" WR_I $end
$var wire 1 2 ZF_I $end
$var wire 1 +" ZF_O $end
$var wire 1 , nRST_I $end
$var reg 4 f" rStatus [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module bench_top $end
$scope module uROM $end
$var wire 13 g" ADDR_I [12:0] $end
$var wire 1 h" CS_I $end
$var wire 8 i" DAT_O [7:0] $end
$var wire 1 j" RD_I $end
$var wire 8 k" wCS [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx k"
xj"
bx i"
xh"
bx g"
bx f"
bx e"
bx d"
xc"
bx b"
bx a"
x`"
x_"
x^"
x]"
x\"
x["
xZ"
xY"
bx X"
xW"
xV"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
b0 O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
zB"
bx A"
bx @"
bx ?"
b0xxxxxx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
x8"
bx 7"
x6"
bx 5"
x4"
bx 3"
bx 2"
x1"
x0"
x/"
x."
bx -"
x,"
x+"
x*"
x)"
x("
x'"
x&"
x%"
x$"
x#"
x""
x!"
x~
x}
bx |
z{
xz
zy
zx
xw
xv
zu
xt
0s
xr
bx q
xp
xo
xn
xm
zl
xk
xj
zi
bx h
xg
bx f
ze
xd
xc
xb
bx a
bx `
x_
bx ^
x]
x\
x[
xZ
xY
xX
xW
xV
xU
xT
xS
xR
xQ
xP
xO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
b0x B
xA
x@
x?
bx >
x=
x<
x;
x:
x9
x8
x7
x6
x5
x4
bx 3
x2
x1
x0
bx /
bx .
x-
1,
bx +
1*
0)
bx (
bx '
b0 &
0%
0$
0#
1"
0!
$end
#50
1#
b1 &
1!
1%
#100
0!
0%
#150
0#
b10 &
1!
1%
#200
0!
0%
#250
0c"
0_
0V"
0'"
0b
0("
0d
0+"
0c
0)"
b0 f"
1$
b11 &
1!
1%
#300
0!
0%
#350
0$
b0 &
1!
1%
#400
0!
0%
#450
1#
b1 &
1!
1%
#500
0!
0%
#550
0#
b10 &
1!
1%
#600
0!
0%
#650
1$
b11 &
1!
1%
#700
0!
0%
#750
0$
b0 &
1!
1%
#800
0!
0%
#850
1#
b1 &
1!
1%
#900
0!
0%
#950
0#
b10 &
1!
1%
#1000
0!
0%
0"
0,
#1050
0c"
0_
b0 d"
b0 `
10
01
b0 .
b0 R"
b0 h
b0 A"
b0xxxx (
b0xxxx 3
b0xxxx <"
b0xxxx ="
b0xxxx C"
b0xxxx D"
b0xxxx F"
b0xxxx G"
b0xxxx J"
b0xxxx K"
b0xxxx N"
b0xxxx e"
0E
12
0m
b0 E"
0o
b0 X"
0W"
0p
0j
0;
0<
b0 B
0-
0F
0n
1Z"
0R
0*"
0k
1=
0_"
0\"
0]"
b11111111 k"
0:
09
0C
0Y"
0^"
0`"
0["
1j"
0T
0W
06
0J
0P
0K
0Q
0S
0U
0G
0\
0N
1X
0I
1."
0V
0H
0Y
0O
0Z
0]
0[
0L
01"
00"
0/"
b0 a
b0 a"
b0 /
b0 S"
0V"
b1110 '
b1110 i"
1h"
x'"
xb
x("
xd
x+"
xc
x)"
b0 g"
b0 @"
b0 I"
b0 f
b0 H"
b0 T"
b0 b"
b0 M"
b0 q
b0 L"
b0 U"
b0 Q"
0M
b0 ^
b0 -"
b0 P"
bx f"
1$
b11 &
1!
1%
#1100
0!
0%
#1150
0r
0g
0,"
04"
0$
b0 &
1!
1%
#1200
0!
0%
#1250
b0 (
05
b0 ?"
0z
b0 >"
0w
08
0v
07
0%"
04
0#"
0t
0&"
0!"
0""
0~
0A
0D
0?
0}
1$"
0@
b111 |
b111 3"
b111 +
b11 >
b11 2"
b11111 5"
1#
b1 &
1!
1%
#1300
0!
0%
#1350
0#
b10 &
1!
1%
#1400
0!
0%
#1450
0'"
1b
1("
1d
1+"
0c
0)"
b0xx0 3
b0xx0 <"
b0xx0 ="
b0xx0 C"
b0xx0 D"
b0xx0 F"
b0xx0 G"
b0xx0 J"
b0xx0 K"
b0xx0 N"
b0xx0 e"
b110 f"
1$
b11 &
1!
1%
#1500
0!
0%
#1550
0$
b0 &
1!
1%
#1600
0!
0%
#1650
1#
b1 &
1!
1%
#1700
0!
0%
#1750
0#
b10 &
1!
1%
#1800
0!
0%
#1850
1$
b11 &
1!
1%
#1900
0!
0%
#1950
0$
b0 &
1!
1%
#2000
0!
0%
#2050
1#
b1 &
1!
1%
#2100
0!
0%
#2150
0#
b10 &
1!
1%
#2200
0!
0%
#2250
1$
b11 &
1!
1%
#2300
0!
0%
#2350
0$
b0 &
1!
1%
#2400
0!
0%
#2450
1#
b1 &
1!
1%
#2500
0!
0%
#2550
0#
b10 &
1!
1%
#2600
0!
0%
#2650
1$
b11 &
1!
1%
#2700
0!
0%
#2750
0$
b0 &
1!
1%
#2800
0!
0%
#2850
1#
b1 &
1!
1%
#2900
0!
0%
#2950
0#
b10 &
1!
1%
#3000
0!
0%
1"
1,
#3050
0b
0("
0d
0+"
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
b0 f"
1$
b11 &
1!
1%
#3100
0!
0%
#3150
1,"
14"
0$
b0 &
1!
1%
#3200
0!
0%
#3250
15
b11111111 ?"
1z
18
1~
1D
1?
0$"
b10 |
b10 3"
b10 +
b0 >
b0 2"
b10 5"
1#
b1 &
1!
1%
#3300
0!
0%
#3350
0#
b10 &
1!
1%
#3400
0!
0%
#3450
1$
b11 &
1!
1%
#3500
0!
0%
#3550
0,"
04"
0$
b0 &
1!
1%
#3600
0!
0%
#3650
1#
b1 &
1!
1%
#3700
0!
0%
#3750
0#
b10 &
1!
1%
#3800
0!
0%
#3850
1$
b11 &
1!
1%
#3900
0!
0%
#3950
1,"
14"
0$
b0 &
1!
1%
#4000
0!
0%
#4050
15
b111111 >"
b0 ?"
1v
17
1z
08
1""
0~
b100 |
b100 3"
b100 +
b100 5"
1#
b1 &
1!
1%
#4100
0!
0%
#4150
0#
b10 &
1!
1%
#4200
0!
0%
#4250
1$
b11 &
1!
1%
#4300
0!
0%
#4350
1w
0,"
04"
0$
b0 &
1!
1%
#4400
0!
0%
#4450
1#
b1 &
1!
1%
#4500
0!
0%
#4550
0#
b10 &
1!
1%
#4600
0!
0%
#4650
1$
b11 &
1!
1%
#4700
0!
0%
#4750
0w
1,"
14"
0$
b0 &
1!
1%
#4800
0!
0%
#4850
05
1r
0z
b0 >"
b0 (
0v
07
b1110 3
b1110 <"
b1110 ="
b1110 C"
b1110 D"
b1110 F"
b1110 G"
b1110 J"
b1110 K"
b1110 N"
b1110 e"
1t
14
1#"
0""
b1 |
b1 3"
b1 +
b1 5"
1#
b1 &
1!
1%
#4900
0!
0%
#4950
0#
b10 &
1!
1%
#5000
0!
0%
#5050
b1110 .
b1110 R"
b0 a
b0 a"
0*"
02
1U
0\
0X
b1110 X"
b1110 M"
b1110 q
b1110 L"
b1110 U"
b1110 Q"
b1110 ^
b1110 -"
b1110 P"
1$
b11 &
1!
1%
#5100
0!
0%
#5150
0r
0,"
04"
0$
b0 &
1!
1%
#5200
0!
0%
#5250
1#
b1 &
1!
1%
#5300
0!
0%
#5350
0#
b10 &
1!
1%
#5400
0!
0%
#5450
1$
b11 &
1!
1%
#5500
0!
0%
#5550
1r
1,"
14"
0$
b0 &
1!
1%
#5600
0!
0%
#5650
b1 (
15
b11111111 ?"
1z
18
0r
1E
b1 3
b1 <"
b1 ="
b1 C"
b1 D"
b1 F"
b1 G"
b1 J"
b1 K"
b1 N"
b1 e"
0t
1~
0D
0?
04
0#"
1@
b10 |
b10 3"
b10 +
b1 >
b1 2"
b1010 5"
1#
b1 &
1!
1%
#5700
0!
0%
#5750
0#
b10 &
1!
1%
#5800
0!
0%
#5850
b10101010 '
b10101010 i"
b1 g"
1$
b11 &
1!
1%
#5900
0!
0%
#5950
0,"
04"
0$
b0 &
1!
1%
#6000
0!
0%
#6050
1#
b1 &
1!
1%
#6100
0!
0%
#6150
0#
b10 &
1!
1%
#6200
0!
0%
#6250
1$
b11 &
1!
1%
#6300
0!
0%
#6350
1,"
14"
0$
b0 &
1!
1%
#6400
0!
0%
#6450
15
b0 (
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
b111111 >"
b0 ?"
1v
17
1z
08
1""
0~
b100 |
b100 3"
b100 +
b1100 5"
1#
b1 &
1!
1%
#6500
0!
0%
#6550
0#
b10 &
1!
1%
#6600
0!
0%
#6650
1$
b11 &
1!
1%
#6700
0!
0%
#6750
1w
0,"
04"
0$
b0 &
1!
1%
#6800
0!
0%
#6850
1#
b1 &
1!
1%
#6900
0!
0%
#6950
0#
b10 &
1!
1%
#7000
0!
0%
#7050
1$
b11 &
1!
1%
#7100
0!
0%
#7150
0w
1,"
14"
0$
b0 &
1!
1%
#7200
0!
0%
#7250
05
1r
0z
b0 >"
0v
07
b0 (
b10101010 3
b10101010 <"
b10101010 ="
b10101010 C"
b10101010 D"
b10101010 F"
b10101010 G"
b10101010 J"
b10101010 K"
b10101010 N"
b10101010 e"
14
1#"
0""
b1 |
b1 3"
b1 +
b1001 5"
b1001 ;"
b1000 :"
b1001 9"
18"
1#
b1 &
1!
1%
#7300
0!
0%
#7350
0#
b10 &
1!
1%
#7400
0!
0%
#7450
11
b10101010 .
b10101010 R"
b10101010 X"
b10101010 M"
b10101010 q
b10101010 L"
b10101010 U"
1$
b11 &
1!
1%
#7500
0!
0%
#7550
0r
0,"
04"
0$
b0 &
1!
1%
#7600
0!
0%
#7650
1#
b1 &
1!
1%
#7700
0!
0%
#7750
0#
b10 &
1!
1%
#7800
0!
0%
#7850
1$
b11 &
1!
1%
#7900
0!
0%
#7950
1r
1,"
14"
0$
b0 &
1!
1%
#8000
0!
0%
#8050
0r
b0 h
b0 A"
0o
1p
b10101010 3
b10101010 <"
b10101010 ="
b10101010 C"
b10101010 D"
b10101010 F"
b10101010 G"
b10101010 J"
b10101010 K"
b10101010 N"
b10101010 e"
0j
04
0#"
0%"
1$"
b111 |
b111 3"
b111 +
b1111 5"
1#
b1 &
1!
1%
#8100
0!
0%
#8150
0#
b10 &
1!
1%
#8200
0!
0%
#8250
1$
b11 &
1!
1%
#8300
0!
0%
#8350
0,"
04"
0$
b0 &
1!
1%
#8400
0!
0%
#8450
1#
b1 &
1!
1%
#8500
0!
0%
#8550
0#
b10 &
1!
1%
#8600
0!
0%
#8650
1$
b11 &
1!
1%
#8700
0!
0%
#8750
1,"
14"
0$
b0 &
1!
1%
#8800
0!
0%
#8850
0g
b1 h
b1 A"
1o
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
1j
0p
1%"
0$"
b101 |
b101 3"
b101 +
b1101 5"
1#
b1 &
1!
1%
#8900
0!
0%
#8950
0#
b10 &
1!
1%
#9000
0!
0%
#9050
1$
b11 &
1!
1%
#9100
0!
0%
#9150
0,"
04"
0$
b0 &
1!
1%
#9200
0!
0%
#9250
1#
b1 &
1!
1%
#9300
0!
0%
#9350
0#
b10 &
1!
1%
#9400
0!
0%
#9450
1$
b11 &
1!
1%
#9500
0!
0%
#9550
1,"
14"
0$
b0 &
1!
1%
#9600
0!
0%
#9650
b10 (
15
b10 3
b10 <"
b10 ="
b10 C"
b10 D"
b10 F"
b10 G"
b10 J"
b10 K"
b10 N"
b10 e"
b11111111 ?"
1z
b0 h
b0 A"
18
0o
0E
0j
1~
1D
1?
0%"
0@
b10 |
b10 3"
b10 +
b0 >
b0 2"
b10 5"
b10 7"
06"
1#
b1 &
1!
1%
#9700
0!
0%
#9750
0#
b10 &
1!
1%
#9800
0!
0%
#9850
b11000001 '
b11000001 i"
b10 g"
1$
b11 &
1!
1%
#9900
0!
0%
#9950
0,"
04"
0$
b0 &
1!
1%
#10000
0!
0%
#10050
1#
b1 &
1!
1%
#10100
0!
0%
#10150
0#
b10 &
1!
1%
#10200
0!
0%
#10250
1$
b11 &
1!
1%
#10300
0!
0%
#10350
1,"
14"
0$
b0 &
1!
1%
#10400
0!
0%
#10450
15
b0 (
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
b111111 >"
b0 ?"
1v
17
1z
08
1""
0~
b100 |
b100 3"
b100 +
b100 5"
1#
b1 &
1!
1%
#10500
0!
0%
#10550
0#
b10 &
1!
1%
#10600
0!
0%
#10650
1$
b11 &
1!
1%
#10700
0!
0%
#10750
1w
0,"
04"
0$
b0 &
1!
1%
#10800
0!
0%
#10850
1#
b1 &
1!
1%
#10900
0!
0%
#10950
0#
b10 &
1!
1%
#11000
0!
0%
#11050
1$
b11 &
1!
1%
#11100
0!
0%
#11150
0w
1,"
14"
0$
b0 &
1!
1%
#11200
0!
0%
#11250
05
1r
0z
b0 >"
b0 (
0v
07
b11000001 3
b11000001 <"
b11000001 ="
b11000001 C"
b11000001 D"
b11000001 F"
b11000001 G"
b11000001 J"
b11000001 K"
b11000001 N"
b11000001 e"
1t
14
1#"
0""
b1 |
b1 3"
b1 +
b1 5"
1#
b1 &
1!
1%
#11300
0!
0%
#11350
0#
b10 &
1!
1%
#11400
0!
0%
#11450
00
b11000001 .
b11000001 R"
0*"
1W
0U
0X
0I
0."
b11000001 X"
11"
00"
b11000001 M"
b11000001 q
b11000001 L"
b11000001 U"
b11000001 Q"
b11000001 ^
b11000001 -"
b11000001 P"
1$
b11 &
1!
1%
#11500
0!
0%
#11550
0r
0,"
04"
0$
b0 &
1!
1%
#11600
0!
0%
#11650
1#
b1 &
1!
1%
#11700
0!
0%
#11750
0#
b10 &
1!
1%
#11800
0!
0%
#11850
1$
b11 &
1!
1%
#11900
0!
0%
#11950
1r
1,"
14"
0$
b0 &
1!
1%
#12000
0!
0%
#12050
b1 h
b1 A"
1p
0o
1m
b11111111 E"
b11000001 3
b11000001 <"
b11000001 ="
b11000001 C"
b11000001 D"
b11000001 F"
b11000001 G"
b11000001 J"
b11000001 K"
b11000001 N"
b11000001 e"
0t
0j
1n
04
0#"
0%"
1$"
b111 |
b111 3"
b111 +
b111 5"
1#
b1 &
1!
1%
#12100
0!
0%
#12150
0#
b10 &
1!
1%
#12200
0!
0%
#12250
1$
b11 &
1!
1%
#12300
0!
0%
#12350
0r
0,"
04"
0$
b0 &
1!
1%
#12400
0!
0%
#12450
1#
b1 &
1!
1%
#12500
0!
0%
#12550
0#
b10 &
1!
1%
#12600
0!
0%
#12650
1$
b11 &
1!
1%
#12700
0!
0%
#12750
1r
1,"
14"
0$
b0 &
1!
1%
#12800
0!
0%
#12850
1g
b0 h
b0 A"
0r
1o
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
1j
0m
b0 E"
0p
1%"
0n
0$"
b101 |
b101 3"
b101 +
b101 5"
1#
b1 &
1!
1%
#12900
0!
0%
#12950
0#
b10 &
1!
1%
#13000
0!
0%
#13050
1$
b11 &
1!
1%
#13100
0!
0%
#13150
0,"
04"
0$
b0 &
1!
1%
#13200
0!
0%
#13250
1#
b1 &
1!
1%
#13300
0!
0%
#13350
0#
b10 &
1!
1%
#13400
0!
0%
#13450
1$
b11 &
1!
1%
#13500
0!
0%
#13550
1,"
14"
0$
b0 &
1!
1%
#13600
0!
0%
#13650
b11 (
15
b11 3
b11 <"
b11 ="
b11 C"
b11 D"
b11 F"
b11 G"
b11 J"
b11 K"
b11 N"
b11 e"
b11111111 ?"
1z
18
0o
0g
0j
1~
0%"
b10 |
b10 3"
b10 +
b10 5"
1#
b1 &
1!
1%
#13700
0!
0%
#13750
0#
b10 &
1!
1%
#13800
0!
0%
#13850
b11111111 '
b11111111 i"
b11 g"
1$
b11 &
1!
1%
#13900
0!
0%
#13950
0,"
04"
0$
b0 &
1!
1%
#14000
0!
0%
#14050
1#
b1 &
1!
1%
#14100
0!
0%
#14150
0#
b10 &
1!
1%
#14200
0!
0%
#14250
1$
b11 &
1!
1%
#14300
0!
0%
#14350
1,"
14"
0$
b0 &
1!
1%
#14400
0!
0%
#14450
15
b0 (
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
b111111 >"
b0 ?"
1v
17
1z
08
1""
0~
b100 |
b100 3"
b100 +
b100 5"
1#
b1 &
1!
1%
#14500
0!
0%
#14550
0#
b10 &
1!
1%
#14600
0!
0%
#14650
1$
b11 &
1!
1%
#14700
0!
0%
#14750
1w
0,"
04"
0$
b0 &
1!
1%
#14800
0!
0%
#14850
1#
b1 &
1!
1%
#14900
0!
0%
#14950
0#
b10 &
1!
1%
#15000
0!
0%
#15050
1$
b11 &
1!
1%
#15100
0!
0%
#15150
0w
1,"
14"
0$
b0 &
1!
1%
#15200
0!
0%
#15250
05
1r
0z
b0 >"
b0 (
0v
07
b11111111 3
b11111111 <"
b11111111 ="
b11111111 C"
b11111111 D"
b11111111 F"
b11111111 G"
b11111111 J"
b11111111 K"
b11111111 N"
b11111111 e"
1t
14
1#"
0""
b1 |
b1 3"
b1 +
b1 5"
1#
b1 &
1!
1%
#15300
0!
0%
#15350
0#
b10 &
1!
1%
#15400
0!
0%
#15450
b11111111 .
b11111111 R"
0W
b11111111 X"
0V
b11111111 M"
b11111111 q
b11111111 L"
b11111111 U"
b11111111 Q"
1M
b11111111 ^
b11111111 -"
b11111111 P"
1$
b11 &
1!
1%
#15500
0!
0%
#15550
0r
0,"
04"
0$
b0 &
1!
1%
#15600
0!
0%
#15650
1#
b1 &
1!
1%
#15700
0!
0%
#15750
0#
b10 &
1!
1%
#15800
0!
0%
#15850
1$
b11 &
1!
1%
#15900
0!
0%
#15950
1r
1,"
14"
0$
b0 &
1!
1%
#16000
0!
0%
#16050
0r
b0 3
b0 <"
b0 ="
b0 C"
b0 D"
b0 F"
b0 G"
b0 J"
b0 K"
b0 N"
b0 e"
0t
04
0#"
1}
b11 |
b11 3"
b11 +
b11 5"
1#
b1 &
1!
1%
#16100
0!
0%
#16150
0#
b10 &
1!
1%
#16200
0!
0%
#16250
1$
b11 &
1!
1%
#16300
0!
0%
#16350
0,"
04"
0$
b0 &
1!
1%
#16400
0!
0%
#16450
1#
b1 &
1!
1%
#16500
0!
0%
#16550
0#
b10 &
1!
1%
#16600
0!
0%
#16650
1$
b11 &
1!
1%
#16700
0!
0%
#16750
1,"
14"
0$
b0 &
1!
1%
#16800
0!
0%
#16850
1#
b1 &
1!
1%
#16900
0!
0%
#16950
0#
b10 &
1!
1%
#17000
0!
0%
#17050
1$
b11 &
1!
1%
#17100
0!
0%
#17150
0,"
04"
0$
b0 &
1!
1%
#17200
0!
0%
#17250
1#
b1 &
1!
1%
#17300
0!
0%
#17350
0#
b10 &
1!
1%
#17400
0!
0%
#17450
1$
b11 &
1!
1%
#17500
0!
0%
#17550
1,"
14"
0$
b0 &
1!
1%
#17600
0!
0%
#17650
1#
b1 &
1!
1%
#17700
0!
0%
#17750
0#
b10 &
1!
1%
#17800
0!
0%
#17850
1$
b11 &
1!
1%
#17900
0!
0%
#17950
0,"
04"
0$
b0 &
1!
1%
#18000
0!
0%
#18050
1#
b1 &
1!
1%
#18100
0!
0%
#18150
0#
b10 &
1!
1%
#18200
0!
0%
#18250
1$
b11 &
1!
1%
#18300
0!
0%
#18350
1,"
14"
0$
b0 &
1!
1%
#18400
0!
0%
#18450
1#
b1 &
1!
1%
#18500
0!
0%
#18550
0#
b10 &
1!
1%
#18600
0!
0%
#18650
1$
b11 &
1!
1%
#18700
0!
0%
#18750
0,"
04"
0$
b0 &
1!
1%
#18800
0!
0%
#18850
1#
b1 &
1!
1%
#18900
0!
0%
#18950
0#
b10 &
1!
1%
#19000
0!
0%
#19050
1$
b11 &
1!
1%
#19100
0!
0%
#19150
1,"
14"
0$
b0 &
1!
1%
#19200
0!
0%
#19250
1#
b1 &
1!
1%
#19300
0!
0%
#19350
0#
b10 &
1!
1%
#19400
0!
0%
#19450
1$
b11 &
1!
1%
#19500
0!
0%
#19550
0,"
04"
0$
b0 &
1!
1%
#19600
0!
0%
#19650
1#
b1 &
1!
1%
#19700
0!
0%
#19750
0#
b10 &
1!
1%
#19800
0!
0%
#19850
1$
b11 &
1!
1%
#19900
0!
0%
#19950
1,"
14"
0$
b0 &
1!
1%
#20000
0!
0%
