INFO: [HLS 200-10] Running 'D:/tool/vitis/Vitis_HLS/2022.2/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user '903855116' on host 'desktop-8hhif9v' (Windows NT_amd64 version 6.2) on Fri Jan 26 23:55:57 +0800 2024
INFO: [HLS 200-10] In directory 'G:/traffic_light_recognition/HLS/conv'
Sourcing Tcl script 'G:/traffic_light_recognition/HLS/conv/conv/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: source G:/traffic_light_recognition/HLS/conv/conv/solution1/csim.tcl
INFO: [HLS 200-1510] Running: open_project conv 
INFO: [HLS 200-10] Opening project 'G:/traffic_light_recognition/HLS/conv/conv'.
INFO: [HLS 200-1510] Running: set_top Conv 
INFO: [HLS 200-1510] Running: add_files conv_core.h 
INFO: [HLS 200-10] Adding design file 'conv_core.h' to the project
INFO: [HLS 200-1510] Running: add_files conv_core.cpp 
INFO: [HLS 200-10] Adding design file 'conv_core.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb main.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'G:/traffic_light_recognition/HLS/conv/conv/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./conv/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name Conv Conv 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Running Dispatch Server on port: 60746
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../conv_core.cpp in debug mode
   Generating csim.exe
In file included from D:/tool/vitis/Vitis_HLS/2022.2/include/floating_point_v7_1_bitacc_cmodel.h:149:0,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/hls_fpo.h:143,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/hls_half_fpo.h:18,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/hls_half.h:25,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/etc/ap_private.h:52,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/ap_common.h:666,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/ap_int.h:10,
                 from ../../../../conv_core.h:4,
                 from ../../../../conv_core.cpp:1:
D:/tool/vitis/Vitis_HLS/2022.2/include/gmp.h:58:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from D:/tool/vitis/Vitis_HLS/2022.2/include/hls_fpo.h:143:0,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/hls_half_fpo.h:18,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/hls_half.h:25,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/etc/ap_private.h:52,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/ap_common.h:666,
                 from D:/tool/vitis/Vitis_HLS/2022.2/include/ap_int.h:10,
                 from ../../../../conv_core.h:4,
                 from ../../../../conv_core.cpp:1:
D:/tool/vitis/Vitis_HLS/2022.2/include/floating_point_v7_1_bitacc_cmodel.h:141:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
1234
OUT[0][0][0]=146400.000000
OUT[0][1][0]=151200.000000
OUT[0][2][0]=156000.000000
OUT[0][3][0]=160800.000000
OUT[0][4][0]=165600.000000
OUT[0][5][0]=170400.000000
OUT[1][0][0]=194400.000000
OUT[1][1][0]=199200.000000
OUT[1][2][0]=204000.000000
OUT[1][3][0]=208800.000000
OUT[1][4][0]=213600.000000
OUT[1][5][0]=218400.000000
OUT[2][0][0]=242400.000000
OUT[2][1][0]=247200.000000
OUT[2][2][0]=252000.000000
OUT[2][3][0]=256800.000000
OUT[2][4][0]=261600.000000
OUT[2][5][0]=266400.000000
OUT[3][0][0]=290400.000000
OUT[3][1][0]=295200.000000
OUT[3][2][0]=300000.000000
OUT[3][3][0]=304800.000000
OUT[3][4][0]=309600.000000
OUT[3][5][0]=314400.000000
OUT[4][0][0]=338400.000000
OUT[4][1][0]=343200.000000
OUT[4][2][0]=348000.000000
OUT[4][3][0]=352800.000000
OUT[4][4][0]=357600.000000
OUT[4][5][0]=362400.000000
OUT[5][0][0]=386400.000000
OUT[5][1][0]=391200.000000
OUT[5][2][0]=396000.000000
OUT[5][3][0]=400800.000000
OUT[5][4][0]=405600.000000
OUT[5][5][0]=410400.000000
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.105 seconds; current allocated memory: 0.324 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 28.814 seconds; peak allocated memory: 681.871 MB.
