# system info clocksystem_tb on 2019.03.09.20:36:02
system_info:
name,value
DEVICE,EP2C20F484C7
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1552192561
#
#
# Files generated for clocksystem_tb on 2019.03.09.20:36:02
files:
filepath,kind,attributes,module,is_top
clocksystem/testbench/clocksystem_tb/simulation/clocksystem_tb.v,VERILOG,,clocksystem_tb,true
clocksystem/testbench/clocksystem_tb/simulation/submodules/clocksystem.v,VERILOG,,clocksystem,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,altera_avalon_clock_source,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,altera_avalon_reset_source,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/clocksystem_up_clocks_0.v,VERILOG,,clocksystem_up_clocks_0,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
clocksystem/testbench/clocksystem_tb/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
clocksystem_tb.clocksystem_inst,clocksystem
clocksystem_tb.clocksystem_inst.up_clocks_0,clocksystem_up_clocks_0
clocksystem_tb.clocksystem_inst.rst_controller,altera_reset_controller
clocksystem_tb.clocksystem_inst_clk_bfm,altera_avalon_clock_source
clocksystem_tb.clocksystem_inst_reset_bfm,altera_avalon_reset_source
