// Seed: 4148109451
module module_0 (
    output uwire id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input wire id_4
);
  assign id_2.id_3 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input wire id_3,
    input tri0 id_4,
    input tri id_5,
    input wand id_6,
    output supply0 id_7,
    input tri1 id_8,
    output tri id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    input tri1 id_13,
    input uwire id_14,
    output supply1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input uwire id_18,
    input tri0 id_19,
    input wor id_20,
    input tri0 id_21,
    input uwire id_22,
    input tri1 id_23,
    output supply0 id_24,
    input wire id_25,
    input wand id_26,
    output supply0 id_27,
    input supply1 id_28,
    output logic id_29,
    input uwire id_30,
    input wand id_31,
    input wor id_32,
    input tri0 id_33,
    output wand id_34,
    input wire id_35,
    input uwire id_36
);
  wire id_38;
  assign id_9  = id_31;
  assign id_17 = id_4;
  uwire id_39;
  tri1  id_40 = id_5 & id_4;
  module_0 modCall_1 (
      id_34,
      id_15,
      id_27,
      id_35,
      id_4
  );
  assign modCall_1.type_7 = 0;
  assign id_39 = 1'b0;
  always @(id_32) begin : LABEL_0
    id_29 <= -1;
  end
endmodule
