Timing Analyzer report for pdp8_top
Mon Jul 05 22:37:36 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 14. Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 15. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 16. Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 19. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 20. Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 21. Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 22. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 23. Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 24. Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 25. Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 26. Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 27. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 28. Slow 1200mV 85C Model Metastability Summary
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 36. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 37. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 38. Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 39. Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 40. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 41. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 42. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 43. Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 44. Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 45. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
 46. Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 47. Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 48. Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 49. Slow 1200mV 0C Model Removal: 'CLOCK_50'
 50. Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 51. Slow 1200mV 0C Model Metastability Summary
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 58. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 59. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 60. Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 61. Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 62. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 63. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 64. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'
 65. Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'
 66. Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 67. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
 68. Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 69. Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 70. Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'
 71. Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'
 72. Fast 1200mV 0C Model Removal: 'CLOCK_50'
 73. Fast 1200mV 0C Model Metastability Summary
 74. Multicorner Timing Analysis Summary
 75. Board Trace Model Assignments
 76. Input Transition Times
 77. Signal Integrity Metrics (Slow 1200mv 0c Model)
 78. Signal Integrity Metrics (Slow 1200mv 85c Model)
 79. Signal Integrity Metrics (Fast 1200mv 0c Model)
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths Summary
 87. Clock Status Summary
 88. Unconstrained Input Ports
 89. Unconstrained Output Ports
 90. Unconstrained Input Ports
 91. Unconstrained Output Ports
 92. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pdp8_top                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE15F23C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.46        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.4%      ;
;     Processor 3            ;  15.2%      ;
;     Processor 4            ;  13.6%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Name                                                                                                                               ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] }                                                                          ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] }                                                                          ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result } ;
; CLOCK_50                                                                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                                                                                                 ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ePDP8:iPDP8|eCPU:iCPU|rdb }                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                                                                                       ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 66.09 MHz  ; 66.09 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 116.14 MHz ; 116.14 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 294.55 MHz ; 294.55 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ;                                                ;
; 741.29 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -14.132 ; -10423.291    ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -10.017 ; -191.608      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.732  ; -110.862      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -9.657  ; -232.422      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.349  ; -1.532        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -2.138 ; -2.258        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.027 ; -0.027        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.283  ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 1.273  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.689  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                   ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.763 ; -3067.328     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.627 ; -26.728       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.364 ; -1.924        ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                   ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.147 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 1.053 ; 0.000         ;
; CLOCK_50                                                        ; 1.152 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2816.303     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -62.681       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.487 ; -34.201       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.408  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -14.132 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.173     ; 15.007     ;
; -14.031 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.300      ; 15.379     ;
; -13.857 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 15.209     ;
; -13.848 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 15.199     ;
; -13.811 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.173     ; 14.686     ;
; -13.784 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 15.136     ;
; -13.775 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 15.126     ;
; -13.733 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 15.085     ;
; -13.710 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.300      ; 15.058     ;
; -13.691 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.331      ; 15.023     ;
; -13.670 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 15.022     ;
; -13.592 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.956     ;
; -13.558 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.862     ;
; -13.556 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 14.936     ;
; -13.536 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 14.916     ;
; -13.518 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 14.862     ;
; -13.503 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 14.837     ;
; -13.497 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.863     ;
; -13.446 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.798     ;
; -13.445 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.796     ;
; -13.441 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.793     ;
; -13.437 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.788     ;
; -13.376 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.729     ;
; -13.373 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.725     ;
; -13.370 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.319      ; 14.690     ;
; -13.364 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.715     ;
; -13.347 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.715     ;
; -13.322 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.674     ;
; -13.308 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.660     ;
; -13.278 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.646     ;
; -13.277 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.645     ;
; -13.271 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.316      ; 14.635     ;
; -13.259 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.611     ;
; -13.243 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.611     ;
; -13.235 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 14.615     ;
; -13.232 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.600     ;
; -13.215 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 14.595     ;
; -13.176 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.542     ;
; -13.159 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.512     ;
; -13.144 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.188     ; 14.004     ;
; -13.078 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.327      ; 14.406     ;
; -13.067 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.419     ;
; -13.055 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.408     ;
; -13.052 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.405     ;
; -13.037 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.403     ;
; -13.034 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.385     ;
; -13.030 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.382     ;
; -13.016 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.543     ;
; -13.016 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.543     ;
; -13.007 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.360     ;
; -12.936 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.304     ;
; -12.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.292      ; 14.213     ;
; -12.902 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.488     ; 13.415     ;
; -12.897 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.249     ;
; -12.889 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.490     ; 13.400     ;
; -12.889 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.490     ; 13.400     ;
; -12.867 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.235     ;
; -12.866 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.234     ;
; -12.862 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.215     ;
; -12.838 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.191     ;
; -12.832 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.200     ;
; -12.823 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.188     ; 13.683     ;
; -12.821 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.320      ; 14.189     ;
; -12.794 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.147     ;
; -12.775 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.504     ; 13.272     ;
; -12.770 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 14.074     ;
; -12.748 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.275     ;
; -12.747 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.274     ;
; -12.746 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.273     ;
; -12.746 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.474     ; 13.273     ;
; -12.742 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 13.706     ;
; -12.741 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.037     ; 13.705     ;
; -12.731 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 14.075     ;
; -12.731 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.084     ;
; -12.718 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.333      ; 14.052     ;
; -12.716 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 14.082     ;
; -12.714 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 14.058     ;
; -12.688 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.155     ; 13.534     ;
; -12.687 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.326      ; 14.014     ;
; -12.686 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 14.039     ;
; -12.670 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 13.196     ;
; -12.670 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.475     ; 13.196     ;
; -12.666 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.343      ; 14.010     ;
; -12.656 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.304      ; 14.008     ;
; -12.621 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.490     ; 13.132     ;
; -12.620 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.490     ; 13.131     ;
; -12.619 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.490     ; 13.130     ;
; -12.619 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.490     ; 13.130     ;
; -12.618 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.318      ; 13.937     ;
; -12.618 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.319      ; 13.938     ;
; -12.615 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 13.563     ;
; -12.614 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.053     ; 13.562     ;
; -12.563 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.319      ; 13.883     ;
; -12.556 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.489     ; 13.068     ;
; -12.541 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 13.894     ;
; -12.539 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.020     ; 13.520     ;
; -12.523 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.604     ; 12.920     ;
; -12.473 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.305      ; 13.826     ;
; -12.470 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 13.758     ;
; -12.453 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.319      ; 13.773     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                                                       ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -10.017 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.284      ; 12.792     ;
; -9.569  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.284      ; 12.344     ;
; -9.523  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.285      ; 12.299     ;
; -9.206  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 11.346     ;
; -9.039  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.753      ; 12.283     ;
; -8.998  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 11.138     ;
; -8.843  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.302      ; 11.636     ;
; -8.840  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.663      ; 10.994     ;
; -8.775  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.300      ; 11.566     ;
; -8.716  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.648      ; 10.855     ;
; -8.705  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.285      ; 11.481     ;
; -8.549  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 10.689     ;
; -8.466  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 10.606     ;
; -8.350  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 10.490     ;
; -8.297  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.284      ; 11.072     ;
; -8.226  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 10.366     ;
; -8.074  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 10.214     ;
; -8.068  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.663      ; 10.222     ;
; -7.720  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.285      ; 10.496     ;
; -7.421  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.284      ; 10.196     ;
; -7.389  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.022      ; 9.902      ;
; -7.351  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.007      ; 9.849      ;
; -7.322  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.663      ; 9.476      ;
; -7.206  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.643      ; 10.340     ;
; -7.088  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 9.587      ;
; -6.999  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 9.498      ;
; -6.953  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.643      ; 10.087     ;
; -6.953  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.643      ; 10.087     ;
; -6.953  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.643      ; 10.087     ;
; -6.916  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 10.051     ;
; -6.916  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 10.051     ;
; -6.916  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.644      ; 10.051     ;
; -6.487  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 8.986      ;
; -6.408  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.185      ; 9.084      ;
; -6.397  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 3.112      ; 10.000     ;
; -6.378  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 8.877      ;
; -6.283  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.199      ; 8.973      ;
; -6.234  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.199      ; 8.924      ;
; -6.223  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.661      ; 9.375      ;
; -6.078  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.200      ; 8.769      ;
; -6.057  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.649      ; 8.197      ;
; -6.051  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 8.550      ;
; -6.051  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 8.550      ;
; -6.051  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 8.550      ;
; -6.016  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.659      ; 9.166      ;
; -5.974  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.008      ; 8.473      ;
; -5.956  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.234      ; 8.681      ;
; -5.712  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.564      ; 7.767      ;
; -5.659  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.218      ; 8.368      ;
; -5.656  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.022      ; 8.169      ;
; -5.656  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.022      ; 8.169      ;
; -5.607  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.660      ; 8.758      ;
; -5.597  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.550      ; 7.638      ;
; -5.557  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.217      ; 8.265      ;
; -5.449  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.556      ; 7.496      ;
; -5.423  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.564      ; 7.478      ;
; -5.370  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.563      ; 7.424      ;
; -5.229  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.175      ; 7.895      ;
; -5.166  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.201      ; 7.858      ;
; -5.144  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.177      ; 7.812      ;
; -5.138  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.556      ; 7.185      ;
; -5.121  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.702      ; 8.314      ;
; -5.055  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.556      ; 7.102      ;
; -5.041  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.192      ; 7.724      ;
; -5.008  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.054      ; 7.553      ;
; -5.006  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.191      ; 7.688      ;
; -4.992  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.215      ; 7.698      ;
; -4.940  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.564      ; 6.995      ;
; -4.918  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.188      ; 7.597      ;
; -4.904  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.200      ; 7.595      ;
; -4.886  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.191      ; 7.568      ;
; -4.848  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.583      ; 6.922      ;
; -4.827  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.301      ; 7.619      ;
; -4.779  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.187      ; 7.457      ;
; -4.774  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.564      ; 6.829      ;
; -4.744  ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.660      ; 7.895      ;
; -4.741  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.550      ; 6.782      ;
; -4.740  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.654      ; 7.885      ;
; -4.681  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.186      ; 7.358      ;
; -4.642  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.556      ; 6.689      ;
; -4.623  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.578      ; 6.692      ;
; -4.614  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.668      ; 7.773      ;
; -4.593  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.693      ; 7.777      ;
; -4.567  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.564      ; 6.622      ;
; -4.501  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.612      ; 6.604      ;
; -4.435  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.556      ; 6.482      ;
; -4.418  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.540      ; 6.449      ;
; -4.417  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.234      ; 7.142      ;
; -4.412  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.570      ; 6.473      ;
; -4.356  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.598      ; 6.445      ;
; -4.346  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.187      ; 7.024      ;
; -4.333  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.542      ; 6.366      ;
; -4.317  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.178      ; 6.986      ;
; -4.313  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.054      ; 6.858      ;
; -4.282  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.219      ; 6.992      ;
; -4.280  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.209      ; 6.980      ;
; -4.273  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.598      ; 6.362      ;
; -4.248  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.188      ; 6.927      ;
; -4.217  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.185      ; 6.893      ;
; -4.156  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.598      ; 6.245      ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.732 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.437      ; 9.298      ;
; -9.605 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.421      ; 9.155      ;
; -9.600 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 9.180      ;
; -9.562 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.189      ; 9.196      ;
; -9.473 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.398      ; 9.037      ;
; -9.449 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 9.028      ;
; -9.445 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.360      ; 8.969      ;
; -9.435 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.173      ; 9.053      ;
; -9.416 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.417      ; 9.183      ;
; -9.386 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.951      ;
; -9.357 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.427      ; 9.098      ;
; -9.318 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.344      ; 8.826      ;
; -9.289 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.401      ; 9.040      ;
; -9.255 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.361      ; 8.966      ;
; -9.254 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 8.833      ;
; -9.216 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.188      ; 8.849      ;
; -9.183 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.419      ; 8.768      ;
; -9.157 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.424      ; 8.931      ;
; -9.148 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.728      ;
; -9.139 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.874      ;
; -9.128 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.345      ; 8.823      ;
; -9.099 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.359      ; 8.622      ;
; -9.082 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.463      ; 8.674      ;
; -9.070 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.416      ; 8.836      ;
; -9.047 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.814      ; 8.990      ;
; -9.020 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.343      ; 8.691      ;
; -9.012 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.398      ; 8.731      ;
; -8.993 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.642      ;
; -8.978 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.791      ; 8.935      ;
; -8.958 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.414      ; 8.693      ;
; -8.950 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.440      ; 8.556      ;
; -8.931 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.334      ; 8.593      ;
; -8.925 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.376      ; 8.430      ;
; -8.913 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.829      ; 8.871      ;
; -8.912 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.215      ; 8.572      ;
; -8.909 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.422      ; 8.460      ;
; -8.909 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.360      ; 8.619      ;
; -8.896 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.857      ;
; -8.896 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.806      ; 8.868      ;
; -8.877 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.566      ; 8.888      ;
; -8.874 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.440      ; 8.628      ;
; -8.871 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.398      ; 8.590      ;
; -8.866 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.323      ; 8.499      ;
; -8.864 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.431      ; 8.461      ;
; -8.862 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.823      ;
; -8.857 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.359      ; 8.380      ;
; -8.841 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.816      ;
; -8.830 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.791      ;
; -8.818 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 8.340      ;
; -8.815 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.353      ; 8.334      ;
; -8.809 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.379      ; 8.317      ;
; -8.805 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.357      ; 8.506      ;
; -8.805 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.433      ; 8.367      ;
; -8.797 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.188      ; 8.430      ;
; -8.795 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.386      ; 8.345      ;
; -8.793 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.413      ; 8.527      ;
; -8.792 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.753      ;
; -8.770 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.731      ;
; -8.770 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.412      ; 8.503      ;
; -8.766 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.443      ; 8.559      ;
; -8.760 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.737      ; 8.661      ;
; -8.758 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.192      ; 8.395      ;
; -8.755 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.128      ; 8.328      ;
; -8.749 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.710      ;
; -8.748 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.723      ;
; -8.747 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.312      ;
; -8.743 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.581      ; 8.769      ;
; -8.731 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.794      ; 8.875      ;
; -8.726 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.755      ;
; -8.721 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.346      ; 8.395      ;
; -8.716 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.691      ;
; -8.698 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.791      ; 8.810      ;
; -8.697 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.672      ;
; -8.692 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.721      ;
; -8.678 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.341      ; 8.363      ;
; -8.660 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.689      ;
; -8.656 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.631      ;
; -8.650 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.424      ; 8.424      ;
; -8.648 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.609      ;
; -8.647 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.338      ; 8.295      ;
; -8.639 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.131      ; 8.215      ;
; -8.638 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.299      ; 8.101      ;
; -8.635 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.610      ;
; -8.627 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.814      ; 8.570      ;
; -8.626 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.752      ; 8.542      ;
; -8.622 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.651      ;
; -8.616 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.806      ; 8.743      ;
; -8.609 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.755      ; 8.528      ;
; -8.609 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.356      ; 8.315      ;
; -8.605 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.387      ; 8.342      ;
; -8.601 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.339      ; 8.069      ;
; -8.600 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.629      ;
; -8.599 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.791      ; 8.556      ;
; -8.599 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 8.560      ;
; -8.598 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.809      ; 8.757      ;
; -8.592 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a37~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.427      ; 8.333      ;
; -8.589 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.793      ; 8.696      ;
; -8.580 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.812      ; 8.742      ;
; -8.579 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.584      ; 8.608      ;
; -8.575 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.755      ; 8.494      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -9.657 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.644      ; 12.792     ;
; -9.209 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.644      ; 12.344     ;
; -9.163 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.645      ; 12.299     ;
; -8.679 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.113      ; 12.283     ;
; -8.483 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.662      ; 11.636     ;
; -8.415 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.660      ; 11.566     ;
; -8.345 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.645      ; 11.481     ;
; -7.937 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.644      ; 11.072     ;
; -7.360 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.645      ; 10.496     ;
; -7.174 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 11.346     ;
; -7.061 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.644      ; 10.196     ;
; -6.966 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 11.138     ;
; -6.846 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.003      ; 10.340     ;
; -6.808 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.695      ; 10.994     ;
; -6.684 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.680      ; 10.855     ;
; -6.593 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.003      ; 10.087     ;
; -6.593 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.003      ; 10.087     ;
; -6.593 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.003      ; 10.087     ;
; -6.556 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.004      ; 10.051     ;
; -6.556 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.004      ; 10.051     ;
; -6.556 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.004      ; 10.051     ;
; -6.517 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 10.689     ;
; -6.434 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 10.606     ;
; -6.318 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 10.490     ;
; -6.194 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 10.366     ;
; -6.048 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.545      ; 9.084      ;
; -6.042 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 10.214     ;
; -6.037 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.472      ; 10.000     ;
; -6.036 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.695      ; 10.222     ;
; -5.923 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.559      ; 8.973      ;
; -5.874 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.559      ; 8.924      ;
; -5.863 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.021      ; 9.375      ;
; -5.718 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.560      ; 8.769      ;
; -5.656 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.019      ; 9.166      ;
; -5.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.594      ; 8.681      ;
; -5.357 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.054      ; 9.902      ;
; -5.319 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.039      ; 9.849      ;
; -5.299 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.578      ; 8.368      ;
; -5.290 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.695      ; 9.476      ;
; -5.247 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.020      ; 8.758      ;
; -5.197 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.577      ; 8.265      ;
; -5.056 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 9.587      ;
; -4.967 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 9.498      ;
; -4.869 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.535      ; 7.895      ;
; -4.806 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.561      ; 7.858      ;
; -4.784 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.537      ; 7.812      ;
; -4.761 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.062      ; 8.314      ;
; -4.693 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.301      ;
; -4.681 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.552      ; 7.724      ;
; -4.646 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.551      ; 7.688      ;
; -4.632 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.575      ; 7.698      ;
; -4.558 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.548      ; 7.597      ;
; -4.544 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.560      ; 7.595      ;
; -4.526 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.551      ; 7.568      ;
; -4.467 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.661      ; 7.619      ;
; -4.455 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 8.986      ;
; -4.436 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.044      ;
; -4.430 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.038      ;
; -4.419 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.547      ; 7.457      ;
; -4.415 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.023      ;
; -4.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.015      ;
; -4.398 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 5.006      ;
; -4.384 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.020      ; 7.895      ;
; -4.380 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.014      ; 7.885      ;
; -4.346 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 8.877      ;
; -4.321 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.546      ; 7.358      ;
; -4.254 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.028      ; 7.773      ;
; -4.234 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 5.155      ;
; -4.233 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.053      ; 7.777      ;
; -4.230 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.241      ; 5.519      ;
; -4.169 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.777      ;
; -4.127 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 5.048      ;
; -4.121 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.393     ; 4.729      ;
; -4.080 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 5.001      ;
; -4.080 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.080     ; 5.001      ;
; -4.079 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 5.001      ;
; -4.057 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.594      ; 7.142      ;
; -4.025 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.681      ; 8.197      ;
; -4.019 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 8.550      ;
; -4.019 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 8.550      ;
; -4.019 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 8.550      ;
; -3.987 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.788      ; 7.813      ;
; -3.986 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.547      ; 7.024      ;
; -3.957 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.538      ; 6.986      ;
; -3.942 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 4.040      ; 8.473      ;
; -3.922 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.579      ; 6.992      ;
; -3.920 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.569      ; 6.980      ;
; -3.904 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 3.147      ; 8.089      ;
; -3.898 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.821      ;
; -3.897 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.820      ;
; -3.897 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.820      ;
; -3.895 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.818      ;
; -3.894 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.078     ; 4.817      ;
; -3.888 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.548      ; 6.927      ;
; -3.859 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.240      ; 5.147      ;
; -3.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.545      ; 6.893      ;
; -3.805 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -1.449     ; 2.857      ;
; -3.795 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.536      ; 6.822      ;
; -3.794 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.552      ; 6.837      ;
; -3.756 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.079     ; 4.678      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.349 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.272      ;
; -0.182 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.105      ;
; -0.180 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.103      ;
; -0.173 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.096      ;
; -0.170 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.093      ;
; -0.169 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.092      ;
; -0.158 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.081      ;
; -0.151 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 1.074      ;
; 0.014  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.909      ;
; 0.027  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.078     ; 0.896      ;
; 0.127  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.724      ; 1.088      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.138 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 2.851      ; 1.216      ;
; -1.619 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; -0.500       ; 2.851      ; 1.235      ;
; -0.120 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 2.866      ; 3.249      ;
; 0.433  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.099      ; 0.746      ;
; 0.436  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.436  ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.436  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.098      ; 0.746      ;
; 0.452  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                    ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.472      ; 1.178      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRWFAIL                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRWFAIL                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                       ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT08                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT08                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD09                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD09                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE15                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE15                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE16                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE16                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[0]                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[0]                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINFAIL                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINFAIL                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateDONE                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateDONE                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateRWFAIL                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateRWFAIL                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|abort                                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|abort                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[1] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[4] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[0]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[2]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[3]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[12]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[25]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[23]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|delayCount[24]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopWR                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                            ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii_new                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                              ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|e0_code                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|break                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.746      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.027 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.064      ; 3.779      ;
; 0.048  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.075      ; 3.865      ;
; 0.053  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.060      ; 3.855      ;
; 0.121  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.065      ; 3.928      ;
; 0.132  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.034      ; 3.908      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.049      ; 3.974      ;
; 0.191  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.065      ; 3.998      ;
; 0.229  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.019      ; 3.990      ;
; 0.241  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.713      ;
; 0.280  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.034      ; 4.056      ;
; 0.310  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.026      ; 4.078      ;
; 0.314  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.019      ; 4.075      ;
; 0.328  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.800      ;
; 0.328  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.066      ; 4.136      ;
; 0.357  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.829      ;
; 0.372  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.080      ; 4.194      ;
; 0.377  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.019      ; 4.138      ;
; 0.379  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.033      ; 4.154      ;
; 0.383  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.024      ; 4.149      ;
; 0.388  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.860      ;
; 0.393  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.024      ; 4.159      ;
; 0.400  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.872      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.874      ;
; 0.408  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.009      ; 4.159      ;
; 0.427  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.899      ;
; 0.439  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.911      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 0.746      ;
; 0.465  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.036      ; 4.243      ;
; 0.469  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.021      ; 4.232      ;
; 0.491  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.048      ; 4.281      ;
; 0.496  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.967      ;
; 0.518  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.989      ;
; 0.538  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.064      ; 4.344      ;
; 0.577  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.981      ; 4.300      ;
; 0.588  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.065      ; 4.395      ;
; 0.600  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.009      ; 4.351      ;
; 0.631  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.103      ;
; 0.633  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.105      ;
; 0.635  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.107      ;
; 0.635  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.107      ;
; 0.636  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.108      ;
; 0.657  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.066      ; 4.465      ;
; 0.673  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.065      ; 4.480      ;
; 0.684  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.156      ;
; 0.685  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 4.156      ;
; 0.693  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.021      ; 4.456      ;
; 0.707  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 4.178      ;
; 0.757  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.783      ; 3.782      ;
; 0.769  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 4.240      ;
; 0.775  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.719      ; 3.736      ;
; 0.777  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 4.248      ;
; 0.782  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.026      ; 4.550      ;
; 0.788  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.021      ; 4.551      ;
; 0.791  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 4.262      ;
; 0.799  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 4.270      ;
; 0.810  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.783      ; 3.835      ;
; 0.818  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.818  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.109      ;
; 0.819  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.110      ;
; 0.819  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.110      ;
; 0.820  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.292      ;
; 0.821  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.112      ;
; 0.822  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.294      ;
; 0.822  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.113      ;
; 0.824  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.296      ;
; 0.824  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.296      ;
; 0.825  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.297      ;
; 0.825  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.116      ;
; 0.825  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.079      ; 1.116      ;
; 0.839  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.065      ; 4.646      ;
; 0.846  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.060      ; 4.648      ;
; 0.860  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.719      ; 3.821      ;
; 0.898  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.955      ; 3.595      ;
; 0.904  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.376      ;
; 0.906  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.378      ;
; 0.908  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.380      ;
; 0.908  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.380      ;
; 0.909  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.381      ;
; 0.912  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.384      ;
; 0.914  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.386      ;
; 0.916  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.388      ;
; 0.916  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.388      ;
; 0.917  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 4.389      ;
; 0.931  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.060      ; 4.733      ;
; 0.948  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.034      ; 4.724      ;
; 0.956  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.024      ; 4.722      ;
; 0.988  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.507      ; 5.237      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.283 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 1.002      ; 1.027      ;
; 0.515 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.805      ;
; 0.531 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.821      ;
; 0.653 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.943      ;
; 0.659 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.949      ;
; 0.662 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.952      ;
; 0.670 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 0.960      ;
; 0.710 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.000      ;
; 0.724 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.014      ;
; 0.751 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.041      ;
; 0.914 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.078      ; 1.204      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 1.273 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.580      ; 3.595      ;
; 1.563 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.580      ; 3.885      ;
; 1.610 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.596      ; 3.948      ;
; 1.706 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.608      ; 4.056      ;
; 2.028 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.556      ; 4.326      ;
; 2.087 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.612      ; 4.441      ;
; 2.089 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.948      ; 3.779      ;
; 2.149 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.565      ; 4.456      ;
; 2.164 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.959      ; 3.865      ;
; 2.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.944      ; 3.855      ;
; 2.171 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.567      ; 4.480      ;
; 2.237 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.949      ; 3.928      ;
; 2.248 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.918      ; 3.908      ;
; 2.260 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.567      ; 3.039      ;
; 2.299 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.933      ; 3.974      ;
; 2.307 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.949      ; 3.998      ;
; 2.345 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.903      ; 3.990      ;
; 2.374 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.568      ; 4.684      ;
; 2.396 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.918      ; 4.056      ;
; 2.426 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.910      ; 4.078      ;
; 2.430 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.903      ; 4.075      ;
; 2.440 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.367      ; 3.039      ;
; 2.444 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.950      ; 4.136      ;
; 2.488 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.964      ; 4.194      ;
; 2.493 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.903      ; 4.138      ;
; 2.495 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.917      ; 4.154      ;
; 2.499 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.908      ; 4.149      ;
; 2.508 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.611      ; 4.861      ;
; 2.509 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.908      ; 4.159      ;
; 2.524 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.893      ; 4.159      ;
; 2.573 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.628      ; 4.943      ;
; 2.581 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.920      ; 4.243      ;
; 2.585 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.905      ; 4.232      ;
; 2.607 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.932      ; 4.281      ;
; 2.608 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.050      ; 5.400      ;
; 2.649 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.079      ; 5.470      ;
; 2.650 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.630      ; 5.022      ;
; 2.654 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.948      ; 4.344      ;
; 2.672 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.607      ; 5.021      ;
; 2.693 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.865      ; 4.300      ;
; 2.704 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.949      ; 4.395      ;
; 2.705 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.555      ; 5.002      ;
; 2.716 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.893      ; 4.351      ;
; 2.759 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.582      ; 5.083      ;
; 2.766 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.606      ; 5.114      ;
; 2.773 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.950      ; 4.465      ;
; 2.789 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.949      ; 4.480      ;
; 2.804 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.079      ; 3.095      ;
; 2.804 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.079      ; 3.095      ;
; 2.804 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.079      ; 3.095      ;
; 2.809 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.905      ; 4.456      ;
; 2.828 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.078      ; 3.118      ;
; 2.828 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.078      ; 3.118      ;
; 2.828 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.078      ; 3.118      ;
; 2.828 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.078      ; 3.118      ;
; 2.839 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.591      ; 5.172      ;
; 2.857 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.631      ; 5.230      ;
; 2.898 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.910      ; 4.550      ;
; 2.904 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.905      ; 4.551      ;
; 2.937 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.574      ; 5.253      ;
; 2.955 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.949      ; 4.646      ;
; 2.960 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.095      ; 5.797      ;
; 2.962 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.944      ; 4.648      ;
; 2.977 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.050      ; 5.769      ;
; 2.984 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.121     ; 3.095      ;
; 2.984 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.121     ; 3.095      ;
; 2.984 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.121     ; 3.095      ;
; 3.008 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.122     ; 3.118      ;
; 3.008 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.122     ; 3.118      ;
; 3.008 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.122     ; 3.118      ;
; 3.008 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.122     ; 3.118      ;
; 3.027 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.579      ; 5.348      ;
; 3.047 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.944      ; 4.733      ;
; 3.064 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.918      ; 4.724      ;
; 3.072 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.908      ; 4.722      ;
; 3.090 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.084      ; 5.916      ;
; 3.104 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.391      ; 5.237      ;
; 3.108 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.949      ; 4.799      ;
; 3.131 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.964      ; 4.837      ;
; 3.144 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.910      ; 4.796      ;
; 3.162 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.950      ; 4.854      ;
; 3.170 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.584      ; 5.496      ;
; 3.177 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.572      ; 5.491      ;
; 3.193 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.591      ; 5.526      ;
; 3.193 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.591      ; 5.526      ;
; 3.193 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.591      ; 5.526      ;
; 3.217 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 5.549      ;
; 3.217 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 5.549      ;
; 3.217 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 5.549      ;
; 3.217 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.590      ; 5.549      ;
; 3.222 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.586      ; 5.550      ;
; 3.223 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.917      ; 4.882      ;
; 3.242 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.893      ; 4.877      ;
; 3.294 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.903      ; 4.939      ;
; 3.308 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.917      ; 4.967      ;
; 3.318 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.932      ; 4.992      ;
; 3.324 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.920      ; 4.986      ;
; 3.330 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.895      ; 4.967      ;
; 3.361 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.924      ; 5.027      ;
; 3.376 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 3.056      ; 6.174      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.689 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.077      ; 2.296      ;
; 1.715 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.981      ; 2.226      ;
; 1.842 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.078      ; 2.450      ;
; 2.072 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 2.621      ;
; 2.101 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 2.696      ;
; 2.113 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.005      ; 2.648      ;
; 2.205 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 2.800      ;
; 2.256 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.967      ; 2.753      ;
; 2.262 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.064      ; 2.856      ;
; 2.276 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.552      ; 2.358      ;
; 2.316 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 2.843      ;
; 2.470 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.533      ; 2.533      ;
; 2.480 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 3.007      ;
; 2.528 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.077      ; 3.135      ;
; 2.544 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 2.685      ;
; 2.555 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 3.082      ;
; 2.567 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 3.116      ;
; 2.573 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.121      ;
; 2.587 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 3.127      ;
; 2.591 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.139      ;
; 2.591 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.009      ; 3.130      ;
; 2.594 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 3.143      ;
; 2.672 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.992      ; 3.194      ;
; 2.674 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.078      ; 3.282      ;
; 2.687 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.069      ; 3.286      ;
; 2.688 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.066      ; 3.284      ;
; 2.688 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.555      ; 2.773      ;
; 2.692 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.554      ; 2.776      ;
; 2.739 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.988      ; 3.257      ;
; 2.740 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.995      ; 3.265      ;
; 2.788 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.614      ; 2.932      ;
; 2.789 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 2.930      ;
; 2.884 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.997      ; 3.411      ;
; 2.907 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.981      ; 3.418      ;
; 2.914 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.634      ; 3.078      ;
; 2.976 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.217      ; 3.723      ;
; 2.976 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 3.497      ;
; 2.993 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 3.542      ;
; 2.999 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.547      ;
; 3.025 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.066      ; 3.621      ;
; 3.026 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.217      ; 3.773      ;
; 3.032 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.019      ; 3.581      ;
; 3.048 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.217      ; 3.795      ;
; 3.103 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.651      ;
; 3.115 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.492      ; 3.137      ;
; 3.122 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 3.717      ;
; 3.145 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.377      ; 3.052      ;
; 3.182 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.730      ;
; 3.219 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.007      ; 3.756      ;
; 3.238 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.006      ; 3.774      ;
; 3.239 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.008      ; 3.777      ;
; 3.280 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 3.875      ;
; 3.288 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 3.809      ;
; 3.299 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.984      ; 3.813      ;
; 3.349 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.051      ; 3.930      ;
; 3.392 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.982      ; 3.904      ;
; 3.396 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.051      ; 3.977      ;
; 3.402 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.217      ; 4.149      ;
; 3.406 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.973      ; 3.909      ;
; 3.432 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.987      ; 3.949      ;
; 3.450 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.511      ; 3.491      ;
; 3.467 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.077      ; 4.074      ;
; 3.479 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.850      ;
; 3.506 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 4.101      ;
; 3.507 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.973      ; 4.010      ;
; 3.524 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.991      ; 4.045      ;
; 3.535 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.089      ; 4.154      ;
; 3.540 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.051      ; 4.121      ;
; 3.542 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.054      ; 4.126      ;
; 3.544 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.995      ; 4.069      ;
; 3.546 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.994      ; 4.070      ;
; 3.569 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.995      ; 4.094      ;
; 3.571 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.994      ; 4.095      ;
; 3.580 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.984      ; 4.094      ;
; 3.599 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.098      ; 4.227      ;
; 3.602 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.514      ; 3.646      ;
; 3.611 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.712      ; 3.853      ;
; 3.620 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.502      ; 3.652      ;
; 3.624 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.501      ; 3.655      ;
; 3.625 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 4.223      ;
; 3.650 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.009      ; 4.189      ;
; 3.654 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.008      ; 4.192      ;
; 3.664 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.098      ; 4.292      ;
; 3.718 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.570      ; 3.818      ;
; 3.720 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.561      ; 3.811      ;
; 3.721 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.558      ; 3.809      ;
; 3.725 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.075      ; 4.330      ;
; 3.750 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 4.348      ;
; 3.750 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.068      ; 4.348      ;
; 3.751 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.065      ; 4.346      ;
; 3.764 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 4.126      ;
; 3.772 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.513      ; 3.815      ;
; 3.788 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.051      ; 4.369      ;
; 3.790 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.054      ; 4.374      ;
; 3.800 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 4.171      ;
; 3.804 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.012      ; 4.346      ;
; 3.806 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 4.347      ;
; 3.817 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.208      ; 4.555      ;
; 3.823 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.967      ; 4.320      ;
; 3.837 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.486      ; 3.853      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.763 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.705      ;
; -3.763 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.705      ;
; -3.763 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.705      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.739 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.681      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.593 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.435      ;
; -3.507 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.449      ;
; -3.507 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.449      ;
; -3.507 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.449      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.471 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 4.413      ;
; -3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 4.772      ;
; -3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 4.772      ;
; -3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 4.772      ;
; -3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 4.772      ;
; -3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 4.772      ;
; -3.421 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.350      ; 4.772      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.411 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.090      ; 4.253      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 4.289      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 4.289      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 4.289      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 4.289      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 4.289      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.096     ; 4.289      ;
; -3.384 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.091     ; 4.294      ;
; -3.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 4.289      ;
; -3.383 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchAddr                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.095     ; 4.289      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.292      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.292      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.292      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.292      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 4.292      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxReg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.300      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.300      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|eUART_RX:iUART_RX|rxReg[5] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.300      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.300      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.300      ;
; -3.372 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.300      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIexecute                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.292      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.292      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.292      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.292      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eSF:iSF|sfREG[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.080     ; 4.292      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.299      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.299      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.299      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.299      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.073     ; 4.299      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackSTATE.idle                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackSTATE.run                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[0]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[1]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[2]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackTIMER[3]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
; -3.371 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eBUSMUX:iBUSMUX|ackSTATE.done                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 4.298      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.627 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.776      ; 2.567      ;
; -2.514 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.750      ; 2.592      ;
; -2.464 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.755      ; 2.529      ;
; -2.445 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.776      ; 2.385      ;
; -2.439 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.777      ; 2.566      ;
; -2.332 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.750      ; 2.410      ;
; -2.282 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.755      ; 2.347      ;
; -2.261 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.853      ; 2.243      ;
; -2.259 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.830      ; 2.255      ;
; -2.257 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.777      ; 2.384      ;
; -2.201 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.605      ; 2.251      ;
; -2.105 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.830      ; 2.256      ;
; -2.079 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.853      ; 2.061      ;
; -2.077 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.830      ; 2.073      ;
; -2.074 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.773      ; 2.191      ;
; -2.067 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.833      ; 2.250      ;
; -2.039 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 2.185      ;
; -2.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.605      ; 2.069      ;
; -1.923 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.830      ; 2.074      ;
; -1.892 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.773      ; 2.009      ;
; -1.885 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.833      ; 2.068      ;
; -1.857 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.832      ; 2.003      ;
; -1.678 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.967      ; 2.178      ;
; -1.496 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.967      ; 1.996      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.862      ; 4.217      ;
; -0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.862      ; 4.217      ;
; -0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.862      ; 4.217      ;
; -0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.862      ; 4.217      ;
; -0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.862      ; 4.217      ;
; -0.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.861      ; 3.904      ;
; -0.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.861      ; 3.904      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.147 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.618      ;
; 0.147 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.229      ; 3.618      ;
; 0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.836      ;
; 0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.836      ;
; 0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.836      ;
; 0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.836      ;
; 0.364 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.230      ; 3.836      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                         ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.053 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.231      ; 1.814      ;
; 1.143 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.230      ; 1.903      ;
; 1.191 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.091      ; 1.812      ;
; 1.257 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.092      ; 1.879      ;
; 1.267 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.089      ; 1.886      ;
; 1.267 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.089      ; 1.886      ;
; 1.281 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.090      ; 1.901      ;
; 1.285 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.112      ; 1.927      ;
; 1.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.091      ; 1.968      ;
; 1.357 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.088      ; 1.975      ;
; 1.357 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.088      ; 1.975      ;
; 1.362 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.030      ; 1.922      ;
; 1.375 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.111      ; 2.016      ;
; 1.452 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.029      ; 2.011      ;
; 1.495 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.855      ; 1.880      ;
; 1.585 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.854      ; 1.969      ;
; 1.621 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.033      ; 2.184      ;
; 1.622 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.032      ; 2.184      ;
; 1.636 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.005      ; 2.171      ;
; 1.667 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.011      ; 2.208      ;
; 1.711 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.032      ; 2.273      ;
; 1.712 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.031      ; 2.273      ;
; 1.726 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.004      ; 2.260      ;
; 1.757 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.010      ; 2.297      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.152 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.444      ;
; 1.194 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 2.034      ;
; 1.194 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 2.034      ;
; 1.194 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 2.034      ;
; 1.194 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 2.034      ;
; 1.194 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.628      ; 2.034      ;
; 1.275 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.034      ;
; 1.275 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.034      ;
; 1.275 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.547      ; 2.034      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.376 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.080      ; 1.668      ;
; 1.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.700      ;
; 1.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.700      ;
; 1.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.700      ;
; 1.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.700      ;
; 1.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.700      ;
; 1.407 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.081      ; 1.700      ;
; 1.754 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.065      ;
; 1.754 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.065      ;
; 1.754 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.065      ;
; 1.754 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.065      ;
; 1.754 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.065      ;
; 1.754 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.099      ; 2.065      ;
; 2.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.354      ;
; 2.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.354      ;
; 2.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.354      ;
; 2.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.354      ;
; 2.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.354      ;
; 2.513 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.354      ;
; 2.526 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.629      ; 3.367      ;
; 2.528 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.356      ;
; 2.528 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.356      ;
; 2.528 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.356      ;
; 2.528 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.356      ;
; 2.528 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.356      ;
; 2.528 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.616      ; 3.356      ;
; 2.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 3.367      ;
; 2.563 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 3.367      ;
; 2.576 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.579      ; 3.367      ;
; 2.576 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.579      ; 3.367      ;
; 2.576 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.579      ; 3.367      ;
; 2.576 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.579      ; 3.367      ;
; 2.576 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.579      ; 3.367      ;
; 2.583 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.574      ; 3.369      ;
; 2.583 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.574      ; 3.369      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.006 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.354      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.137      ; 3.367      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.018 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.133      ; 3.363      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.367      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.367      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.367      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.136      ; 3.367      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
; 3.019 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.125      ; 3.356      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                                                                                        ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                                                               ; Note                                           ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
; 72.25 MHz  ; 72.25 MHz       ; CLOCK_50                                                                                                                                 ;                                                ;
; 130.17 MHz ; 130.17 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ;                                                ;
; 311.33 MHz ; 311.33 MHz      ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ;                                                ;
; 811.69 MHz ; 402.09 MHz      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                                                                    ; Slack   ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+
; CLOCK_50                                                                                                                                 ; -12.840 ; -9676.645     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -9.497  ; -180.179      ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -9.158  ; -217.736      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.141  ; -104.243      ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.232  ; -0.714        ;
+------------------------------------------------------------------------------------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -1.931 ; -2.049        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -0.045 ; -0.045        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.355  ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 1.158  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 1.629  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -3.350 ; -2671.408     ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -2.526 ; -25.524       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.280 ; -1.400        ;
+-----------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                     ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.046 ; -0.092        ;
; CLOCK_50                                                        ; 1.052  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 1.062  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -4.000 ; -2816.057     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.201 ; -63.853       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.487 ; -34.201       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.487 ; -16.357       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.291  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -12.840 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.183     ; 13.696     ;
; -12.735 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 14.042     ;
; -12.693 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 13.998     ;
; -12.627 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.933     ;
; -12.617 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.266      ; 13.922     ;
; -12.596 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.902     ;
; -12.577 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.846     ;
; -12.552 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.266      ; 13.857     ;
; -12.538 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.184     ; 13.393     ;
; -12.536 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 13.846     ;
; -12.524 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.830     ;
; -12.522 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 13.826     ;
; -12.497 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.803     ;
; -12.433 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.739     ;
; -12.384 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 13.673     ;
; -12.348 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.280      ; 13.667     ;
; -12.321 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 13.656     ;
; -12.267 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 13.602     ;
; -12.265 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.266      ; 13.570     ;
; -12.261 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.282      ; 13.582     ;
; -12.237 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.544     ;
; -12.227 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.533     ;
; -12.216 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.522     ;
; -12.206 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.513     ;
; -12.162 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.468     ;
; -12.152 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.459     ;
; -12.134 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.441     ;
; -12.128 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.434     ;
; -12.123 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 13.445     ;
; -12.107 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.414     ;
; -12.103 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.297      ; 13.402     ;
; -12.070 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 13.392     ;
; -12.060 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 13.382     ;
; -12.057 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 12.641     ;
; -12.057 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.418     ; 12.641     ;
; -12.046 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.279      ; 13.364     ;
; -12.033 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 13.355     ;
; -12.030 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.283      ; 13.352     ;
; -12.019 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 13.353     ;
; -11.973 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 12.540     ;
; -11.973 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.435     ; 12.540     ;
; -11.972 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.278     ;
; -11.968 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.262      ; 13.232     ;
; -11.965 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.295      ; 13.299     ;
; -11.959 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.281      ; 13.279     ;
; -11.920 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.192     ; 12.767     ;
; -11.905 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.428     ; 12.479     ;
; -11.903 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.210     ;
; -11.882 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.151     ;
; -11.875 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.181     ;
; -11.874 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.181     ;
; -11.850 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 13.156     ;
; -11.845 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 13.155     ;
; -11.841 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 13.151     ;
; -11.831 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.159     ; 12.674     ;
; -11.829 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.296      ; 13.127     ;
; -11.826 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.302      ; 13.130     ;
; -11.826 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.133     ;
; -11.821 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.445     ; 12.378     ;
; -11.819 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.282      ; 13.140     ;
; -11.798 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.308      ; 13.108     ;
; -11.794 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 12.377     ;
; -11.793 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 12.376     ;
; -11.792 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 12.375     ;
; -11.792 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 12.375     ;
; -11.788 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.095     ;
; -11.767 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.017      ; 12.786     ;
; -11.763 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 12.751     ;
; -11.762 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.014     ; 12.750     ;
; -11.761 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.288      ; 13.051     ;
; -11.742 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 12.325     ;
; -11.742 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.419     ; 12.325     ;
; -11.740 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 13.029     ;
; -11.738 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 13.045     ;
; -11.733 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.284      ; 13.056     ;
; -11.722 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 13.011     ;
; -11.710 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 12.276     ;
; -11.709 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 12.275     ;
; -11.708 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 12.274     ;
; -11.708 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.436     ; 12.274     ;
; -11.680 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.284      ; 13.003     ;
; -11.679 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 12.650     ;
; -11.678 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.031     ; 12.649     ;
; -11.670 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.284      ; 12.993     ;
; -11.643 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.284      ; 12.966     ;
; -11.640 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.284      ; 12.963     ;
; -11.637 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 12.944     ;
; -11.636 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.004     ; 12.634     ;
; -11.636 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 12.943     ;
; -11.618 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.193     ; 12.464     ;
; -11.610 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.256      ; 12.868     ;
; -11.601 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 12.907     ;
; -11.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.016      ; 12.614     ;
; -11.595 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.037      ; 12.634     ;
; -11.592 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.287      ; 12.881     ;
; -11.590 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg                                                           ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.429     ; 12.163     ;
; -11.582 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.268      ; 12.889     ;
; -11.572 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.267      ; 12.878     ;
; -11.563 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.303      ; 12.868     ;
; -11.562 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.570     ; 11.994     ;
+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -9.497 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.116      ; 12.105     ;
; -9.035 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.116      ; 11.643     ;
; -8.992 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.117      ; 11.601     ;
; -8.685 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.548      ; 10.725     ;
; -8.551 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.561      ; 11.604     ;
; -8.451 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.548      ; 10.491     ;
; -8.348 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.131      ; 10.971     ;
; -8.339 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.560      ; 10.391     ;
; -8.330 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.129      ; 10.951     ;
; -8.226 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.117      ; 10.835     ;
; -8.176 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.546      ; 10.214     ;
; -7.974 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.547      ; 10.013     ;
; -7.897 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.548      ; 9.937      ;
; -7.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.547      ; 9.906      ;
; -7.786 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.116      ; 10.394     ;
; -7.710 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.547      ; 9.749      ;
; -7.582 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.547      ; 9.621      ;
; -7.565 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.560      ; 9.617      ;
; -7.284 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.117      ; 9.893      ;
; -6.957 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.116      ; 9.565      ;
; -6.948 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.839      ; 9.279      ;
; -6.832 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.560      ; 8.884      ;
; -6.815 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.853      ; 9.160      ;
; -6.707 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.409      ; 9.608      ;
; -6.595 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.409      ; 9.496      ;
; -6.595 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.409      ; 9.496      ;
; -6.595 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.409      ; 9.496      ;
; -6.590 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.840      ; 8.922      ;
; -6.549 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.410      ; 9.451      ;
; -6.549 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.410      ; 9.451      ;
; -6.549 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.410      ; 9.451      ;
; -6.512 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.841      ; 8.845      ;
; -6.215 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.999      ; 8.706      ;
; -6.125 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.011      ; 8.628      ;
; -6.073 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.011      ; 8.576      ;
; -6.062 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.841      ; 8.395      ;
; -6.052 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.854      ; 9.398      ;
; -6.006 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.841      ; 8.339      ;
; -5.913 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.012      ; 8.417      ;
; -5.903 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.424      ; 8.819      ;
; -5.793 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.044      ; 8.329      ;
; -5.683 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.840      ; 8.015      ;
; -5.683 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.840      ; 8.015      ;
; -5.683 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.840      ; 8.015      ;
; -5.627 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.422      ; 8.541      ;
; -5.620 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.548      ; 7.660      ;
; -5.600 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.841      ; 7.933      ;
; -5.541 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.443      ; 7.476      ;
; -5.502 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.031      ; 8.025      ;
; -5.438 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.026      ; 7.956      ;
; -5.435 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.445      ; 8.372      ;
; -5.403 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.431      ; 7.326      ;
; -5.304 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.853      ; 7.649      ;
; -5.304 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.853      ; 7.649      ;
; -5.274 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.431      ; 7.197      ;
; -5.261 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.443      ; 7.196      ;
; -5.207 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.441      ; 7.140      ;
; -5.056 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.989      ; 7.537      ;
; -5.048 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.012      ; 7.552      ;
; -5.012 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.488      ; 7.992      ;
; -5.011 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.988      ; 7.491      ;
; -4.944 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.431      ; 6.867      ;
; -4.906 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.024      ; 7.422      ;
; -4.901 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.001      ; 7.394      ;
; -4.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.432      ; 6.791      ;
; -4.861 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.902      ; 7.255      ;
; -4.856 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.000      ; 7.348      ;
; -4.800 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.442      ; 6.734      ;
; -4.787 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.994      ; 7.273      ;
; -4.769 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.012      ; 7.273      ;
; -4.756 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.000      ; 7.248      ;
; -4.690 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.463      ; 6.645      ;
; -4.656 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.993      ; 7.141      ;
; -4.616 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.439      ; 6.547      ;
; -4.614 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.440      ; 7.546      ;
; -4.585 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.430      ; 6.507      ;
; -4.548 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.996      ; 7.036      ;
; -4.527 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.456      ; 7.475      ;
; -4.486 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.455      ; 6.433      ;
; -4.475 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.130      ; 7.097      ;
; -4.466 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.431      ; 6.389      ;
; -4.463 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.475      ; 7.430      ;
; -4.455 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.423      ; 7.370      ;
; -4.443 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.442      ; 6.377      ;
; -4.366 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.487      ; 6.345      ;
; -4.335 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.044      ; 6.871      ;
; -4.272 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.432      ; 6.196      ;
; -4.264 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.444      ; 6.200      ;
; -4.244 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.421      ; 6.157      ;
; -4.224 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.993      ; 6.709      ;
; -4.199 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.420      ; 6.111      ;
; -4.197 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.989      ; 6.678      ;
; -4.194 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.902      ; 6.588      ;
; -4.183 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.475      ; 6.150      ;
; -4.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.015      ; 6.676      ;
; -4.159 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.032      ; 6.683      ;
; -4.120 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.994      ; 6.606      ;
; -4.106 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.476      ; 6.074      ;
; -4.082 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.995      ; 6.569      ;
; -4.055 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 2.001      ; 6.548      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -9.158 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.455      ; 12.105     ;
; -8.696 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.455      ; 11.643     ;
; -8.653 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.456      ; 11.601     ;
; -8.212 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.900      ; 11.604     ;
; -8.009 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.470      ; 10.971     ;
; -7.991 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.468      ; 10.951     ;
; -7.887 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.456      ; 10.835     ;
; -7.447 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.455      ; 10.394     ;
; -6.945 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.456      ; 9.893      ;
; -6.869 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.364      ; 10.725     ;
; -6.635 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.364      ; 10.491     ;
; -6.618 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.455      ; 9.565      ;
; -6.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.376      ; 10.391     ;
; -6.368 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.748      ; 9.608      ;
; -6.360 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.362      ; 10.214     ;
; -6.256 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.748      ; 9.496      ;
; -6.256 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.748      ; 9.496      ;
; -6.256 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.748      ; 9.496      ;
; -6.210 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.749      ; 9.451      ;
; -6.210 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.749      ; 9.451      ;
; -6.210 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.749      ; 9.451      ;
; -6.158 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.363      ; 10.013     ;
; -6.081 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.364      ; 9.937      ;
; -6.051 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.363      ; 9.906      ;
; -5.894 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.363      ; 9.749      ;
; -5.876 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.338      ; 8.706      ;
; -5.786 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.350      ; 8.628      ;
; -5.766 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.363      ; 9.621      ;
; -5.749 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.376      ; 9.617      ;
; -5.734 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.350      ; 8.576      ;
; -5.713 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.193      ; 9.398      ;
; -5.574 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.351      ; 8.417      ;
; -5.564 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.763      ; 8.819      ;
; -5.454 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.383      ; 8.329      ;
; -5.288 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.761      ; 8.541      ;
; -5.163 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.370      ; 8.025      ;
; -5.132 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.655      ; 9.279      ;
; -5.099 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.365      ; 7.956      ;
; -5.096 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.784      ; 8.372      ;
; -5.016 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.376      ; 8.884      ;
; -4.999 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.669      ; 9.160      ;
; -4.774 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.656      ; 8.922      ;
; -4.717 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.328      ; 7.537      ;
; -4.709 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.351      ; 7.552      ;
; -4.696 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.657      ; 8.845      ;
; -4.673 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.827      ; 7.992      ;
; -4.672 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.327      ; 7.491      ;
; -4.567 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.363      ; 7.422      ;
; -4.562 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.340      ; 7.394      ;
; -4.517 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.339      ; 7.348      ;
; -4.448 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.333      ; 7.273      ;
; -4.430 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.351      ; 7.273      ;
; -4.417 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.339      ; 7.248      ;
; -4.317 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.332      ; 7.141      ;
; -4.275 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.779      ; 7.546      ;
; -4.246 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.657      ; 8.395      ;
; -4.233 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.890      ;
; -4.209 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.335      ; 7.036      ;
; -4.190 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.657      ; 8.339      ;
; -4.188 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.795      ; 7.475      ;
; -4.136 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.469      ; 7.097      ;
; -4.124 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.814      ; 7.430      ;
; -4.116 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.762      ; 7.370      ;
; -3.996 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.653      ;
; -3.996 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.383      ; 6.871      ;
; -3.972 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.629      ;
; -3.963 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.620      ;
; -3.960 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.617      ;
; -3.954 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.611      ;
; -3.940 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.871      ;
; -3.885 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.332      ; 6.709      ;
; -3.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.656      ; 8.015      ;
; -3.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.656      ; 8.015      ;
; -3.867 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.656      ; 8.015      ;
; -3.862 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.211      ; 5.112      ;
; -3.858 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.328      ; 6.678      ;
; -3.830 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.354      ; 6.676      ;
; -3.828 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.759      ;
; -3.827 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.758      ;
; -3.820 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.371      ; 6.683      ;
; -3.804 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.364      ; 7.660      ;
; -3.789 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.720      ;
; -3.788 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.071     ; 4.719      ;
; -3.784 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.657      ; 7.933      ;
; -3.781 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.333      ; 6.606      ;
; -3.743 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.334      ; 6.569      ;
; -3.741 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.398      ;
; -3.725 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 3.259      ; 7.476      ;
; -3.716 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.340      ; 6.548      ;
; -3.697 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.345     ; 4.354      ;
; -3.680 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.329      ; 6.501      ;
; -3.666 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.598      ;
; -3.665 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.597      ;
; -3.664 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.596      ;
; -3.662 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.594      ;
; -3.661 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.070     ; 4.593      ;
; -3.656 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.383      ; 6.531      ;
; -3.649 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.350      ; 6.491      ;
; -3.636 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.382      ; 6.510      ;
; -3.596 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 2.329      ; 6.417      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -9.141 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.715      ;
; -9.064 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 8.607      ;
; -9.057 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.614      ;
; -8.980 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 8.506      ;
; -8.978 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.107      ; 8.611      ;
; -8.958 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.309      ; 8.499      ;
; -8.899 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 8.392      ;
; -8.894 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.090      ; 8.510      ;
; -8.857 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 8.609      ;
; -8.826 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.330      ; 8.399      ;
; -8.815 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.245      ; 8.291      ;
; -8.797 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.324      ; 8.529      ;
; -8.773 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 8.508      ;
; -8.749 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 8.291      ;
; -8.697 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 8.244      ;
; -8.690 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 8.390      ;
; -8.669 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 8.212      ;
; -8.663 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.106      ; 8.295      ;
; -8.647 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.319      ; 8.404      ;
; -8.606 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.245      ; 8.289      ;
; -8.590 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.311      ; 8.316      ;
; -8.584 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.261      ; 8.076      ;
; -8.542 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 8.293      ;
; -8.538 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.656      ; 8.426      ;
; -8.536 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.660      ; 8.439      ;
; -8.533 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.351      ; 8.127      ;
; -8.506 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.294      ; 8.215      ;
; -8.481 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.640      ; 8.353      ;
; -8.478 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.248      ; 8.147      ;
; -8.476 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.256      ; 7.975      ;
; -8.473 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.240      ; 7.945      ;
; -8.456 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.331      ; 8.019      ;
; -8.456 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a15~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.308      ; 8.179      ;
; -8.454 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.676      ; 8.373      ;
; -8.443 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.365      ;
; -8.423 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.243      ; 8.070      ;
; -8.408 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.240      ; 8.069      ;
; -8.406 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a2~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.327      ; 7.965      ;
; -8.399 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.321      ;
; -8.399 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.236      ; 7.867      ;
; -8.396 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.318      ; 7.957      ;
; -8.389 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.260      ; 7.892      ;
; -8.375 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.261      ; 8.074      ;
; -8.373 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.436      ; 8.335      ;
; -8.373 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.295      ;
; -8.370 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.127      ; 8.023      ;
; -8.366 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.257      ;
; -8.358 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a27~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.297      ; 8.070      ;
; -8.352 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.243      ;
; -8.351 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a1~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.335      ; 8.094      ;
; -8.339 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.261      ;
; -8.339 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.226      ; 7.969      ;
; -8.322 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.213      ;
; -8.320 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.260      ; 7.811      ;
; -8.313 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.032      ; 7.871      ;
; -8.297 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a32~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.327      ; 7.867      ;
; -8.294 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.591      ; 8.116      ;
; -8.291 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.452      ; 8.269      ;
; -8.291 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.282      ; 7.804      ;
; -8.285 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.207      ;
; -8.283 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.105      ; 7.914      ;
; -8.280 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.455      ; 8.261      ;
; -8.275 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.310      ; 8.000      ;
; -8.269 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a39~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 7.991      ;
; -8.267 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.258      ; 7.957      ;
; -8.262 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.153      ;
; -8.255 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.177      ;
; -8.252 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.643      ; 8.333      ;
; -8.252 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.143      ;
; -8.251 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.173      ;
; -8.249 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.334      ; 8.021      ;
; -8.241 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.109      ; 7.876      ;
; -8.236 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.656      ; 8.307      ;
; -8.236 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.455      ; 8.217      ;
; -8.234 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.187      ; 7.652      ;
; -8.228 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 8.150      ;
; -8.226 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.036      ; 7.788      ;
; -8.215 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.329      ; 7.787      ;
; -8.212 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.607      ; 8.050      ;
; -8.210 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.455      ; 8.191      ;
; -8.208 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.305      ;
; -8.208 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.099      ;
; -8.204 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a7~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.249      ; 7.874      ;
; -8.201 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 8.042      ;
; -8.192 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.239      ; 7.869      ;
; -8.183 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.241      ; 7.856      ;
; -8.179 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.640      ; 8.234      ;
; -8.176 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.455      ; 8.157      ;
; -8.174 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.065      ;
; -8.171 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.240      ; 7.826      ;
; -8.159 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.662      ; 8.259      ;
; -8.157 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 7.998      ;
; -8.151 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a36~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.321      ; 7.910      ;
; -8.151 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.659      ; 8.042      ;
; -8.147 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.191      ; 7.569      ;
; -8.143 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.243      ; 7.824      ;
; -8.139 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.640      ; 8.011      ;
; -8.134 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.219      ; 7.596      ;
; -8.132 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.658      ; 8.198      ;
; -8.131 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.610      ; 7.972      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.232 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.166      ;
; -0.110 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.044      ;
; -0.081 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.015      ;
; -0.077 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 1.011      ;
; -0.059 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.993      ;
; -0.055 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.989      ;
; -0.054 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.988      ;
; -0.046 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.980      ;
; 0.055  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.594      ; 1.031      ;
; 0.114  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.820      ;
; 0.125  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.068     ; 0.809      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                          ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.931 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 2.605      ; 1.139      ;
; -1.445 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; -0.500       ; 2.605      ; 1.125      ;
; -0.118 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                                                                                                  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 2.619      ; 2.966      ;
; 0.382  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.090      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.089      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.386  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.088      ; 0.669      ;
; 0.387  ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.087      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[3]                                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[3]                                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT08                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT08                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD04                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE10                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE10                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE04                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE15                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE15                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE16                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE16                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiDONE                                                                                            ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiDONE                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[1]                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[1]                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[2]                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|bitcnt[2]                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09                                                                                               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE09                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                               ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[8] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[0] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[2] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[3] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[5] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[6] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|counter_out[7] ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[1]                                                                                          ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|clkdiv[1]                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[1]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateWaitRDWR                                                                                        ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[2]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[4]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|rkma[11]                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[0]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[2]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[3]                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[12]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|delayCount[23]                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopWR                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopWR                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[7]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[9]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[8]                                                                                                                  ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                     ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.669      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.045 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.686      ; 3.366      ;
; 0.028  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.325      ;
; 0.040  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.691      ; 3.456      ;
; 0.041  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.678      ; 3.444      ;
; 0.103  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.684      ; 3.512      ;
; 0.105  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.651      ; 3.481      ;
; 0.119  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.416      ;
; 0.145  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.442      ;
; 0.153  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.673      ; 3.551      ;
; 0.169  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.466      ;
; 0.176  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.684      ; 3.585      ;
; 0.187  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.484      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.203  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.499      ;
; 0.208  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.505      ;
; 0.227  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.639      ; 3.591      ;
; 0.229  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.526      ;
; 0.241  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.537      ;
; 0.254  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.655      ; 3.634      ;
; 0.261  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.557      ;
; 0.287  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.644      ; 3.656      ;
; 0.293  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.685      ; 3.703      ;
; 0.302  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.638      ; 3.665      ;
; 0.321  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.645      ; 3.691      ;
; 0.332  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.697      ; 3.754      ;
; 0.338  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.645      ; 3.708      ;
; 0.344  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.652      ; 3.721      ;
; 0.356  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.638      ; 3.719      ;
; 0.358  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.654      ;
; 0.359  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.655      ;
; 0.361  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.657      ;
; 0.361  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.632      ; 3.718      ;
; 0.362  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.658      ;
; 0.363  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.659      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.700      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.404  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.070      ; 0.669      ;
; 0.421  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.650      ; 3.796      ;
; 0.422  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.637      ; 3.784      ;
; 0.424  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.720      ;
; 0.428  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.666      ; 3.819      ;
; 0.457  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.072      ; 3.754      ;
; 0.473  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.686      ; 3.884      ;
; 0.484  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.780      ;
; 0.497  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.664      ; 3.386      ;
; 0.504  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.800      ;
; 0.504  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.800      ;
; 0.521  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.817      ;
; 0.522  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.818      ;
; 0.524  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.820      ;
; 0.524  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.820      ;
; 0.525  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.821      ;
; 0.526  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.822      ;
; 0.533  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.632      ; 3.890      ;
; 0.542  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.685      ; 3.952      ;
; 0.561  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.586      ; 3.372      ;
; 0.570  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]       ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.664      ; 3.459      ;
; 0.592  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.686      ; 4.003      ;
; 0.601  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.897      ;
; 0.602  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.898      ;
; 0.604  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.900      ;
; 0.605  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.901      ;
; 0.606  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.902      ;
; 0.617  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.637      ; 3.979      ;
; 0.617  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.684      ; 4.026      ;
; 0.621  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.917      ;
; 0.622  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.918      ;
; 0.624  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.920      ;
; 0.625  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.921      ;
; 0.626  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]          ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.922      ;
; 0.630  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 2.586      ; 3.441      ;
; 0.680  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.601      ; 4.006      ;
; 0.703  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.645      ; 4.073      ;
; 0.708  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.637      ; 4.070      ;
; 0.744  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.685      ; 4.154      ;
; 0.772  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.038      ;
; 0.773  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.039      ;
; 0.774  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.040      ;
; 0.774  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.040      ;
; 0.775  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.041      ;
; 0.776  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.042      ;
; 0.777  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.679      ; 4.181      ;
; 0.779  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.045      ;
; 0.780  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.071      ; 1.046      ;
; 0.809  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 2.705      ; 3.239      ;
; 0.840  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.651      ; 4.216      ;
; 0.852  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.678      ; 4.255      ;
; 0.854  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 3.645      ; 4.224      ;
; 0.870  ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 4.099      ; 4.694      ;
+--------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.355 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.840      ; 0.920      ;
; 0.484 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.747      ;
; 0.497 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.760      ;
; 0.612 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.875      ;
; 0.618 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.881      ;
; 0.622 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.885      ;
; 0.624 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.887      ;
; 0.647 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.910      ;
; 0.659 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.922      ;
; 0.665 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 0.928      ;
; 0.860 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.068      ; 1.123      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 1.158 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.356      ; 3.239      ;
; 1.409 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.358      ; 3.492      ;
; 1.454 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.378      ; 3.557      ;
; 1.582 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.383      ; 3.690      ;
; 1.835 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.337      ; 3.897      ;
; 1.846 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.795      ; 3.366      ;
; 1.872 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.389      ; 3.986      ;
; 1.931 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.800      ; 3.456      ;
; 1.932 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.787      ; 3.444      ;
; 1.933 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 4.000      ;
; 1.963 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.341      ; 4.029      ;
; 1.994 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.793      ; 3.512      ;
; 1.996 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.760      ; 3.481      ;
; 2.034 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.535      ; 2.764      ;
; 2.044 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.782      ; 3.551      ;
; 2.067 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.793      ; 3.585      ;
; 2.118 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.748      ; 3.591      ;
; 2.130 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.342      ; 4.197      ;
; 2.145 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.764      ; 3.634      ;
; 2.178 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.753      ; 3.656      ;
; 2.184 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.794      ; 3.703      ;
; 2.193 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.747      ; 3.665      ;
; 2.203 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.346      ; 2.764      ;
; 2.212 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.754      ; 3.691      ;
; 2.223 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.806      ; 3.754      ;
; 2.229 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.754      ; 3.708      ;
; 2.235 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.761      ; 3.721      ;
; 2.247 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.747      ; 3.719      ;
; 2.248 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.388      ; 4.361      ;
; 2.252 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.741      ; 3.718      ;
; 2.301 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.401      ; 4.427      ;
; 2.312 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.759      ; 3.796      ;
; 2.313 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.746      ; 3.784      ;
; 2.319 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.775      ; 3.819      ;
; 2.324 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.800      ; 4.849      ;
; 2.357 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.404      ; 4.486      ;
; 2.364 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.795      ; 3.884      ;
; 2.367 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.832      ; 4.924      ;
; 2.396 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.383      ; 4.504      ;
; 2.424 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.741      ; 3.890      ;
; 2.433 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.794      ; 3.952      ;
; 2.449 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.336      ; 4.510      ;
; 2.481 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.355      ; 4.561      ;
; 2.483 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.795      ; 4.003      ;
; 2.483 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.382      ; 4.590      ;
; 2.508 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.746      ; 3.979      ;
; 2.508 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.793      ; 4.026      ;
; 2.541 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.364      ; 4.630      ;
; 2.546 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.546 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.546 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.072      ; 2.813      ;
; 2.547 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.405      ; 4.677      ;
; 2.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 2.832      ;
; 2.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.071      ; 2.832      ;
; 2.571 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.710      ; 4.006      ;
; 2.594 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.754      ; 4.073      ;
; 2.599 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.746      ; 4.070      ;
; 2.615 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.352      ; 4.692      ;
; 2.618 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.846      ; 5.189      ;
; 2.635 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.794      ; 4.154      ;
; 2.665 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.800      ; 5.190      ;
; 2.668 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.788      ; 4.181      ;
; 2.714 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.357      ; 4.796      ;
; 2.715 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.117     ; 2.813      ;
; 2.715 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.117     ; 2.813      ;
; 2.715 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.117     ; 2.813      ;
; 2.730 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.841      ; 5.296      ;
; 2.731 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.760      ; 4.216      ;
; 2.735 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.118     ; 2.832      ;
; 2.735 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.118     ; 2.832      ;
; 2.735 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.118     ; 2.832      ;
; 2.735 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.118     ; 2.832      ;
; 2.743 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.787      ; 4.255      ;
; 2.745 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.754      ; 4.224      ;
; 2.761 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.208      ; 4.694      ;
; 2.782 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.806      ; 4.313      ;
; 2.792 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.794      ; 4.311      ;
; 2.819 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.754      ; 4.298      ;
; 2.825 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.795      ; 4.345      ;
; 2.833 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.354      ; 4.912      ;
; 2.871 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.357      ; 4.953      ;
; 2.875 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.348      ; 4.948      ;
; 2.879 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.369      ; 4.973      ;
; 2.879 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.369      ; 4.973      ;
; 2.879 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.369      ; 4.973      ;
; 2.893 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.742      ; 4.360      ;
; 2.899 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.368      ; 4.992      ;
; 2.899 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.368      ; 4.992      ;
; 2.899 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.368      ; 4.992      ;
; 2.899 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.368      ; 4.992      ;
; 2.899 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.763      ; 4.387      ;
; 2.943 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.775      ; 4.443      ;
; 2.956 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.759      ; 4.440      ;
; 2.972 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.748      ; 4.445      ;
; 2.974 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.762      ; 4.461      ;
; 2.985 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.741      ; 4.451      ;
; 2.994 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.765      ; 4.484      ;
; 2.999 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 2.805      ; 5.529      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.629 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.896      ; 2.055      ;
; 1.665 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.810      ; 2.005      ;
; 1.776 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.897      ; 2.203      ;
; 1.978 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 2.350      ;
; 1.997 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.885      ; 2.412      ;
; 2.020 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 2.381      ;
; 2.098 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.885      ; 2.513      ;
; 2.139 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.885      ; 2.554      ;
; 2.170 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.795      ; 2.495      ;
; 2.180 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.402      ; 2.112      ;
; 2.221 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.821      ; 2.572      ;
; 2.346 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.821      ; 2.697      ;
; 2.366 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.386      ; 2.282      ;
; 2.377 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.895      ; 2.802      ;
; 2.416 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.457      ; 2.403      ;
; 2.422 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 2.793      ;
; 2.428 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.840      ; 2.798      ;
; 2.436 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.825      ; 2.791      ;
; 2.442 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.843      ; 2.815      ;
; 2.442 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 2.813      ;
; 2.445 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.835      ; 2.810      ;
; 2.449 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.834      ; 2.813      ;
; 2.515 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.815      ; 2.860      ;
; 2.519 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.896      ; 2.945      ;
; 2.529 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 2.948      ;
; 2.529 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.886      ; 2.945      ;
; 2.552 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.406      ; 2.488      ;
; 2.556 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.405      ; 2.491      ;
; 2.591 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.819      ; 2.940      ;
; 2.619 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.815      ; 2.964      ;
; 2.636 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.460      ; 2.626      ;
; 2.636 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.457      ; 2.623      ;
; 2.727 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.808      ; 3.065      ;
; 2.731 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.821      ; 3.082      ;
; 2.748 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.477      ; 2.755      ;
; 2.790 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.014      ; 3.334      ;
; 2.807 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.841      ; 3.178      ;
; 2.813 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.840      ; 3.183      ;
; 2.827 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.886      ; 3.243      ;
; 2.844 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.014      ; 3.388      ;
; 2.848 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.845      ; 3.223      ;
; 2.857 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.817      ; 3.204      ;
; 2.874 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.018      ; 3.422      ;
; 2.897 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.842      ; 3.269      ;
; 2.913 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.326      ;
; 2.978 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.244      ; 2.752      ;
; 3.016 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.844      ; 3.390      ;
; 3.018 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 3.379      ;
; 3.027 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.828      ; 3.385      ;
; 3.033 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 3.395      ;
; 3.035 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.343      ; 2.908      ;
; 3.047 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.460      ;
; 3.090 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.812      ; 3.432      ;
; 3.122 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.870      ; 3.522      ;
; 3.153 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.870      ; 3.553      ;
; 3.175 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.014      ; 3.719      ;
; 3.176 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.817      ; 3.523      ;
; 3.192 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.811      ; 3.533      ;
; 3.213 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.812      ; 3.555      ;
; 3.242 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.359      ; 3.131      ;
; 3.255 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.683      ; 3.468      ;
; 3.263 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.799      ; 3.592      ;
; 3.263 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.676      ;
; 3.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 3.697      ;
; 3.279 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.799      ; 3.608      ;
; 3.284 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.870      ; 3.684      ;
; 3.286 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.689      ;
; 3.293 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.819      ; 3.642      ;
; 3.295 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.817      ; 3.642      ;
; 3.295 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.818      ; 3.643      ;
; 3.311 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.814      ; 3.655      ;
; 3.350 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.916      ; 3.796      ;
; 3.360 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.889      ; 3.779      ;
; 3.388 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.358      ; 3.276      ;
; 3.392 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.357      ; 3.279      ;
; 3.392 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.363      ; 3.285      ;
; 3.399 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 3.761      ;
; 3.403 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.831      ; 3.764      ;
; 3.405 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.912      ; 3.847      ;
; 3.408 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.906      ; 3.844      ;
; 3.462 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.819      ; 3.811      ;
; 3.464 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.818      ; 3.812      ;
; 3.472 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.412      ; 3.414      ;
; 3.472 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.409      ; 3.411      ;
; 3.478 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.414      ; 3.422      ;
; 3.483 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.886      ; 3.899      ;
; 3.483 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.883      ; 3.896      ;
; 3.484 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.536      ; 3.550      ;
; 3.511 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.888      ; 3.929      ;
; 3.511 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.870      ; 3.911      ;
; 3.513 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.873      ; 3.916      ;
; 3.515 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.892      ; 3.937      ;
; 3.536 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.795      ; 3.861      ;
; 3.544 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.679      ; 3.753      ;
; 3.558 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.362      ; 3.450      ;
; 3.590 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.339      ; 3.459      ;
; 3.595 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.903      ; 4.028      ;
; 3.621 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.894      ; 4.045      ;
; 3.627 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.837      ; 3.994      ;
; 3.630 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.891      ; 4.051      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.350 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.301      ;
; -3.350 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.301      ;
; -3.350 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.301      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.268      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.189 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 4.026      ;
; -3.113 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.064      ;
; -3.113 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.064      ;
; -3.113 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.064      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.080 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.051     ; 4.031      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.070 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.068      ; 3.907      ;
; -3.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 4.345      ;
; -3.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 4.345      ;
; -3.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 4.345      ;
; -3.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 4.345      ;
; -3.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 4.345      ;
; -3.014 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.329      ; 4.345      ;
; -2.975 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateHaltDone                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.893      ;
; -2.975 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDeposit                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.893      ;
; -2.975 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateDepositWriteData                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.893      ;
; -2.975 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamine                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.893      ;
; -2.975 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadAddr                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.893      ;
; -2.975 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateLoadADDR                            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.084     ; 3.893      ;
; -2.974 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateExamineReadData                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.893      ;
; -2.974 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateFetchAddr                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.893      ;
; -2.974 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eID:iID|idREG                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.897      ;
; -2.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.905      ;
; -2.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[4] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.905      ;
; -2.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_TX:iKL8E_TX|eUART_TX:iUART_TX|txReg[0] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.905      ;
; -2.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.905      ;
; -2.966 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.063     ; 3.905      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 3.899      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[11]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.900      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[10]                                ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.900      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[9]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.900      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[8]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.900      ;
; -2.964 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|cpu.regs.MD[7]                                 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.066     ; 3.900      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                         ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.064     ; 3.901      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|state.stateMRIexecute                          ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.069     ; 3.896      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eII:iII|iiREG                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.895      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[1]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.895      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[0]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.895      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIB:iIB|ibREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.895      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eUB:iUB|ubREG                                  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.895      ;
; -2.963 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eDF:iDF|dfREG[2]                               ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.070     ; 3.895      ;
+--------+-------------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -2.526 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 2.387      ;
; -2.407 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 2.268      ;
; -2.387 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.608      ; 2.416      ;
; -2.347 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.611      ; 2.362      ;
; -2.319 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 2.387      ;
; -2.268 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.608      ; 2.297      ;
; -2.228 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.611      ; 2.243      ;
; -2.200 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.630      ; 2.268      ;
; -2.192 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 2.103      ;
; -2.140 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.699      ; 2.082      ;
; -2.096 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.475      ; 2.097      ;
; -2.073 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 1.984      ;
; -2.021 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.699      ; 1.963      ;
; -2.009 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 2.103      ;
; -1.984 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.626      ; 2.042      ;
; -1.977 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.475      ; 1.978      ;
; -1.976 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.682      ; 2.096      ;
; -1.930 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.681      ; 2.019      ;
; -1.890 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.679      ; 1.984      ;
; -1.865 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.626      ; 1.923      ;
; -1.857 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.682      ; 1.977      ;
; -1.811 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.681      ; 1.900      ;
; -1.618 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.796      ; 2.017      ;
; -1.499 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.796      ; 1.898      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.736      ; 4.008      ;
; -0.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.736      ; 4.008      ;
; -0.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.736      ; 4.008      ;
; -0.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.736      ; 4.008      ;
; -0.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.736      ; 4.008      ;
; 0.023  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.735      ; 3.704      ;
; 0.023  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 2.735      ; 3.704      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                            ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -0.046 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.250      ;
; -0.046 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.250      ;
; 0.153  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.449      ;
; 0.153  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.449      ;
; 0.153  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.449      ;
; 0.153  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.449      ;
; 0.153  ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 3.071      ; 3.449      ;
+--------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.318      ;
; 1.052 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.318      ;
; 1.072 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 1.859      ;
; 1.072 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 1.859      ;
; 1.072 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 1.859      ;
; 1.072 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 1.859      ;
; 1.072 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.592      ; 1.859      ;
; 1.156 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 1.859      ;
; 1.156 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 1.859      ;
; 1.156 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.508      ; 1.859      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.277 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.071      ; 1.543      ;
; 1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.567      ;
; 1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.072      ; 1.567      ;
; 1.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.877      ;
; 1.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.877      ;
; 1.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.877      ;
; 1.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.877      ;
; 1.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.877      ;
; 1.592 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.090      ; 1.877      ;
; 2.256 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 3.035      ;
; 2.256 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 3.035      ;
; 2.256 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 3.035      ;
; 2.256 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 3.035      ;
; 2.256 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 3.035      ;
; 2.256 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.584      ; 3.035      ;
; 2.269 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.582      ; 3.046      ;
; 2.270 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.572      ; 3.037      ;
; 2.270 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.572      ; 3.037      ;
; 2.270 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.572      ; 3.037      ;
; 2.270 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.572      ; 3.037      ;
; 2.270 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.572      ; 3.037      ;
; 2.270 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.572      ; 3.037      ;
; 2.308 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.543      ; 3.046      ;
; 2.308 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.543      ; 3.046      ;
; 2.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.534      ; 3.046      ;
; 2.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.534      ; 3.046      ;
; 2.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.534      ; 3.046      ;
; 2.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.534      ; 3.046      ;
; 2.317 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.534      ; 3.046      ;
; 2.325 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 3.047      ;
; 2.325 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.527      ; 3.047      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.716 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.124      ; 3.035      ;
; 2.717 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEindReadData      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.519      ;
; 2.717 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEmuy              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.519      ;
; 2.717 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|state.stateLALA                ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.607      ; 3.519      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[11]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[10]              ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[4]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[3]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[5]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[6]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[8]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.718 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[9]               ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.604      ; 3.517      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opRECAL        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.121      ; 3.046      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD02    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 3.041      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.116      ; 3.041      ;
; 2.730 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT16    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.115      ; 3.040      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 1.062 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.029      ; 1.621      ;
; 1.178 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 1.029      ; 1.737      ;
; 1.182 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 1.621      ;
; 1.240 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.910      ; 1.680      ;
; 1.250 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 1.687      ;
; 1.250 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 1.687      ;
; 1.277 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.927      ; 1.734      ;
; 1.298 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.909      ; 1.737      ;
; 1.346 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.852      ; 1.728      ;
; 1.356 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.910      ; 1.796      ;
; 1.366 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 1.803      ;
; 1.366 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.907      ; 1.803      ;
; 1.393 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.927      ; 1.850      ;
; 1.457 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.694      ; 1.681      ;
; 1.462 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.852      ; 1.844      ;
; 1.572 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.856      ; 1.958      ;
; 1.573 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.694      ; 1.797      ;
; 1.574 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.855      ; 1.959      ;
; 1.591 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 1.953      ;
; 1.621 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 1.987      ;
; 1.688 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.856      ; 2.074      ;
; 1.690 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.855      ; 2.075      ;
; 1.707 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.832      ; 2.069      ;
; 1.737 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.836      ; 2.103      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -5.595 ; -3700.971     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -3.936 ; -73.412       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -3.799 ; -80.020       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -3.724 ; -41.824       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.422  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -1.008 ; -1.037        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0.036  ; 0.000         ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.165  ; 0.000         ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0.702  ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.831  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                    ;
+-----------------------------------------------------------------+--------+---------------+
; Clock                                                           ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                        ; -1.221 ; -862.036      ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; -0.720 ; -6.263        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.226  ; 0.000         ;
+-----------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                    ;
+-----------------------------------------------------------------+-------+---------------+
; Clock                                                           ; Slack ; End Point TNS ;
+-----------------------------------------------------------------+-------+---------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.117 ; 0.000         ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0.501 ; 0.000         ;
; CLOCK_50                                                        ; 0.506 ; 0.000         ;
+-----------------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                                                                    ; Slack  ; End Point TNS ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                                                                                 ; -3.000 ; -2179.900     ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -1.000 ; -41.000       ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -1.000 ; -23.000       ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.000 ; -11.000       ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0.365  ; 0.000         ;
+------------------------------------------------------------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.595 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.132      ; 6.736      ;
; -5.532 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.056     ; 6.485      ;
; -5.436 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[5]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.133      ; 6.578      ;
; -5.390 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.534      ;
; -5.389 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.533      ;
; -5.388 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.149      ; 6.546      ;
; -5.373 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[4]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.055     ; 6.327      ;
; -5.352 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.496      ;
; -5.347 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.491      ;
; -5.331 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.475      ;
; -5.297 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.141      ; 6.447      ;
; -5.295 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.439      ;
; -5.282 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.149      ; 6.440      ;
; -5.265 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.417      ;
; -5.253 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.398      ;
; -5.229 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[1]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.150      ; 6.388      ;
; -5.201 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.112      ; 6.300      ;
; -5.194 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.338      ;
; -5.191 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.335      ;
; -5.190 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.333      ;
; -5.189 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.332      ;
; -5.170 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.103      ; 6.260      ;
; -5.162 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.315      ;
; -5.158 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.311      ;
; -5.157 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 6.261      ;
; -5.155 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.300      ;
; -5.155 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.308      ;
; -5.152 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.295      ;
; -5.151 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.304      ;
; -5.148 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.301      ;
; -5.147 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.290      ;
; -5.141 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.111      ; 6.239      ;
; -5.138 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorHoriz[6]                                                                                                    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.142      ; 6.289      ;
; -5.134 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.286      ;
; -5.131 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.274      ;
; -5.123 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[0]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.150      ; 6.282      ;
; -5.122 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.060     ; 6.071      ;
; -5.112 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.256      ;
; -5.106 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[2]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.259      ;
; -5.100 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.245      ;
; -5.095 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.238      ;
; -5.094 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[5]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.240      ;
; -5.090 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.235      ;
; -5.064 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.106      ; 6.157      ;
; -5.022 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.167      ;
; -4.996 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[4]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.142      ;
; -4.994 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charHoriz[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.137      ;
; -4.991 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.134      ;
; -4.989 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 6.134      ;
; -4.975 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[3]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.144      ; 6.128      ;
; -4.972 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.135      ; 6.116      ;
; -4.963 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|cursorVert[4]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.059     ; 5.913      ;
; -4.962 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[3]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.114      ;
; -4.959 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 5.728      ;
; -4.959 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.218     ; 5.728      ;
; -4.958 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[1]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.110      ;
; -4.955 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[4]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.107      ;
; -4.951 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[0]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.103      ;
; -4.948 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|charVert[2]                                                                                                       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.143      ; 6.100      ;
; -4.943 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.111      ; 6.041      ;
; -4.941 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[7]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.087      ;
; -4.931 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[6]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.077      ;
; -4.912 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 6.055      ;
; -4.910 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.225     ; 5.672      ;
; -4.894 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.098      ; 5.979      ;
; -4.869 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.103      ; 5.959      ;
; -4.869 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 5.637      ;
; -4.867 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 5.635      ;
; -4.867 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 5.635      ;
; -4.866 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.219     ; 5.634      ;
; -4.864 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 5.816      ;
; -4.864 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                                                                                                                                              ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.035     ; 5.816      ;
; -4.863 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[8]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 6.009      ;
; -4.856 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.086     ; 5.757      ;
; -4.856 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 5.960      ;
; -4.855 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 5.959      ;
; -4.855 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.110      ; 5.952      ;
; -4.849 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.793      ;
; -4.847 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg                                                            ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.791      ;
; -4.844 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.111      ; 5.942      ;
; -4.841 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.782      ;
; -4.837 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 5.578      ;
; -4.837 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.778      ;
; -4.833 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.246     ; 5.574      ;
; -4.830 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[9]                                                                                                      ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 5.976      ;
; -4.827 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 5.598      ;
; -4.824 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.117      ; 5.928      ;
; -4.823 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.216     ; 5.594      ;
; -4.816 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.104      ; 5.907      ;
; -4.815 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opSEEK                                                                                                                                     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 5.760      ;
; -4.805 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.106      ; 5.898      ;
; -4.802 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.106      ; 5.895      ;
; -4.794 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.136      ; 5.939      ;
; -4.785 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_code[5]                                             ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ascii[4]                                                                                             ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.235     ; 5.537      ;
; -4.774 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 5.725      ;
; -4.773 ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[0]                                                                                                                          ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[2]                                                                                                                                           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 5.714      ;
; -4.772 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 5.723      ;
; -4.772 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 5.723      ;
; -4.772 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|startAddr[10]                                                                                                     ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~porta_address_reg0 ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.134      ; 5.915      ;
; -4.771 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                                                                                    ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opNOP                                                                                                                                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 5.722      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                        ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.936 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.025      ; 5.438      ;
; -3.772 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.025      ; 5.274      ;
; -3.731 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.026      ; 5.234      ;
; -3.560 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.759      ;
; -3.510 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.709      ;
; -3.487 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.686      ;
; -3.473 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.214      ; 5.164      ;
; -3.419 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.026      ; 4.922      ;
; -3.411 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.036      ; 4.924      ;
; -3.402 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.730      ; 4.609      ;
; -3.394 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.033      ; 4.904      ;
; -3.233 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.432      ;
; -3.223 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.422      ;
; -3.195 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.394      ;
; -3.180 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.379      ;
; -3.141 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.025      ; 4.643      ;
; -3.075 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.730      ; 4.282      ;
; -3.030 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 4.229      ;
; -2.883 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.026      ; 4.386      ;
; -2.877 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 4.232      ;
; -2.854 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.025      ; 4.356      ;
; -2.771 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.886      ; 4.134      ;
; -2.758 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.730      ; 3.965      ;
; -2.638 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.181      ; 4.296      ;
; -2.630 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.010      ; 4.117      ;
; -2.621 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.976      ;
; -2.605 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.181      ; 4.263      ;
; -2.594 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.181      ; 4.252      ;
; -2.594 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.181      ; 4.252      ;
; -2.586 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.941      ;
; -2.580 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.182      ; 4.239      ;
; -2.580 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.182      ; 4.239      ;
; -2.580 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.182      ; 4.239      ;
; -2.513 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.018      ; 4.008      ;
; -2.460 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.018      ; 3.955      ;
; -2.430 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.029      ; 3.936      ;
; -2.421 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.019      ; 3.917      ;
; -2.364 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.370      ; 4.211      ;
; -2.345 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.700      ;
; -2.343 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.698      ;
; -2.315 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.021      ; 3.813      ;
; -2.273 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.710      ; 3.460      ;
; -2.264 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.202      ; 3.943      ;
; -2.254 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.707      ; 3.438      ;
; -2.251 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.715      ; 3.443      ;
; -2.244 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.192      ; 3.913      ;
; -2.217 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.715      ; 3.409      ;
; -2.201 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.556      ;
; -2.201 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.556      ;
; -2.201 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.556      ;
; -2.162 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.722      ; 3.361      ;
; -2.152 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.029      ; 3.658      ;
; -2.148 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.878      ; 3.503      ;
; -2.144 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.189      ; 3.810      ;
; -2.089 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.006      ; 3.572      ;
; -2.088 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.018      ; 3.583      ;
; -2.084 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.715      ; 3.276      ;
; -2.072 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.911      ; 3.460      ;
; -2.023 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.005      ; 3.505      ;
; -1.983 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.013      ; 3.473      ;
; -1.977 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.217      ; 3.671      ;
; -1.971 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.886      ; 3.334      ;
; -1.971 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.886      ; 3.334      ;
; -1.943 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.710      ; 3.130      ;
; -1.939 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.718      ; 3.134      ;
; -1.922 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.019      ; 3.418      ;
; -1.921 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.715      ; 3.113      ;
; -1.918 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.026      ; 3.421      ;
; -1.917 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.707      ; 3.101      ;
; -1.909 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.014      ; 3.400      ;
; -1.905 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.710      ; 3.092      ;
; -1.886 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.012      ; 3.375      ;
; -1.879 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.217      ; 3.573      ;
; -1.864 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.201      ; 3.542      ;
; -1.851 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.013      ; 3.341      ;
; -1.827 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.717      ; 3.021      ;
; -1.821 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.710      ; 3.008      ;
; -1.800 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.911      ; 3.188      ;
; -1.796 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.013      ; 3.286      ;
; -1.794 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.011      ; 3.282      ;
; -1.774 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.733      ; 2.984      ;
; -1.773 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.029      ; 3.279      ;
; -1.765 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.723      ; 2.965      ;
; -1.747 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.715      ; 2.939      ;
; -1.736 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.006      ; 3.219      ;
; -1.721 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.710      ; 2.908      ;
; -1.718 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.207      ; 3.402      ;
; -1.713 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.703      ; 2.893      ;
; -1.705 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.718      ; 2.900      ;
; -1.687 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.022      ; 3.186      ;
; -1.647 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.011      ; 3.135      ;
; -1.647 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.702      ; 2.826      ;
; -1.640 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.013      ; 3.130      ;
; -1.638 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.012      ; 3.127      ;
; -1.629 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.725      ; 2.831      ;
; -1.622 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.024      ; 3.123      ;
; -1.617 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.914      ; 3.008      ;
; -1.617 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.911      ; 3.005      ;
; -1.609 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 0.703      ; 2.789      ;
; -1.602 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.500        ; 1.012      ; 3.091      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                       ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; -3.799 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.162      ; 5.438      ;
; -3.635 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.162      ; 5.274      ;
; -3.594 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.163      ; 5.234      ;
; -3.336 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.351      ; 5.164      ;
; -3.282 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.163      ; 4.922      ;
; -3.274 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.173      ; 4.924      ;
; -3.257 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.170      ; 4.904      ;
; -3.004 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.162      ; 4.643      ;
; -2.746 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.163      ; 4.386      ;
; -2.717 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.162      ; 4.356      ;
; -2.544 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.759      ;
; -2.501 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.318      ; 4.296      ;
; -2.494 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.709      ;
; -2.493 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.147      ; 4.117      ;
; -2.471 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.686      ;
; -2.468 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.318      ; 4.263      ;
; -2.457 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.318      ; 4.252      ;
; -2.457 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.318      ; 4.252      ;
; -2.443 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.319      ; 4.239      ;
; -2.443 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.319      ; 4.239      ;
; -2.443 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.319      ; 4.239      ;
; -2.386 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.746      ; 4.609      ;
; -2.376 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.155      ; 4.008      ;
; -2.323 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.155      ; 3.955      ;
; -2.293 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.166      ; 3.936      ;
; -2.284 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.156      ; 3.917      ;
; -2.227 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.507      ; 4.211      ;
; -2.217 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.432      ;
; -2.207 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.422      ;
; -2.179 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.394      ;
; -2.178 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.158      ; 3.813      ;
; -2.164 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.379      ;
; -2.127 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.339      ; 3.943      ;
; -2.107 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.329      ; 3.913      ;
; -2.059 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.746      ; 4.282      ;
; -2.015 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.166      ; 3.658      ;
; -2.014 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.738      ; 4.229      ;
; -2.007 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.326      ; 3.810      ;
; -1.952 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.143      ; 3.572      ;
; -1.951 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.155      ; 3.583      ;
; -1.886 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.142      ; 3.505      ;
; -1.861 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.894      ; 4.232      ;
; -1.846 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 3.473      ;
; -1.840 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.354      ; 3.671      ;
; -1.785 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.156      ; 3.418      ;
; -1.781 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.163      ; 3.421      ;
; -1.772 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.151      ; 3.400      ;
; -1.755 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.902      ; 4.134      ;
; -1.749 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.149      ; 3.375      ;
; -1.742 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.746      ; 3.965      ;
; -1.742 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.354      ; 3.573      ;
; -1.727 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.338      ; 3.542      ;
; -1.714 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 3.341      ;
; -1.659 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 3.286      ;
; -1.657 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.148      ; 3.282      ;
; -1.636 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.166      ; 3.279      ;
; -1.605 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.894      ; 3.976      ;
; -1.599 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.143      ; 3.219      ;
; -1.581 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.344      ; 3.402      ;
; -1.570 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.894      ; 3.941      ;
; -1.550 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.159      ; 3.186      ;
; -1.541 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.860     ; 1.168      ;
; -1.510 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.148      ; 3.135      ;
; -1.503 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 3.130      ;
; -1.501 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.149      ; 3.127      ;
; -1.485 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.161      ; 3.123      ;
; -1.465 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.149      ; 3.091      ;
; -1.456 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.860     ; 1.083      ;
; -1.447 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.155      ; 3.079      ;
; -1.446 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.172      ; 3.095      ;
; -1.432 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten                                                                 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.328      ; 3.237      ;
; -1.410 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.151      ; 3.038      ;
; -1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.860     ; 1.036      ;
; -1.400 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[7]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.165      ; 3.042      ;
; -1.385 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.143      ; 3.005      ;
; -1.381 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.165      ; 3.023      ;
; -1.381 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.365      ; 3.223      ;
; -1.380 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.166      ; 3.023      ;
; -1.379 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 0.106      ; 2.494      ;
; -1.360 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.148      ; 2.985      ;
; -1.359 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.144      ; 2.980      ;
; -1.344 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[5]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]                                                                   ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 2.971      ;
; -1.335 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.144      ; 2.956      ;
; -1.330 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.165      ; 2.972      ;
; -1.329 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 2.956      ;
; -1.329 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.894      ; 3.700      ;
; -1.327 ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a1~porta_address_reg0 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.894      ; 3.698      ;
; -1.310 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.332      ; 3.119      ;
; -1.302 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[4]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.351      ; 3.130      ;
; -1.300 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.860     ; 0.927      ;
; -1.280 ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.177     ; 2.090      ;
; -1.280 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.163      ; 2.920      ;
; -1.279 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.230      ;
; -1.257 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.726      ; 3.460      ;
; -1.251 ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                                                              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; -0.860     ; 0.878      ;
; -1.246 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.150      ; 2.873      ;
; -1.245 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6]                                                                ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.165      ; 2.887      ;
; -1.238 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[5]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.723      ; 3.438      ;
; -1.235 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                   ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.500        ; 1.731      ; 3.443      ;
; -1.230 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                                                           ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; -0.036     ; 2.181      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                           ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -3.724 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.315      ; 3.930      ;
; -3.649 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.861      ;
; -3.644 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.210      ; 3.888      ;
; -3.642 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 4.037      ;
; -3.629 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.498      ; 4.018      ;
; -3.558 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 3.865      ;
; -3.558 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 3.748      ;
; -3.551 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.942      ;
; -3.549 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.393      ; 3.976      ;
; -3.547 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.316      ; 3.754      ;
; -3.535 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.748      ;
; -3.532 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a25~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 3.828      ;
; -3.529 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.724      ;
; -3.522 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.316      ; 3.729      ;
; -3.516 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.894      ;
; -3.508 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.899      ;
; -3.508 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a26~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.303      ; 3.719      ;
; -3.502 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.975      ;
; -3.493 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.490      ; 3.983      ;
; -3.484 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.875      ;
; -3.483 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 3.867      ;
; -3.469 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 3.745      ;
; -3.463 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.459      ; 3.836      ;
; -3.454 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.293      ; 3.655      ;
; -3.453 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.926      ;
; -3.450 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.841      ;
; -3.449 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.199      ; 3.682      ;
; -3.446 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.736      ;
; -3.443 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.840      ;
; -3.442 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.211      ; 3.687      ;
; -3.441 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.312      ; 3.644      ;
; -3.439 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.652      ;
; -3.436 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.382      ; 3.852      ;
; -3.435 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.826      ;
; -3.419 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.816      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.808      ;
; -3.417 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.814      ;
; -3.400 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.797      ;
; -3.396 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.825      ;
; -3.395 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.686      ;
; -3.392 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.211      ; 3.637      ;
; -3.387 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a0~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.313      ; 3.700      ;
; -3.386 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.308      ; 3.694      ;
; -3.379 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a14~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.592      ;
; -3.377 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a38~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.308      ; 3.593      ;
; -3.376 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.773      ;
; -3.374 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.459      ; 3.833      ;
; -3.371 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.267      ; 3.613      ;
; -3.370 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.799      ;
; -3.367 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.758      ;
; -3.366 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.301      ; 3.575      ;
; -3.365 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a43~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.269      ; 3.626      ;
; -3.363 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.296      ; 3.659      ;
; -3.363 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 3.542      ;
; -3.361 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.207      ; 3.602      ;
; -3.356 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 3.547      ;
; -3.355 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.746      ;
; -3.353 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[6]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.782      ;
; -3.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.479      ; 3.829      ;
; -3.350 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.448      ; 3.712      ;
; -3.346 ; ePDP8:iPDP8|eCPU:iCPU|lxmarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.307      ; 3.637      ;
; -3.344 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 3.806      ;
; -3.338 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.444      ; 3.774      ;
; -3.337 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a16~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.326      ; 3.554      ;
; -3.334 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.731      ;
; -3.332 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.293      ; 3.533      ;
; -3.329 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[0]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.758      ;
; -3.327 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.724      ;
; -3.326 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.755      ;
; -3.322 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.487      ; 3.700      ;
; -3.322 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.719      ;
; -3.319 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[2]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.514      ;
; -3.316 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a30~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.276      ; 3.506      ;
; -3.310 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a4~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.275      ; 3.573      ;
; -3.310 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.802      ;
; -3.310 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 3.685      ;
; -3.306 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a31~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.262      ; 3.560      ;
; -3.306 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.308      ; 3.614      ;
; -3.306 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.277      ; 3.497      ;
; -3.304 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[1]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.779      ;
; -3.302 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[5]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.693      ;
; -3.300 ; ePDP8:iPDP8|eCPU:iCPU|lxdarb                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.305      ; 3.591      ;
; -3.293 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                           ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.476      ; 3.677      ;
; -3.287 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.716      ;
; -3.285 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a33~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.209      ; 3.528      ;
; -3.284 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.492      ; 3.776      ;
; -3.284 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 3.659      ;
; -3.283 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a20~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.314      ; 3.488      ;
; -3.282 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a9~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.213      ; 3.529      ;
; -3.281 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a8~porta_we_reg  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.306      ; 3.478      ;
; -3.280 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[3]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.709      ;
; -3.279 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[8]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.754      ;
; -3.278 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[11]                                                               ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.489      ; 3.753      ;
; -3.278 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[4]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 3.669      ;
; -3.276 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                          ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.450      ; 3.701      ;
; -3.275 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.304      ; 3.579      ;
; -3.275 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a40~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.273      ; 3.462      ;
; -3.275 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[7]                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.395      ; 3.704      ;
; -3.274 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|ram_block1a28~porta_we_reg ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.265      ; 3.539      ;
; -3.273 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.478      ; 3.735      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.422 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.528      ;
; 0.471 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.479      ;
; 0.484 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.466      ;
; 0.485 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.465      ;
; 0.486 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.500        ; 0.484      ; 0.475      ;
; 0.489 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.461      ;
; 0.492 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.458      ;
; 0.494 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.456      ;
; 0.504 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.446      ;
; 0.564 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.386      ;
; 0.568 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 1.000        ; -0.037     ; 0.382      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                         ; To Node                                                                                                                                                                         ; Launch Clock                                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.008 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.256      ; 0.467      ;
; -0.464 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; -0.500       ; 1.256      ; 0.511      ;
; -0.029 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.264      ; 1.454      ;
; 0.158  ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]               ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~porta_address_reg0                                                   ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.218      ; 0.480      ;
; 0.158  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.459      ; 1.836      ;
; 0.158  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[4]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.459      ; 1.836      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[3]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[2]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.159  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.444      ; 1.822      ;
; 0.174  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispCharWRData[4]   ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_ldr3:auto_generated|ram_block1a4~portb_datain_reg0 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.227      ; 0.505      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBuffer[7]                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                   ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                   ; ePDP8:iPDP8|eCPU:iCPU|eUSRTRP:iUSRTRP|usrtrpREG                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                         ; ePDP8:iPDP8|eCPU:iCPU|eALU:iALU|lacREG[1]                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kieREG                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kieREG                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                  ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|kirREG                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                   ; ePDP8:iPDP8|eDK8E:iRTC|clkIrREG                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                   ; ePDP8:iPDP8|eDK8E:iRTC|clkIeREG                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                  ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|kirREG                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                               ; ePDP8:iPDP8|eCPU:iCPU|eUF:iUF|ufREG                                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                            ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[1]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                            ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[0]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                            ; ePDP8:iPDP8|eCPU:iCPU|eIF:iIF|ifREG[2]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.179  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispState.dispWrite                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.044      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]              ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7]                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                           ; ePDP8:iPDP8|eCPU:iCPU|state.stateEAEnmi                                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                               ; ePDP8:iPDP8|eCPU:iCPU|eIE:iIE|ieREG                                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                        ; ePDP8:iPDP8|eCPU:iCPU|eMQA:iMQA|mqaREG[11]                                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent        ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]       ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|paramCount[0]                                                                                                                     ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.180  ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]           ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|param4[0]                                                                                                                         ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.043      ; 0.307      ;
; 0.181  ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                             ; ePDP8:iPDP8|eCPU:iCPU|state.stateHalt                                                                                                                                           ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[5]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[6]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[4]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[3]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[2]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.183  ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]   ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1]                                                                                                                   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; CLOCK_50    ; 0.000        ; 1.454      ; 1.856      ;
; 0.186  ; ANSITerm1:ANSITerm|IOP16:IOP16|w_PC_out[2]                        ; ANSITerm1:ANSITerm|IOP16:IOP16|IOP_ROM:\GEN_256W_INST_ROM:IopRom|altsyncram:altsyncram_component|altsyncram_4004:auto_generated|ram_block1a0~porta_address_reg0                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.216      ; 0.506      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                            ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[17]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                            ; ePDP8:iPDP8|eRK8E:iDISK|sdDISKaddr[18]                                                                                                                                          ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[18]                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[17]                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdDISKaddr[17]                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopABORT                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopABORT                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopABORT                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT              ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopABORT                                                                                                                            ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdOP.sdopRD                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopRD                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|rk05WRLOCK                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|sdOP.sdopRD                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                 ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|sdOP.sdopRD                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|rk05WRLOCK                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|rk05WRLOCK                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                  ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|rk05WRLOCK                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                         ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[4]                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                         ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[6]                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[3]                         ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[3]                                                                                                                                       ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS               ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|spiCS                                                                                                                             ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[11]                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[11]                                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[3]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[3]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[2]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[2]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[10]                                  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[10]                                                                                                                                                ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[1]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[1]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[9]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[9]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[0]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[0]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[8]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[8]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[7]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[7]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[6]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[6]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[5]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[5]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkda[4]                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkda[4]                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                   ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                                                                                                                 ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT01                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE11                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRWFAIL                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateRWFAIL                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                        ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|bytecnt[0]                                                                                                                                      ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE01                ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE01                                                                                                                              ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD01                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD01                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT11                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT08                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT08                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT14                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04                 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT04                                                                                                                               ; CLOCK_50                                                        ; CLOCK_50    ; 0.000        ; 0.036      ; 0.307      ;
+--------+-------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                       ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.036 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.944      ; 1.594      ;
; 0.053 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.936      ; 1.603      ;
; 0.110 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.928      ; 1.652      ;
; 0.111 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.941      ; 1.666      ;
; 0.117 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.949      ; 1.680      ;
; 0.135 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.943      ; 1.692      ;
; 0.142 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.930      ; 1.686      ;
; 0.143 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.595      ;
; 0.144 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.928      ; 1.686      ;
; 0.146 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.598      ;
; 0.166 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.951      ; 1.731      ;
; 0.168 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.943      ; 1.725      ;
; 0.171 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.943      ; 1.728      ;
; 0.172 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.936      ; 1.722      ;
; 0.178 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.934      ; 1.726      ;
; 0.183 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~17              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.635      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.035      ; 0.307      ;
; 0.202 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.929      ; 1.745      ;
; 0.204 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.930      ; 1.748      ;
; 0.208 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.935      ; 1.757      ;
; 0.214 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.666      ;
; 0.214 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.943      ; 1.771      ;
; 0.215 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.667      ;
; 0.217 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.669      ;
; 0.217 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.669      ;
; 0.218 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.670      ;
; 0.218 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~14              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.670      ;
; 0.218 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.670      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.220 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.672      ;
; 0.221 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.673      ;
; 0.224 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.922      ; 1.760      ;
; 0.238 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~19              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.690      ;
; 0.244 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~16              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.696      ;
; 0.247 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~18              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.699      ;
; 0.248 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.941      ; 1.803      ;
; 0.248 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.943      ; 1.805      ;
; 0.251 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.928      ; 1.793      ;
; 0.262 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.944      ; 1.820      ;
; 0.276 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.927      ; 1.817      ;
; 0.283 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.935      ; 1.832      ;
; 0.285 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.737      ;
; 0.287 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~21              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.739      ;
; 0.288 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.740      ;
; 0.289 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.741      ;
; 0.290 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~15              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.742      ;
; 0.290 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.742      ;
; 0.292 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.744      ;
; 0.292 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.744      ;
; 0.293 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.138      ; 1.545      ;
; 0.293 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.745      ;
; 0.296 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.748      ;
; 0.299 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13                                                                              ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.751      ;
; 0.309 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.944      ; 1.867      ;
; 0.330 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.941      ; 1.885      ;
; 0.334 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[4]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[3]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.455      ;
; 0.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[0]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.336 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.922      ; 1.873      ;
; 0.338 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[7]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.459      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[5]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.462      ;
; 0.343 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[2]                                                                               ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 0.036      ; 0.463      ;
; 0.350 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.916      ; 1.880      ;
; 0.353 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.929      ; 1.896      ;
; 0.356 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.808      ;
; 0.357 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.809      ;
; 0.359 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.811      ;
; 0.359 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.811      ;
; 0.360 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.812      ;
; 0.362 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[7]                                                                      ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.139      ; 1.615      ;
; 0.364 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.941      ; 1.919      ;
; 0.365 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[1]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.138      ; 1.617      ;
; 0.367 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.819      ;
; 0.368 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.820      ;
; 0.370 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.822      ;
; 0.370 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.822      ;
; 0.371 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]           ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4]                                                                         ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.823      ;
; 0.371 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.927      ; 1.912      ;
; 0.385 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dataOut[1]                                                                      ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.139      ; 1.638      ;
; 0.405 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~20              ; ANSITerm1:ANSITerm|bufferedUART:UART|dataOut[6]                                                                               ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.857      ;
; 0.412 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.936      ; 1.962      ;
; 0.413 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.927      ; 1.954      ;
; 0.418 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]                                                                            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.943      ; 1.975      ;
; 0.423 ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]           ; ANSITerm1:ANSITerm|bufferedUART:UART|altsyncram:rxBuffer_rtl_0|altsyncram_3ce1:auto_generated|ram_block1a0~portb_address_reg0 ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.479      ; 2.036      ;
; 0.426 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.951      ; 1.991      ;
; 0.427 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]                                                                           ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; -0.500       ; 1.930      ; 1.971      ;
+-------+---------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                              ; Launch Clock                                                                                                                             ; Latch Clock                                                                                                                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.165 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_data|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10] ; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.500       ; 0.618      ; 0.397      ;
; 0.200 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[10]                      ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.326      ;
; 0.258 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[9]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.379      ;
; 0.261 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.382      ;
; 0.264 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.385      ;
; 0.264 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[6]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.385      ;
; 0.271 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[1]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[0]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[3]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[2]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.394      ;
; 0.284 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[8]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[7]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.405      ;
; 0.340 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[5]                       ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|ps2_word[4]  ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0.000        ; 0.037      ; 0.461      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]'                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                        ; Launch Clock                                                    ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.702 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.191      ; 1.507      ;
; 0.827 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.189      ; 1.630      ;
; 0.841 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.192      ; 1.647      ;
; 0.934 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten  ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.206      ; 1.754      ;
; 0.969 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.232      ; 1.285      ;
; 1.005 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.199      ; 1.818      ;
; 1.006 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.178      ; 1.798      ;
; 1.018 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.163      ; 1.285      ;
; 1.046 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.184      ; 1.844      ;
; 1.095 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.885      ; 1.594      ;
; 1.101 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.183      ; 1.898      ;
; 1.112 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.877      ; 1.603      ;
; 1.150 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.199      ; 1.963      ;
; 1.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.869      ; 1.652      ;
; 1.169 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.183      ; 1.966      ;
; 1.170 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.882      ; 1.666      ;
; 1.176 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.890      ; 1.680      ;
; 1.183 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.303      ;
; 1.183 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.303      ;
; 1.183 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.303      ;
; 1.191 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.311      ;
; 1.191 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.311      ;
; 1.191 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.311      ;
; 1.191 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; 0.036      ; 1.311      ;
; 1.194 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 1.692      ;
; 1.201 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.871      ; 1.686      ;
; 1.203 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.869      ; 1.686      ;
; 1.225 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.892      ; 1.731      ;
; 1.227 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 1.725      ;
; 1.230 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 1.728      ;
; 1.231 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.877      ; 1.722      ;
; 1.232 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.303      ;
; 1.232 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.303      ;
; 1.232 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.303      ;
; 1.237 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.875      ; 1.726      ;
; 1.240 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.311      ;
; 1.240 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.311      ;
; 1.240 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.311      ;
; 1.240 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteWritten ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; 0.000        ; -0.033     ; 1.311      ;
; 1.261 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.870      ; 1.745      ;
; 1.263 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.871      ; 1.748      ;
; 1.266 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.197      ; 2.077      ;
; 1.267 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[4] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[4]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.876      ; 1.757      ;
; 1.267 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.197      ; 2.078      ;
; 1.272 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.378      ; 2.264      ;
; 1.273 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 1.771      ;
; 1.283 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.863      ; 1.760      ;
; 1.307 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.882      ; 1.803      ;
; 1.307 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 1.805      ;
; 1.310 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.869      ; 1.793      ;
; 1.316 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.207      ; 2.137      ;
; 1.321 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.178      ; 2.113      ;
; 1.321 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.885      ; 1.820      ;
; 1.335 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.868      ; 1.817      ;
; 1.340 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 2.163      ;
; 1.342 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.876      ; 1.832      ;
; 1.352 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.392      ; 2.358      ;
; 1.366 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.189      ; 2.169      ;
; 1.368 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.885      ; 1.867      ;
; 1.373 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.209      ; 2.196      ;
; 1.389 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.882      ; 1.885      ;
; 1.396 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[3] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[3]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.863      ; 1.873      ;
; 1.396 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.192      ; 2.202      ;
; 1.407 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.195      ; 2.216      ;
; 1.409 ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent               ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteWritten             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.857      ; 1.880      ;
; 1.412 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.870      ; 1.896      ;
; 1.423 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.882      ; 1.919      ;
; 1.424 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[4] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.377      ; 2.415      ;
; 1.429 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.188      ; 2.231      ;
; 1.430 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.868      ; 1.912      ;
; 1.461 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.393      ; 2.468      ;
; 1.471 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.877      ; 1.962      ;
; 1.472 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[5]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.868      ; 1.954      ;
; 1.477 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 1.975      ;
; 1.485 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[1] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.184      ; 2.283      ;
; 1.485 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.892      ; 1.991      ;
; 1.486 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[1] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[1]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.871      ; 1.971      ;
; 1.489 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[7]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.874      ; 1.977      ;
; 1.510 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 2.008      ;
; 1.522 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[3] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[3] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.388      ; 2.524      ;
; 1.523 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[7] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[7]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.874      ; 2.011      ;
; 1.525 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.876      ; 2.015      ;
; 1.539 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR7[5] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[5]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.884      ; 2.037      ;
; 1.544 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR4[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.870      ; 2.028      ;
; 1.545 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR5[0] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[0]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.882      ; 2.041      ;
; 1.558 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[5] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[5]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.191      ; 2.363      ;
; 1.561 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.178      ; 2.353      ;
; 1.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[0] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.376      ;
; 1.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.376      ;
; 1.566 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[1] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.376      ;
; 1.566 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR3[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[6]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.066      ; 2.246      ;
; 1.566 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR0[6] ; ANSITerm1:ANSITerm|bufferedUART:UART|controlReg[6]             ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.863      ; 2.043      ;
; 1.570 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[7] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.183      ; 2.367      ;
; 1.574 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[5] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.384      ;
; 1.574 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[6] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.384      ;
; 1.574 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[7] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.384      ;
; 1.574 ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteSent    ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[4] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.196      ; 2.384      ;
; 1.576 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR1[6] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|controlReg[6]    ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.193      ; 2.383      ;
; 1.602 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR2[2] ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteLatch[2]            ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 0.877      ; 2.093      ;
; 1.610 ; ANSITerm1:ANSITerm|IOP16:IOP16|RegFile8x8:RegFile|w_regFR6[2] ; ANSITerm1:ANSITerm|ANSIDisplayVGA:ANSIDisplay|dispByteLatch[2] ; CLOCK_50                                                        ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ; -0.500       ; 1.192      ; 2.416      ;
+-------+---------------------------------------------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+-----------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.831 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 0.976      ;
; 0.866 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.562      ; 0.958      ;
; 0.893 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.038      ;
; 0.950 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.064      ;
; 0.979 ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.575      ; 1.084      ;
; 0.997 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 1.134      ;
; 1.039 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[0]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.572      ; 1.141      ;
; 1.042 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 1.179      ;
; 1.048 ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.607      ; 1.185      ;
; 1.051 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.397      ; 0.978      ;
; 1.078 ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.554      ; 1.162      ;
; 1.103 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.389      ; 1.022      ;
; 1.121 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[2]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.584      ; 1.235      ;
; 1.136 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.576      ; 1.242      ;
; 1.147 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.572      ; 1.249      ;
; 1.151 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[6]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.296      ;
; 1.174 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.428      ; 1.132      ;
; 1.175 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.581      ; 1.286      ;
; 1.176 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.583      ; 1.289      ;
; 1.179 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.580      ; 1.289      ;
; 1.190 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.582      ; 1.302      ;
; 1.196 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.581      ; 1.307      ;
; 1.212 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[7]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.615      ; 1.357      ;
; 1.220 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.399      ; 1.149      ;
; 1.224 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.398      ; 1.152      ;
; 1.226 ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.568      ; 1.324      ;
; 1.234 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.374      ;
; 1.235 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.612      ; 1.377      ;
; 1.262 ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                                                             ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.570      ; 1.362      ;
; 1.263 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.571      ; 1.364      ;
; 1.276 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.572      ; 1.378      ;
; 1.279 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.428      ; 1.237      ;
; 1.280 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.430      ; 1.240      ;
; 1.315 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.586      ; 1.431      ;
; 1.319 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.582      ; 1.431      ;
; 1.325 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.581      ; 1.436      ;
; 1.327 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[1]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.679      ; 1.536      ;
; 1.329 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.439      ; 1.298      ;
; 1.347 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[0]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.563      ; 1.440      ;
; 1.349 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[1]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.583      ; 1.462      ;
; 1.360 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.679      ; 1.569      ;
; 1.363 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.683      ; 1.576      ;
; 1.377 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.585      ; 1.492      ;
; 1.381 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.566      ; 1.477      ;
; 1.397 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.537      ;
; 1.401 ; ePDP8:iPDP8|eKL8E:iTTY1|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.330      ; 1.261      ;
; 1.403 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.375      ; 1.308      ;
; 1.405 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[5]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.543      ;
; 1.442 ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                                                            ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.566      ; 1.538      ;
; 1.461 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.577      ; 1.568      ;
; 1.466 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[4]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.604      ;
; 1.466 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[6]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.579      ; 1.575      ;
; 1.474 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[5]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.578      ; 1.582      ;
; 1.489 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.679      ; 1.698      ;
; 1.510 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.566      ; 1.606      ;
; 1.513 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.565      ; 1.608      ;
; 1.513 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.569      ; 1.612      ;
; 1.515 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.644      ;
; 1.520 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.383      ; 1.433      ;
; 1.528 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.560      ; 1.618      ;
; 1.528 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.657      ;
; 1.560 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.385      ; 1.475      ;
; 1.560 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.517      ; 1.607      ;
; 1.577 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.560      ; 1.667      ;
; 1.584 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.722      ;
; 1.584 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.570      ; 1.684      ;
; 1.586 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.569      ; 1.685      ;
; 1.590 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.613      ; 1.733      ;
; 1.590 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[9]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.567      ; 1.687      ;
; 1.600 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.729      ;
; 1.603 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.734      ;
; 1.605 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[0] ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.626      ; 1.761      ;
; 1.621 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.383      ; 1.534      ;
; 1.621 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.482      ; 1.633      ;
; 1.625 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.382      ; 1.537      ;
; 1.629 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.612      ; 1.771      ;
; 1.630 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.579      ; 1.739      ;
; 1.633 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.570      ; 1.733      ;
; 1.634 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.578      ; 1.742      ;
; 1.636 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.569      ; 1.735      ;
; 1.637 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.384      ; 1.551      ;
; 1.638 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[4]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.566      ; 1.734      ;
; 1.643 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.414      ; 1.587      ;
; 1.657 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[2]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.513      ; 1.700      ;
; 1.670 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.612      ; 1.812      ;
; 1.680 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.412      ; 1.622      ;
; 1.681 ; ePDP8:iPDP8|eCPU:iCPU|eMB:iMB|mbREG[7]                                                      ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.414      ; 1.625      ;
; 1.689 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.608      ; 1.827      ;
; 1.689 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 1.840      ;
; 1.690 ; ePDP8:iPDP8|eKL8E:iTTY2|eKL8E_RX:iKL8E_RX|datREG[3]                                         ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.610      ; 1.830      ;
; 1.693 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaDOUT[3]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.622      ; 1.845      ;
; 1.693 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]                                                  ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.554      ; 1.777      ;
; 1.697 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.599      ; 1.826      ;
; 1.700 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]                                                 ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.601      ; 1.831      ;
; 1.708 ; ePDP8:iPDP8|eMS8C:iRAM|altsyncram:RAM_rtl_0|altsyncram_73d1:auto_generated|address_reg_a[1] ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.369      ; 1.607      ;
; 1.713 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaRD                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.611      ; 1.854      ;
; 1.719 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|dmaWR                                                       ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.613      ; 1.862      ;
; 1.730 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.583      ; 1.843      ;
; 1.733 ; ePDP8:iPDP8|eCPU:iCPU|eMA:iMA|maREG[10]                                                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.582      ; 1.845      ;
; 1.736 ; ePDP8:iPDP8|eCPU:iCPU|dmagnt                                                                ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.678      ; 1.944      ;
+-------+---------------------------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.221 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.182      ;
; -1.221 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.182      ;
; -1.221 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.182      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.211 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.172      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.061 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.980      ;
; -1.041 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.002      ;
; -1.041 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekRDWR ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.002      ;
; -1.041 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateSeekONLY ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 2.002      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[11]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[8]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[9]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[10]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[5]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[2]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.031 ; ePDP8:iPDP8|eCPU:iCPU|ioclrb                                            ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_1|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.992      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[11]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[10]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[8]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[0]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[3]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[4]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[5]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[6]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[7]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.026 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|eMQ:iMQ|mqREG[9]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.047      ; 1.945      ;
; -1.010 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[8]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.134      ;
; -1.010 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[1]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.134      ;
; -1.010 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[3]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.134      ;
; -1.010 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[11]                   ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.134      ;
; -1.010 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[2]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.134      ;
; -1.010 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|eIR:iIR|irREG[9]                    ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.137      ; 2.134      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[3]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[4]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[6]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[7]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdMEMaddr[0]        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[30]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[31]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[29]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.995 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdDISKaddr[28]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.956      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|sdOP.sdopNOP        ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.955      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.955      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_3|state.stateDONE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.026     ; 1.955      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateDONE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.952      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_2|state.stateIDLE     ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.029     ; 1.952      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[22]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[20]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[19]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[18]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[17]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[21]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[16]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[15]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[14]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[11]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[10]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[9]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[8]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[7]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[6]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[0]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[2]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[3]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[12]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[23]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[24]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[25]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[13]      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
; -0.994 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eRK05:iRK05_0|delayCount[1]       ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.033     ; 1.948      ;
+--------+-------------------------------------------------------------------------+-----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; -0.720 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 1.104      ;
; -0.694 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 1.078      ;
; -0.660 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 1.096      ;
; -0.655 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.455      ; 1.102      ;
; -0.634 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.461      ; 1.070      ;
; -0.633 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 1.103      ;
; -0.629 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.455      ; 1.076      ;
; -0.607 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.470      ; 1.077      ;
; -0.532 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.509      ; 0.932      ;
; -0.530 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.498      ; 0.936      ;
; -0.504 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.498      ; 0.910      ;
; -0.492 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.404      ; 0.930      ;
; -0.492 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.509      ; 0.892      ;
; -0.482 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 0.939      ;
; -0.466 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.404      ; 0.904      ;
; -0.456 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.469      ; 0.913      ;
; -0.452 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.498      ; 0.936      ;
; -0.428 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 0.929      ;
; -0.426 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.498      ; 0.910      ;
; -0.422 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 0.906      ;
; -0.402 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.501      ; 0.903      ;
; -0.392 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.500      ; 0.876      ;
; -0.257 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.564      ; 0.904      ;
; -0.223 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; 0.500        ; 0.564      ; 0.870      ;
+--------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                          ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.226 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.177      ; 1.928      ;
; 0.226 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.177      ; 1.928      ;
; 0.226 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.177      ; 1.928      ;
; 0.226 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.177      ; 1.928      ;
; 0.226 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.177      ; 1.928      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.176      ; 1.811      ;
; 0.342 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 1.000        ; 1.176      ; 1.811      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]'                                                                                                                                           ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node                                               ; Launch Clock ; Latch Clock                                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+
; 0.117 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[3] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.569      ;
; 0.117 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBuffer~13      ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.569      ;
; 0.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[4] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.677      ;
; 0.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[1] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.677      ;
; 0.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[2] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.677      ;
; 0.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[0] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.677      ;
; 0.225 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset ; ANSITerm1:ANSITerm|bufferedUART:UART|rxReadPointer[5] ; CLOCK_50     ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 0.000        ; 1.338      ; 1.677      ;
+-------+-------------------------------------------------+-------------------------------------------------------+--------------+-----------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ePDP8:iPDP8|eCPU:iCPU|rdb'                                                                                                                                          ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                      ; Launch Clock ; Latch Clock               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+
; 0.501 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.689      ; 0.720      ;
; 0.565 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 0.718      ;
; 0.584 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 0.737      ;
; 0.585 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[1]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.689      ; 0.804      ;
; 0.591 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 0.742      ;
; 0.591 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 0.742      ;
; 0.620 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.632      ; 0.782      ;
; 0.650 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[10] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 0.803      ;
; 0.655 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 0.775      ;
; 0.674 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[11] ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.623      ; 0.827      ;
; 0.681 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[9]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 0.832      ;
; 0.681 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[8]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.621      ; 0.832      ;
; 0.684 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.523      ; 0.737      ;
; 0.702 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[3]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.632      ; 0.864      ;
; 0.745 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[7]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.590      ; 0.865      ;
; 0.757 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 0.879      ;
; 0.759 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 0.880      ;
; 0.774 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[2]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.523      ; 0.827      ;
; 0.779 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.576      ; 0.885      ;
; 0.801 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.582      ; 0.913      ;
; 0.847 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[6]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.592      ; 0.969      ;
; 0.849 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[5]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.591      ; 0.970      ;
; 0.869 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[4]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.576      ; 0.975      ;
; 0.891 ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|sdSTATE.sdstateINIT                     ; ePDP8:iPDP8|eCPU:iCPU|MD[0]  ; CLOCK_50     ; ePDP8:iPDP8|eCPU:iCPU|rdb ; -0.500       ; 0.582      ; 1.003      ;
+-------+-------------------------------------------------------------------------+------------------------------+--------------+---------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.506 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.506 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxInPointer[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.626      ;
; 0.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txByteSent      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.866      ;
; 0.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.866      ;
; 0.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.866      ;
; 0.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.866      ;
; 0.528 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.254      ; 0.866      ;
; 0.556 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.866      ;
; 0.556 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.866      ;
; 0.556 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.226      ; 0.866      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.idle    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.stopBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[3]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[2]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[1]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxBitCount[0]   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxState.dataBit ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.705      ;
; 0.596 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.596 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|rxClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.036      ; 0.716      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.875      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[5] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.875      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[4] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.875      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.875      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.875      ;
; 0.744 ; ANSITerm1:ANSITerm|bufferedUART:UART|func_reset                         ; ANSITerm1:ANSITerm|bufferedUART:UART|txClockCount[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.047      ; 0.875      ;
; 1.167 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.516      ;
; 1.167 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.516      ;
; 1.167 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopMOT.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.516      ;
; 1.167 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.516      ;
; 1.167 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.516      ;
; 1.167 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopWLE.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.516      ;
; 1.173 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopFNR.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.265      ; 1.522      ;
; 1.174 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopSET           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.517      ;
; 1.174 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopSET           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.517      ;
; 1.174 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[2]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.517      ;
; 1.174 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopNOP            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.517      ;
; 1.174 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopDONE.bitopNOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.517      ;
; 1.174 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopBUSY.bitopNOP           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.259      ; 1.517      ;
; 1.188 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.522      ;
; 1.188 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.250      ; 1.522      ;
; 1.193 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[6]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.522      ;
; 1.193 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[10]                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.522      ;
; 1.193 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[5]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.522      ;
; 1.193 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[3]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.522      ;
; 1.193 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkma[0]                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.245      ; 1.522      ;
; 1.196 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|spiTXD[7]            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.517      ;
; 1.196 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|eSDSPI:iSDSPI|txd[7] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.237      ; 1.517      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstFNR                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstMOT                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopTME.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstTME                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstWLE                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.364 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|memADDR[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.516      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opCLR          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|skipFLAG                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[0]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05BUSY[1]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRITE        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.068      ; 1.522      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.519      ;
; 1.370 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|timeout[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 1.519      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|bitopSTE.bitopSET            ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstSTE                      ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstBUSY                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rkstDONE                     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opWRPROT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[0].rk05opWRPROT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[2].rk05opWRPROT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[3].rk05opWRPROT       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opSEEK         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|rk05OP[1].rk05opREAD         ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateREAD02    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.518      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT00    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.063      ; 1.518      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT16    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateINIT17    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.061      ; 1.516      ;
; 1.371 ; debouncePBSWitches:debounceCtrlSwitches|debounceSW:debounceSw5|o_PinOut ; ePDP8:iPDP8|eRK8E:iDISK|eSD:iSD|state.stateWRITE13   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.062      ; 1.517      ;
+-------+-------------------------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Clock                                                                                                                                     ; Setup      ; Hold   ; Recovery  ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+
; Worst-case Slack                                                                                                                          ; -14.132    ; -2.138 ; -3.763    ; -0.046  ; -4.000              ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -10.017    ; 0.702  ; N/A       ; N/A     ; -1.487              ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -9.657     ; -0.045 ; -0.364    ; -0.046  ; -3.201              ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -0.349     ; 0.165  ; N/A       ; N/A     ; -1.487              ;
;  CLOCK_50                                                                                                                                 ; -14.132    ; -2.138 ; -3.763    ; 0.506   ; -4.000              ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -9.732     ; 0.831  ; -2.627    ; 0.501   ; 0.291               ;
; Design-wide TNS                                                                                                                           ; -10959.715 ; -2.285 ; -3095.98  ; -0.092  ; -2930.468           ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; -191.608   ; 0.000  ; N/A       ; N/A     ; -34.201             ;
;  ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; -232.422   ; -0.045 ; -1.924    ; -0.092  ; -63.853             ;
;  ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; -1.532     ; 0.000  ; N/A       ; N/A     ; -16.357             ;
;  CLOCK_50                                                                                                                                 ; -10423.291 ; -2.258 ; -3067.328 ; 0.000   ; -2816.303           ;
;  ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; -110.862   ; 0.000  ; -26.728   ; 0.000   ; 0.000               ;
+-------------------------------------------------------------------------------------------------------------------------------------------+------------+--------+-----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; MD_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AC_LED          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCS            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdDI            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_hSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_vSync         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; LDA_PB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_CTS_ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[0]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[1]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[2]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[3]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[4]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[5]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[6]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[7]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[8]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[9]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[10]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[11]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[12]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[13]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[14]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdRamData[15]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sramData[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_CLK              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; io_PS2_DAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LINK_SS                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; serSelect               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RUN_SS                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdCD                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW12_SS[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdDO                    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; reset_n                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DISP_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LDPC_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; STEP_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DEP_PB                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXAM_PB                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TTY1_RXD_Ser            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.14 V              ; -0.0571 V           ; 0.24 V                               ; 0.253 V                              ; 8.86e-10 s                  ; 6.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.14 V             ; -0.0571 V          ; 0.24 V                              ; 0.253 V                             ; 8.86e-10 s                 ; 6.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.09 V              ; -0.00919 V          ; 0.272 V                              ; 0.279 V                              ; 4.99e-09 s                  ; 3.74e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.09 V             ; -0.00919 V         ; 0.272 V                             ; 0.279 V                             ; 4.99e-09 s                 ; 3.74e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.45e-09 V                   ; 3.15 V              ; -0.0747 V           ; 0.2 V                                ; 0.271 V                              ; 6.5e-10 s                   ; 4.56e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 9.45e-09 V                  ; 3.15 V             ; -0.0747 V          ; 0.2 V                               ; 0.271 V                             ; 6.5e-10 s                  ; 4.56e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.79e-09 V                   ; 3.13 V              ; -0.0451 V           ; 0.284 V                              ; 0.25 V                               ; 1.14e-09 s                  ; 8.82e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 6.79e-09 V                  ; 3.13 V             ; -0.0451 V          ; 0.284 V                             ; 0.25 V                              ; 1.14e-09 s                 ; 8.82e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.63e-09 V                   ; 3.17 V              ; -0.0323 V           ; 0.146 V                              ; 0.09 V                               ; 4.42e-10 s                  ; 4e-10 s                     ; No                         ; Yes                        ; 3.08 V                      ; 3.63e-09 V                  ; 3.17 V             ; -0.0323 V          ; 0.146 V                             ; 0.09 V                              ; 4.42e-10 s                 ; 4e-10 s                    ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.12 V              ; -0.0404 V           ; 0.219 V                              ; 0.245 V                              ; 1.09e-09 s                  ; 8.61e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.12 V             ; -0.0404 V          ; 0.219 V                             ; 0.245 V                             ; 1.09e-09 s                 ; 8.61e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.08 V              ; -0.00449 V          ; 0.31 V                               ; 0.243 V                              ; 5.79e-09 s                  ; 4.66e-09 s                  ; No                         ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.08 V             ; -0.00449 V         ; 0.31 V                              ; 0.243 V                             ; 5.79e-09 s                 ; 4.66e-09 s                 ; No                        ; Yes                       ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.76e-07 V                   ; 3.12 V              ; -0.0504 V           ; 0.296 V                              ; 0.208 V                              ; 6.98e-10 s                  ; 6.34e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.76e-07 V                  ; 3.12 V             ; -0.0504 V          ; 0.296 V                             ; 0.208 V                             ; 6.98e-10 s                 ; 6.34e-10 s                 ; Yes                       ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.21e-07 V                   ; 3.11 V              ; -0.0305 V           ; 0.284 V                              ; 0.283 V                              ; 1.36e-09 s                  ; 1.1e-09 s                   ; No                         ; Yes                        ; 3.08 V                      ; 5.21e-07 V                  ; 3.11 V             ; -0.0305 V          ; 0.284 V                             ; 0.283 V                             ; 1.36e-09 s                 ; 1.1e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.58e-07 V                   ; 3.13 V              ; -0.0413 V           ; 0.178 V                              ; 0.078 V                              ; 4.81e-10 s                  ; 4.67e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.58e-07 V                  ; 3.13 V             ; -0.0413 V          ; 0.178 V                             ; 0.078 V                             ; 4.81e-10 s                 ; 4.67e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; OUT12_LEDs[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; OUT12_LEDs[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[5]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[6]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[7]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[8]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[9]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[10]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; OUT12_LEDs[11]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; RUN_LED         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; PC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; MADR_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; MD_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; AC_LED          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; LINK_LED        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; TTY1_TXD_Ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; TTY1_RTS_ser    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCS            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdDI            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoR1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoG1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB0       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_videoB1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_hSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; o_vSync         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramAddress[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[13] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[14] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[15] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[16] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[17] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[18] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramAddress[19] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sRamCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sRamOE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; n_sdRamCas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamRas      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamWe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; n_sdRamCe       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamClkEn      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.57 V              ; -0.0619 V           ; 0.328 V                              ; 0.166 V                              ; 6.79e-10 s                  ; 6.2e-10 s                   ; No                         ; Yes                        ; 3.46 V                      ; 1.3e-07 V                   ; 3.57 V             ; -0.0619 V          ; 0.328 V                             ; 0.166 V                             ; 6.79e-10 s                 ; 6.2e-10 s                  ; No                        ; Yes                       ;
; sdRamAddr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.48 V              ; -0.014 V            ; 0.359 V                              ; 0.292 V                              ; 3.93e-09 s                  ; 3.26e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.92e-07 V                  ; 3.48 V             ; -0.014 V           ; 0.359 V                             ; 0.292 V                             ; 3.93e-09 s                 ; 3.26e-09 s                 ; No                        ; No                        ;
; sdRamAddr[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sdRamAddr[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sdRamAddr[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.92e-07 V                   ; 3.58 V              ; -0.0891 V           ; 0.324 V                              ; 0.191 V                              ; 4.6e-10 s                   ; 4.21e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 1.92e-07 V                  ; 3.58 V             ; -0.0891 V          ; 0.324 V                             ; 0.191 V                             ; 4.6e-10 s                  ; 4.21e-10 s                 ; No                        ; Yes                       ;
; sramData[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; sramData[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; io_PS2_DAT      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.3e-07 V                    ; 3.55 V              ; -0.053 V            ; 0.335 V                              ; 0.361 V                              ; 9.06e-10 s                  ; 7.36e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.3e-07 V                   ; 3.55 V             ; -0.053 V           ; 0.335 V                             ; 0.361 V                             ; 9.06e-10 s                 ; 7.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.59e-08 V                   ; 3.58 V              ; -0.0705 V           ; 0.234 V                              ; 0.091 V                              ; 2.93e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 6.59e-08 V                  ; 3.58 V             ; -0.0705 V          ; 0.234 V                             ; 0.091 V                             ; 2.93e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 613      ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0        ; 9        ; 0        ; 8        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 613      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; CLOCK_50                                                                                                                                 ; 114      ; 11255    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 275      ; 11256    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10796508 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4091     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                                                               ; To Clock                                                                                                                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; 0        ; 0        ; 613      ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 0        ; 9        ; 0        ; 8        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 174      ; 9        ; 0        ; 8        ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; 144      ; 0        ; 613      ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 0        ; 10       ;
; CLOCK_50                                                                                                                                 ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; 0        ; 0        ; 1        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; CLOCK_50                                                                                                                                 ; 114      ; 11255    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; CLOCK_50                                                                                                                                 ; 275      ; 11256    ; 0        ; 0        ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; CLOCK_50                                                                                                                                 ; 25       ; 132      ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; 10796508 ; 0        ; 0        ; 0        ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; CLOCK_50                                                                                                                                 ; 30       ; 18076    ; 0        ; 0        ;
; CLOCK_50                                                                                                                                 ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; 0        ; 0        ; 4091     ; 0        ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                       ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ; 7        ; 0        ; 0        ; 0        ;
; CLOCK_50   ; CLOCK_50                                                        ; 1766     ; 0        ; 0        ; 0        ;
; CLOCK_50   ; ePDP8:iPDP8|eCPU:iCPU|rdb                                       ; 0        ; 0        ; 24       ; 0        ;
+------------+-----------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 230   ; 230  ;
; Unconstrained Output Ports      ; 30    ; 30   ;
; Unconstrained Output Port Paths ; 180   ; 180  ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                                                                   ; Clock                                                                                                                                    ; Type ; Status      ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]                                                                          ; Base ; Constrained ;
; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]                                                                          ; Base ; Constrained ;
; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ; Base ; Constrained ;
; CLOCK_50                                                                                                                                 ; CLOCK_50                                                                                                                                 ; Base ; Constrained ;
; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; ePDP8:iPDP8|eCPU:iCPU|rdb                                                                                                                ; Base ; Constrained ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; DEP_PB       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DISP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EXAM_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LDPC_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_SS      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_SS       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; STEP_PB      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW12_SS[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_RXD_Ser ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_CLK   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_PS2_DAT   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCD         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; serSelect    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; AC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LINK_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MADR_LED       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; MD_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OUT12_LEDs[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; PC_LED         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RUN_LED        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TTY1_TXD_Ser   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_hSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_vSync        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoB1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoG1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR0      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_videoR1      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCLK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdCS           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdDI           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Mon Jul 05 22:37:27 2021
Info: Command: quartus_sta pdp8_top -c pdp8_top
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 13 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pdp8_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name ePDP8:iPDP8|eCPU:iCPU|rdb ePDP8:iPDP8|eCPU:iCPU|rdb
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0]
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1]
    Info (332105): create_clock -period 1.000 -name ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -14.132
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -14.132          -10423.291 CLOCK_50 
    Info (332119):   -10.017            -191.608 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -9.732            -110.862 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -9.657            -232.422 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -0.349              -1.532 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -2.138
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.138              -2.258 CLOCK_50 
    Info (332119):    -0.027              -0.027 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.283               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.273               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):     1.689               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.763
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.763           -3067.328 CLOCK_50 
    Info (332119):    -2.627             -26.728 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.364              -1.924 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.147
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.147               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     1.053               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     1.152               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2816.303 CLOCK_50 
    Info (332119):    -3.201             -62.681 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -34.201 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.408               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -12.840
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -12.840           -9676.645 CLOCK_50 
    Info (332119):    -9.497            -180.179 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -9.158            -217.736 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -9.141            -104.243 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.232              -0.714 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.931              -2.049 CLOCK_50 
    Info (332119):    -0.045              -0.045 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.355               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     1.158               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):     1.629               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -3.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.350           -2671.408 CLOCK_50 
    Info (332119):    -2.526             -25.524 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):    -0.280              -1.400 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is -0.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.046              -0.092 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     1.052               0.000 CLOCK_50 
    Info (332119):     1.062               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.000           -2816.057 CLOCK_50 
    Info (332119):    -3.201             -63.853 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.487             -34.201 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.487             -16.357 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.291               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.595
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.595           -3700.971 CLOCK_50 
    Info (332119):    -3.936             -73.412 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -3.799             -80.020 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -3.724             -41.824 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.422               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
Info (332146): Worst-case hold slack is -1.008
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.008              -1.037 CLOCK_50 
    Info (332119):     0.036               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.165               0.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.702               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):     0.831               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332146): Worst-case recovery slack is -1.221
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.221            -862.036 CLOCK_50 
    Info (332119):    -0.720              -6.263 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.226               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
Info (332146): Worst-case removal slack is 0.117
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.117               0.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):     0.501               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
    Info (332119):     0.506               0.000 CLOCK_50 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -2179.900 CLOCK_50 
    Info (332119):    -1.000             -41.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[1] 
    Info (332119):    -1.000             -23.000 ANSITerm1:ANSITerm|IOP16:IOP16|GrayCounter:greyLow|Currstate[0] 
    Info (332119):    -1.000             -11.000 ANSITerm1:ANSITerm|Wrap_Keyboard:KEYBOARD|ps2_keyboard_to_ascii:ps2Keyboard|ps2_keyboard:ps2_keyboard_0|debounce:debounce_ps2_clk|result 
    Info (332119):     0.365               0.000 ePDP8:iPDP8|eCPU:iCPU|rdb 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4847 megabytes
    Info: Processing ended: Mon Jul 05 22:37:36 2021
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


