vendor_name = ModelSim
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/ulamips.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/regbuf.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/reg32.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/reg.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_n.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_4.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_3.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_2.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_uni_pkg.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_tb.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_pkg.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_multi_tb.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_multi.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_mem.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_control.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_controal.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mem_addr.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/inst_mem.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/extsgn.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/clk_div.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/breg.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/alu_ctr.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/adder.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/extusgn.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/extshamt.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/byte_select.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/half_word_select.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_8_load.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_16_load.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mux_32.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/resize32_8.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/resize32_16.vhd
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/db/Multiciclo.cbx.xml
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/12.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/db/altsyncram_16d1.tdf
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/mips_rom.mif
source_file = 1, C:/Users/rodri/Desktop/mips-multiciclo/db/altsyncram_bnd1.tdf
design_name = Multiciclo
instance = comp, \pc|sr_out[16]\, pc|sr_out[16], Multiciclo, 1
instance = comp, \pc|sr_out[24]\, pc|sr_out[24], Multiciclo, 1
instance = comp, \pc|sr_out[17]\, pc|sr_out[17], Multiciclo, 1
instance = comp, \alu|tmp[1]~2\, alu|tmp[1]~2, Multiciclo, 1
instance = comp, \alu|tmp[7]~14\, alu|tmp[7]~14, Multiciclo, 1
instance = comp, \alu|tmp[8]~16\, alu|tmp[8]~16, Multiciclo, 1
instance = comp, \alu|tmp[10]~20\, alu|tmp[10]~20, Multiciclo, 1
instance = comp, \alu|tmp[13]~26\, alu|tmp[13]~26, Multiciclo, 1
instance = comp, \alu|tmp[19]~38\, alu|tmp[19]~38, Multiciclo, 1
instance = comp, \alu|tmp[21]~42\, alu|tmp[21]~42, Multiciclo, 1
instance = comp, \alu|tmp[23]~46\, alu|tmp[23]~46, Multiciclo, 1
instance = comp, \alu|tmp[29]~58\, alu|tmp[29]~58, Multiciclo, 1
instance = comp, \alu|Add1~10\, alu|Add1~10, Multiciclo, 1
instance = comp, \alu|Add1~26\, alu|Add1~26, Multiciclo, 1
instance = comp, \pc|sr_out[16]~3\, pc|sr_out[16]~3, Multiciclo, 1
instance = comp, \pc|sr_out[24]~7\, pc|sr_out[24]~7, Multiciclo, 1
instance = comp, \pc|sr_out[17]~14\, pc|sr_out[17]~14, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_1|auto_generated|ram_block1a0, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0|auto_generated|ram_block1a0\, bcoreg|breg32_rtl_0|auto_generated|ram_block1a0, Multiciclo, 1
instance = comp, \mux_shift|m_out[16]~5\, mux_shift|m_out[16]~5, Multiciclo, 1
instance = comp, \mux_shift|m_out[29]~11\, mux_shift|m_out[29]~11, Multiciclo, 1
instance = comp, \rgA|sr_out[28]\, rgA|sr_out[28], Multiciclo, 1
instance = comp, \mux_shift|m_out[28]~13\, mux_shift|m_out[28]~13, Multiciclo, 1
instance = comp, \rgA|sr_out[26]\, rgA|sr_out[26], Multiciclo, 1
instance = comp, \mux_shift|m_out[26]~19\, mux_shift|m_out[26]~19, Multiciclo, 1
instance = comp, \rgA|sr_out[24]\, rgA|sr_out[24], Multiciclo, 1
instance = comp, \mux_shift|m_out[24]~25\, mux_shift|m_out[24]~25, Multiciclo, 1
instance = comp, \mux_shift|m_out[23]~29\, mux_shift|m_out[23]~29, Multiciclo, 1
instance = comp, \rgA|sr_out[22]\, rgA|sr_out[22], Multiciclo, 1
instance = comp, \mux_shift|m_out[22]~31\, mux_shift|m_out[22]~31, Multiciclo, 1
instance = comp, \mux_shift|m_out[21]~35\, mux_shift|m_out[21]~35, Multiciclo, 1
instance = comp, \mux_shift|m_out[20]~38\, mux_shift|m_out[20]~38, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~46\, alu|ShiftLeft0~46, Multiciclo, 1
instance = comp, \rgA|sr_out[14]\, rgA|sr_out[14], Multiciclo, 1
instance = comp, \mux_shift|m_out[14]~52\, mux_shift|m_out[14]~52, Multiciclo, 1
instance = comp, \mux_shift|m_out[13]~56\, mux_shift|m_out[13]~56, Multiciclo, 1
instance = comp, \mux_shift|m_out[12]~59\, mux_shift|m_out[12]~59, Multiciclo, 1
instance = comp, \rgA|sr_out[11]\, rgA|sr_out[11], Multiciclo, 1
instance = comp, \mux_shift|m_out[11]~61\, mux_shift|m_out[11]~61, Multiciclo, 1
instance = comp, \rgA|sr_out[10]\, rgA|sr_out[10], Multiciclo, 1
instance = comp, \mux_shift|m_out[10]~64\, mux_shift|m_out[10]~64, Multiciclo, 1
instance = comp, \mux_shift|m_out[8]~71\, mux_shift|m_out[8]~71, Multiciclo, 1
instance = comp, \mux_shift|m_out[7]~74\, mux_shift|m_out[7]~74, Multiciclo, 1
instance = comp, \rgA|sr_out[6]\, rgA|sr_out[6], Multiciclo, 1
instance = comp, \rgA|sr_out[5]\, rgA|sr_out[5], Multiciclo, 1
instance = comp, \alu|ShiftRight1~42\, alu|ShiftRight1~42, Multiciclo, 1
instance = comp, \alu|ShiftRight1~43\, alu|ShiftRight1~43, Multiciclo, 1
instance = comp, \alu|ShiftRight1~44\, alu|ShiftRight1~44, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[5]~11\, mux_ulaB|m_out[5]~11, Multiciclo, 1
instance = comp, \alu|ShiftRight1~46\, alu|ShiftRight1~46, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[14]~19\, mux_ulaB|m_out[14]~19, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[10]~27\, mux_ulaB|m_out[10]~27, Multiciclo, 1
instance = comp, \alu|ShiftRight0~53\, alu|ShiftRight0~53, Multiciclo, 1
instance = comp, \ctr_mips|pstate.logic_imm_st\, ctr_mips|pstate.logic_imm_st, Multiciclo, 1
instance = comp, \rgA|sr_out[31]\, rgA|sr_out[31], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[20]~47\, mux_ulaB|m_out[20]~47, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~54\, alu|ShiftLeft0~54, Multiciclo, 1
instance = comp, \alu|Mux31~7\, alu|Mux31~7, Multiciclo, 1
instance = comp, \alu|Mux31~8\, alu|Mux31~8, Multiciclo, 1
instance = comp, \alu|ShiftRight0~71\, alu|ShiftRight0~71, Multiciclo, 1
instance = comp, \alu|Mux30~10\, alu|Mux30~10, Multiciclo, 1
instance = comp, \alu|Mux30~13\, alu|Mux30~13, Multiciclo, 1
instance = comp, \alu|Mux29~17\, alu|Mux29~17, Multiciclo, 1
instance = comp, \alu|ShiftRight1~83\, alu|ShiftRight1~83, Multiciclo, 1
instance = comp, \alu|ShiftRight1~84\, alu|ShiftRight1~84, Multiciclo, 1
instance = comp, \alu|ShiftRight1~85\, alu|ShiftRight1~85, Multiciclo, 1
instance = comp, \alu|ShiftRight1~86\, alu|ShiftRight1~86, Multiciclo, 1
instance = comp, \alu|ShiftRight0~84\, alu|ShiftRight0~84, Multiciclo, 1
instance = comp, \alu|ShiftRight1~88\, alu|ShiftRight1~88, Multiciclo, 1
instance = comp, \alu|Mux27~2\, alu|Mux27~2, Multiciclo, 1
instance = comp, \alu|Mux27~10\, alu|Mux27~10, Multiciclo, 1
instance = comp, \alu|ShiftRight0~90\, alu|ShiftRight0~90, Multiciclo, 1
instance = comp, \alu|Mux26~6\, alu|Mux26~6, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~70\, alu|ShiftLeft0~70, Multiciclo, 1
instance = comp, \alu|Mux25~0\, alu|Mux25~0, Multiciclo, 1
instance = comp, \alu|ShiftRight0~98\, alu|ShiftRight0~98, Multiciclo, 1
instance = comp, \alu|Mux25~6\, alu|Mux25~6, Multiciclo, 1
instance = comp, \alu|a32~16\, alu|a32~16, Multiciclo, 1
instance = comp, \alu|ShiftRight0~102\, alu|ShiftRight0~102, Multiciclo, 1
instance = comp, \alu|ShiftRight0~103\, alu|ShiftRight0~103, Multiciclo, 1
instance = comp, \alu|Mux24~6\, alu|Mux24~6, Multiciclo, 1
instance = comp, \alu|Mux23~6\, alu|Mux23~6, Multiciclo, 1
instance = comp, \alu|a32~18\, alu|a32~18, Multiciclo, 1
instance = comp, \alu|Mux22~0\, alu|Mux22~0, Multiciclo, 1
instance = comp, \alu|Mux22~9\, alu|Mux22~9, Multiciclo, 1
instance = comp, \alu|Mux21~0\, alu|Mux21~0, Multiciclo, 1
instance = comp, \alu|Mux21~5\, alu|Mux21~5, Multiciclo, 1
instance = comp, \alu|Mux20~0\, alu|Mux20~0, Multiciclo, 1
instance = comp, \alu|Mux20~1\, alu|Mux20~1, Multiciclo, 1
instance = comp, \alu|a32~20\, alu|a32~20, Multiciclo, 1
instance = comp, \alu|Mux20~2\, alu|Mux20~2, Multiciclo, 1
instance = comp, \alu|Mux19~0\, alu|Mux19~0, Multiciclo, 1
instance = comp, \alu|Mux19~8\, alu|Mux19~8, Multiciclo, 1
instance = comp, \alu|Mux18~0\, alu|Mux18~0, Multiciclo, 1
instance = comp, \alu|a32~22\, alu|a32~22, Multiciclo, 1
instance = comp, \alu|ShiftRight0~110\, alu|ShiftRight0~110, Multiciclo, 1
instance = comp, \alu|ShiftRight0~111\, alu|ShiftRight0~111, Multiciclo, 1
instance = comp, \alu|Mux16~2\, alu|Mux16~2, Multiciclo, 1
instance = comp, \alu|Mux16~3\, alu|Mux16~3, Multiciclo, 1
instance = comp, \alu|Mux16~4\, alu|Mux16~4, Multiciclo, 1
instance = comp, \alu|Mux16~6\, alu|Mux16~6, Multiciclo, 1
instance = comp, \alu|Mux15~1\, alu|Mux15~1, Multiciclo, 1
instance = comp, \alu|Mux15~2\, alu|Mux15~2, Multiciclo, 1
instance = comp, \alu|Mux14~2\, alu|Mux14~2, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~105\, alu|ShiftLeft0~105, Multiciclo, 1
instance = comp, \alu|Mux14~7\, alu|Mux14~7, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~108\, alu|ShiftLeft0~108, Multiciclo, 1
instance = comp, \alu|Mux13~4\, alu|Mux13~4, Multiciclo, 1
instance = comp, \alu|Mux12~4\, alu|Mux12~4, Multiciclo, 1
instance = comp, \alu|Mux11~0\, alu|Mux11~0, Multiciclo, 1
instance = comp, \alu|Mux11~4\, alu|Mux11~4, Multiciclo, 1
instance = comp, \alu|Mux10~4\, alu|Mux10~4, Multiciclo, 1
instance = comp, \alu|Mux9~1\, alu|Mux9~1, Multiciclo, 1
instance = comp, \alu|Mux8~14\, alu|Mux8~14, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~131\, alu|ShiftLeft0~131, Multiciclo, 1
instance = comp, \alu|Mux7~2\, alu|Mux7~2, Multiciclo, 1
instance = comp, \alu|Mux6~0\, alu|Mux6~0, Multiciclo, 1
instance = comp, \alu|Mux6~1\, alu|Mux6~1, Multiciclo, 1
instance = comp, \alu|Mux6~7\, alu|Mux6~7, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~140\, alu|ShiftLeft0~140, Multiciclo, 1
instance = comp, \alu|Mux4~5\, alu|Mux4~5, Multiciclo, 1
instance = comp, \alu|Mux3~9\, alu|Mux3~9, Multiciclo, 1
instance = comp, \alu|Mux2~7\, alu|Mux2~7, Multiciclo, 1
instance = comp, \alu|Mux1~3\, alu|Mux1~3, Multiciclo, 1
instance = comp, \alu|Mux1~4\, alu|Mux1~4, Multiciclo, 1
instance = comp, \alu|Mux1~5\, alu|Mux1~5, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~151\, alu|ShiftLeft0~151, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~152\, alu|ShiftLeft0~152, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~153\, alu|ShiftLeft0~153, Multiciclo, 1
instance = comp, \alu|Mux0~5\, alu|Mux0~5, Multiciclo, 1
instance = comp, \alu|Mux0~6\, alu|Mux0~6, Multiciclo, 1
instance = comp, \alu|Mux0~7\, alu|Mux0~7, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[1]\, bcoreg|breg32_rtl_0_bypass[1], Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]\, bcoreg|breg32_rtl_0_bypass[5], Multiciclo, 1
instance = comp, \ctr_mips|Mux5~1\, ctr_mips|Mux5~1, Multiciclo, 1
instance = comp, \alu|Equal0~5\, alu|Equal0~5, Multiciclo, 1
instance = comp, \alu|Equal0~6\, alu|Equal0~6, Multiciclo, 1
instance = comp, \bcoreg|regA[28]~3\, bcoreg|regA[28]~3, Multiciclo, 1
instance = comp, \bcoreg|regA[26]~5\, bcoreg|regA[26]~5, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[36]\, bcoreg|breg32_rtl_1_bypass[36], Multiciclo, 1
instance = comp, \bcoreg|regA[24]~7\, bcoreg|regA[24]~7, Multiciclo, 1
instance = comp, \regULA|sr_out[24]\, regULA|sr_out[24], Multiciclo, 1
instance = comp, \regULA|sr_out[23]\, regULA|sr_out[23], Multiciclo, 1
instance = comp, \bcoreg|regA[22]~9\, bcoreg|regA[22]~9, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[30]\, bcoreg|breg32_rtl_1_bypass[30], Multiciclo, 1
instance = comp, \bcoreg|regA[14]~16\, bcoreg|regA[14]~16, Multiciclo, 1
instance = comp, \bcoreg|regA[11]~19\, bcoreg|regA[11]~19, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[21]\, bcoreg|breg32_rtl_1_bypass[21], Multiciclo, 1
instance = comp, \bcoreg|regA[10]~20\, bcoreg|regA[10]~20, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[17]\, bcoreg|breg32_rtl_1_bypass[17], Multiciclo, 1
instance = comp, \bcoreg|regA[6]~24\, bcoreg|regA[6]~24, Multiciclo, 1
instance = comp, \regULA|sr_out[6]\, regULA|sr_out[6], Multiciclo, 1
instance = comp, \bcoreg|regA[5]~25\, bcoreg|regA[5]~25, Multiciclo, 1
instance = comp, \regULA|sr_out[5]\, regULA|sr_out[5], Multiciclo, 1
instance = comp, \bcoreg|breg32~42\, bcoreg|breg32~42, Multiciclo, 1
instance = comp, \ctr_mips|WideNor0~1\, ctr_mips|WideNor0~1, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[14]\, bcoreg|breg32_rtl_1_bypass[14], Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[13]\, bcoreg|breg32_rtl_1_bypass[13], Multiciclo, 1
instance = comp, \ctr_mips|nstate.logic_imm_st~0\, ctr_mips|nstate.logic_imm_st~0, Multiciclo, 1
instance = comp, \bcoreg|regA[31]~31\, bcoreg|regA[31]~31, Multiciclo, 1
instance = comp, \regULA|sr_out[31]\, regULA|sr_out[31], Multiciclo, 1
instance = comp, \rdm|sr_out[9]\, rdm|sr_out[9], Multiciclo, 1
instance = comp, \rdm|sr_out[7]\, rdm|sr_out[7], Multiciclo, 1
instance = comp, \rdm|sr_out[0]\, rdm|sr_out[0], Multiciclo, 1
instance = comp, \rdm|sr_out[2]\, rdm|sr_out[2], Multiciclo, 1
instance = comp, \alu|Mux30~15\, alu|Mux30~15, Multiciclo, 1
instance = comp, \alu|Mux30~16\, alu|Mux30~16, Multiciclo, 1
instance = comp, \alu|ShiftRight1~104\, alu|ShiftRight1~104, Multiciclo, 1
instance = comp, \alu|ShiftRight1~116\, alu|ShiftRight1~116, Multiciclo, 1
instance = comp, \alu|ShiftRight1~118\, alu|ShiftRight1~118, Multiciclo, 1
instance = comp, \alu|Mux14~12\, alu|Mux14~12, Multiciclo, 1
instance = comp, \alu|a32~24\, alu|a32~24, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~174\, alu|ShiftLeft0~174, Multiciclo, 1
instance = comp, \alu|a32~27\, alu|a32~27, Multiciclo, 1
instance = comp, \alu|Mux1~13\, alu|Mux1~13, Multiciclo, 1
instance = comp, \alu|a32~28\, alu|a32~28, Multiciclo, 1
instance = comp, \alu|Mux0~9\, alu|Mux0~9, Multiciclo, 1
instance = comp, \alu|Mux0~10\, alu|Mux0~10, Multiciclo, 1
instance = comp, \rdm|sr_out[9]~feeder\, rdm|sr_out[9]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[5]~feeder\, bcoreg|breg32_rtl_0_bypass[5]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[36]~feeder\, bcoreg|breg32_rtl_1_bypass[36]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[13]~feeder\, bcoreg|breg32_rtl_1_bypass[13]~feeder, Multiciclo, 1
instance = comp, \clk_rom~I\, clk_rom, Multiciclo, 1
instance = comp, \clk_rom~clkctrl\, clk_rom~clkctrl, Multiciclo, 1
instance = comp, \ctr_mips|pstate.decode_st~0\, ctr_mips|pstate.decode_st~0, Multiciclo, 1
instance = comp, \rst~I\, rst, Multiciclo, 1
instance = comp, \rst~clkctrl\, rst~clkctrl, Multiciclo, 1
instance = comp, \ctr_mips|pstate.decode_st\, ctr_mips|pstate.decode_st, Multiciclo, 1
instance = comp, \clk~I\, clk, Multiciclo, 1
instance = comp, \clk~clkctrl\, clk~clkctrl, Multiciclo, 1
instance = comp, \ctr_mips|WideNor0~0\, ctr_mips|WideNor0~0, Multiciclo, 1
instance = comp, \pc|sr_out[6]~24\, pc|sr_out[6]~24, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[31]~31\, mux_ulaB|m_out[31]~31, Multiciclo, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~3\, ctr_mips|nstate.rtype_ex_st~3, Multiciclo, 1
instance = comp, \ctr_mips|pstate.rtype_ex_st\, ctr_mips|pstate.rtype_ex_st, Multiciclo, 1
instance = comp, \ir|sr_out[0]\, ir|sr_out[0], Multiciclo, 1
instance = comp, \actr|alu_ctr~24\, actr|alu_ctr~24, Multiciclo, 1
instance = comp, \mux_ulaB|Equal2~2\, mux_ulaB|Equal2~2, Multiciclo, 1
instance = comp, \ctr_mips|pstate.writereg_st\, ctr_mips|pstate.writereg_st, Multiciclo, 1
instance = comp, \ctr_mips|nstate.arith_imm_st~1\, ctr_mips|nstate.arith_imm_st~1, Multiciclo, 1
instance = comp, \ctr_mips|nstate.arith_imm_st~2\, ctr_mips|nstate.arith_imm_st~2, Multiciclo, 1
instance = comp, \ctr_mips|pstate.arith_imm_st\, ctr_mips|pstate.arith_imm_st, Multiciclo, 1
instance = comp, \ctr_mips|WideOr1~0\, ctr_mips|WideOr1~0, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[0]~feeder\, bcoreg|breg32_rtl_0_bypass[0]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[0]\, bcoreg|breg32_rtl_0_bypass[0], Multiciclo, 1
instance = comp, \regULA|sr_out[8]\, regULA|sr_out[8], Multiciclo, 1
instance = comp, \rdm|sr_out[20]~feeder\, rdm|sr_out[20]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[20]\, rdm|sr_out[20], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[20]~11\, breg_data_mux|m_out[20]~11, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[31]\, bcoreg|breg32_rtl_1_bypass[31], Multiciclo, 1
instance = comp, \bcoreg|regB[20]~27\, bcoreg|regB[20]~27, Multiciclo, 1
instance = comp, \rgB|sr_out[20]\, rgB|sr_out[20], Multiciclo, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, Multiciclo, 1
instance = comp, \breg_data_mux|m_out[2]~30\, breg_data_mux|m_out[2]~30, Multiciclo, 1
instance = comp, \rdm|sr_out[3]\, rdm|sr_out[3], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[3]~29\, breg_data_mux|m_out[3]~29, Multiciclo, 1
instance = comp, \rdm|sr_out[4]~feeder\, rdm|sr_out[4]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[4]\, rdm|sr_out[4], Multiciclo, 1
instance = comp, \ir|sr_out[6]\, ir|sr_out[6], Multiciclo, 1
instance = comp, \mux_shift|m_out[0]~93\, mux_shift|m_out[0]~93, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[16]~34\, mux_ulaB|m_out[16]~34, Multiciclo, 1
instance = comp, \rdm|sr_out[16]~feeder\, rdm|sr_out[16]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[16]\, rdm|sr_out[16], Multiciclo, 1
instance = comp, \ir|sr_out[1]\, ir|sr_out[1], Multiciclo, 1
instance = comp, \ir|sr_out[5]\, ir|sr_out[5], Multiciclo, 1
instance = comp, \actr|alu_ctr[0]~10\, actr|alu_ctr[0]~10, Multiciclo, 1
instance = comp, \actr|alu_ctr[0]~32\, actr|alu_ctr[0]~32, Multiciclo, 1
instance = comp, \actr|alu_ctr~25\, actr|alu_ctr~25, Multiciclo, 1
instance = comp, \pc|sr_out[26]~5\, pc|sr_out[26]~5, Multiciclo, 1
instance = comp, \ir|sr_out[24]\, ir|sr_out[24], Multiciclo, 1
instance = comp, \pc_wr_s~0\, pc_wr_s~0, Multiciclo, 1
instance = comp, \ctr_mips|Equal0~0\, ctr_mips|Equal0~0, Multiciclo, 1
instance = comp, \alu|Equal0~11\, alu|Equal0~11, Multiciclo, 1
instance = comp, \pc|sr_out~33\, pc|sr_out~33, Multiciclo, 1
instance = comp, \pc|sr_out[31]~28\, pc|sr_out[31]~28, Multiciclo, 1
instance = comp, \pc|sr_out[31]\, pc|sr_out[31], Multiciclo, 1
instance = comp, \ctr_mips|WideOr0\, ctr_mips|WideOr0, Multiciclo, 1
instance = comp, \actr|alu_ctr~30\, actr|alu_ctr~30, Multiciclo, 1
instance = comp, \mux_shift|m_out[31]~92\, mux_shift|m_out[31]~92, Multiciclo, 1
instance = comp, \alu|Mux0~0\, alu|Mux0~0, Multiciclo, 1
instance = comp, \alu|Mux0~3\, alu|Mux0~3, Multiciclo, 1
instance = comp, \alu|Mux0~2\, alu|Mux0~2, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[2]~3\, mux_ulaB|m_out[2]~3, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[31]~36\, mux_ulaB|m_out[31]~36, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[30]~37\, mux_ulaB|m_out[30]~37, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[29]~38\, mux_ulaB|m_out[29]~38, Multiciclo, 1
instance = comp, \actr|alu_ctr[2]~19\, actr|alu_ctr[2]~19, Multiciclo, 1
instance = comp, \actr|alu_ctr[2]~33\, actr|alu_ctr[2]~33, Multiciclo, 1
instance = comp, \alu|Mux3~18\, alu|Mux3~18, Multiciclo, 1
instance = comp, \alu|Mux2~5\, alu|Mux2~5, Multiciclo, 1
instance = comp, \breg_data_mux|m_out[7]~23\, breg_data_mux|m_out[7]~23, Multiciclo, 1
instance = comp, \breg_data_mux|m_out[9]~21\, breg_data_mux|m_out[9]~21, Multiciclo, 1
instance = comp, \ir|sr_out[8]\, ir|sr_out[8], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[10]~28\, mux_ulaB|m_out[10]~28, Multiciclo, 1
instance = comp, \pc|sr_out[10]~20\, pc|sr_out[10]~20, Multiciclo, 1
instance = comp, \pc|sr_out[10]\, pc|sr_out[10], Multiciclo, 1
instance = comp, \mux_shift|m_out[10]~65\, mux_shift|m_out[10]~65, Multiciclo, 1
instance = comp, \mux_shift|m_out[10]~66\, mux_shift|m_out[10]~66, Multiciclo, 1
instance = comp, \alu|a32~19\, alu|a32~19, Multiciclo, 1
instance = comp, \alu|Mux29~14\, alu|Mux29~14, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[3]\, bcoreg|breg32_rtl_0_bypass[3], Multiciclo, 1
instance = comp, \ir|sr_out[22]\, ir|sr_out[22], Multiciclo, 1
instance = comp, \ir|sr_out[21]~feeder\, ir|sr_out[21]~feeder, Multiciclo, 1
instance = comp, \ir|sr_out[21]\, ir|sr_out[21], Multiciclo, 1
instance = comp, \bcoreg|breg32~38\, bcoreg|breg32~38, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[9]\, bcoreg|breg32_rtl_0_bypass[9], Multiciclo, 1
instance = comp, \rdm|sr_out[27]~feeder\, rdm|sr_out[27]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[27]\, rdm|sr_out[27], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[27]~4\, breg_data_mux|m_out[27]~4, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[38]\, bcoreg|breg32_rtl_1_bypass[38], Multiciclo, 1
instance = comp, \bcoreg|regB[27]~16\, bcoreg|regB[27]~16, Multiciclo, 1
instance = comp, \rgB|sr_out[27]\, rgB|sr_out[27], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[17]~32\, mux_ulaB|m_out[17]~32, Multiciclo, 1
instance = comp, \mux_shift|m_out[0]~83\, mux_shift|m_out[0]~83, Multiciclo, 1
instance = comp, \alu|ShiftRight1~76\, alu|ShiftRight1~76, Multiciclo, 1
instance = comp, \alu|ShiftRight1~110\, alu|ShiftRight1~110, Multiciclo, 1
instance = comp, \alu|ShiftRight0~99\, alu|ShiftRight0~99, Multiciclo, 1
instance = comp, \alu|ShiftRight0~64\, alu|ShiftRight0~64, Multiciclo, 1
instance = comp, \alu|ShiftRight1~106\, alu|ShiftRight1~106, Multiciclo, 1
instance = comp, \alu|Mux17~8\, alu|Mux17~8, Multiciclo, 1
instance = comp, \alu|Mux17~9\, alu|Mux17~9, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[14]~20\, mux_ulaB|m_out[14]~20, Multiciclo, 1
instance = comp, \mux_shift|m_out[14]~53\, mux_shift|m_out[14]~53, Multiciclo, 1
instance = comp, \mux_shift|m_out[14]~54\, mux_shift|m_out[14]~54, Multiciclo, 1
instance = comp, \alu|a32~23\, alu|a32~23, Multiciclo, 1
instance = comp, \alu|Mux17~5\, alu|Mux17~5, Multiciclo, 1
instance = comp, \alu|Mux29~5\, alu|Mux29~5, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[26]~feeder\, bcoreg|breg32_rtl_1_bypass[26]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[26]\, bcoreg|breg32_rtl_1_bypass[26], Multiciclo, 1
instance = comp, \rdm|sr_out[17]~feeder\, rdm|sr_out[17]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[17]\, rdm|sr_out[17], Multiciclo, 1
instance = comp, \rdm|sr_out[31]~feeder\, rdm|sr_out[31]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[31]\, rdm|sr_out[31], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[31]~31\, breg_data_mux|m_out[31]~31, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[42]\, bcoreg|breg32_rtl_1_bypass[42], Multiciclo, 1
instance = comp, \mux_shift|m_out[18]~44\, mux_shift|m_out[18]~44, Multiciclo, 1
instance = comp, \mux_shift|m_out[19]~41\, mux_shift|m_out[19]~41, Multiciclo, 1
instance = comp, \rdm|sr_out[21]~feeder\, rdm|sr_out[21]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[21]\, rdm|sr_out[21], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[21]~10\, breg_data_mux|m_out[21]~10, Multiciclo, 1
instance = comp, \rdm|sr_out[24]~feeder\, rdm|sr_out[24]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[24]\, rdm|sr_out[24], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[24]~7\, breg_data_mux|m_out[24]~7, Multiciclo, 1
instance = comp, \ir|sr_out[23]\, ir|sr_out[23], Multiciclo, 1
instance = comp, \bcoreg|Equal0~0\, bcoreg|Equal0~0, Multiciclo, 1
instance = comp, \bcoreg|Equal0~1\, bcoreg|Equal0~1, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[28]~39\, mux_ulaB|m_out[28]~39, Multiciclo, 1
instance = comp, \pc|sr_out~30\, pc|sr_out~30, Multiciclo, 1
instance = comp, \pc|sr_out[28]\, pc|sr_out[28], Multiciclo, 1
instance = comp, \mux_shift|m_out[28]~14\, mux_shift|m_out[28]~14, Multiciclo, 1
instance = comp, \mux_shift|m_out[28]~15\, mux_shift|m_out[28]~15, Multiciclo, 1
instance = comp, \alu|Mux3~10\, alu|Mux3~10, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~71\, alu|ShiftLeft0~71, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[6]~9\, mux_ulaB|m_out[6]~9, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[6]~10\, mux_ulaB|m_out[6]~10, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[8]~29\, mux_ulaB|m_out[8]~29, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[8]~30\, mux_ulaB|m_out[8]~30, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~73\, alu|ShiftLeft0~73, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~162\, alu|ShiftLeft0~162, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[9]~25\, mux_ulaB|m_out[9]~25, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[9]~26\, mux_ulaB|m_out[9]~26, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[11]~23\, mux_ulaB|m_out[11]~23, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[11]~24\, mux_ulaB|m_out[11]~24, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~82\, alu|ShiftLeft0~82, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[12]~21\, mux_ulaB|m_out[12]~21, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[12]~22\, mux_ulaB|m_out[12]~22, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~86\, alu|ShiftLeft0~86, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~166\, alu|ShiftLeft0~166, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~87\, alu|ShiftLeft0~87, Multiciclo, 1
instance = comp, \mux_ulaB|Equal2~1\, mux_ulaB|Equal2~1, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[0]~1\, mux_ulaB|m_out[0]~1, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~62\, alu|ShiftLeft0~62, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[1]~0\, mux_ulaB|m_out[1]~0, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~63\, alu|ShiftLeft0~63, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[2]~5\, mux_ulaB|m_out[2]~5, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[2]~6\, mux_ulaB|m_out[2]~6, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~64\, alu|ShiftLeft0~64, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~155\, alu|ShiftLeft0~155, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~85\, alu|ShiftLeft0~85, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~88\, alu|ShiftLeft0~88, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~142\, alu|ShiftLeft0~142, Multiciclo, 1
instance = comp, \alu|Mux29~21\, alu|Mux29~21, Multiciclo, 1
instance = comp, \alu|Mux3~6\, alu|Mux3~6, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~133\, alu|ShiftLeft0~133, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~132\, alu|ShiftLeft0~132, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~134\, alu|ShiftLeft0~134, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[15]~15\, mux_ulaB|m_out[15]~15, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[15]~16\, mux_ulaB|m_out[15]~16, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~97\, alu|ShiftLeft0~97, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~170\, alu|ShiftLeft0~170, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~171\, alu|ShiftLeft0~171, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~116\, alu|ShiftLeft0~116, Multiciclo, 1
instance = comp, \rdm|sr_out[30]\, rdm|sr_out[30], Multiciclo, 1
instance = comp, \alu|tmp[30]~60\, alu|tmp[30]~60, Multiciclo, 1
instance = comp, \alu|Mux1~11\, alu|Mux1~11, Multiciclo, 1
instance = comp, \alu|Mux1~8\, alu|Mux1~8, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]~feeder\, bcoreg|breg32_rtl_1_bypass[15]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[15]\, bcoreg|breg32_rtl_1_bypass[15], Multiciclo, 1
instance = comp, \bcoreg|regA[4]~26\, bcoreg|regA[4]~26, Multiciclo, 1
instance = comp, \rgA|sr_out[4]\, rgA|sr_out[4], Multiciclo, 1
instance = comp, \pc|sr_out[4]~2\, pc|sr_out[4]~2, Multiciclo, 1
instance = comp, \pc|sr_out[4]\, pc|sr_out[4], Multiciclo, 1
instance = comp, \mux_shift|m_out[4]~78\, mux_shift|m_out[4]~78, Multiciclo, 1
instance = comp, \mux_shift|m_out[4]~79\, mux_shift|m_out[4]~79, Multiciclo, 1
instance = comp, \mux_shift|m_out[5]~77\, mux_shift|m_out[5]~77, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[20]~feeder\, bcoreg|breg32_rtl_1_bypass[20]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[20]\, bcoreg|breg32_rtl_1_bypass[20], Multiciclo, 1
instance = comp, \bcoreg|regA[9]~21\, bcoreg|regA[9]~21, Multiciclo, 1
instance = comp, \rgA|sr_out[9]\, rgA|sr_out[9], Multiciclo, 1
instance = comp, \mux_shift|m_out[9]~67\, mux_shift|m_out[9]~67, Multiciclo, 1
instance = comp, \mux_shift|m_out[9]~68\, mux_shift|m_out[9]~68, Multiciclo, 1
instance = comp, \mux_shift|m_out[9]~69\, mux_shift|m_out[9]~69, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[18]~feeder\, bcoreg|breg32_rtl_1_bypass[18]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[18]\, bcoreg|breg32_rtl_1_bypass[18], Multiciclo, 1
instance = comp, \bcoreg|regA[7]~23\, bcoreg|regA[7]~23, Multiciclo, 1
instance = comp, \rgA|sr_out[7]\, rgA|sr_out[7], Multiciclo, 1
instance = comp, \mux_shift|m_out[7]~73\, mux_shift|m_out[7]~73, Multiciclo, 1
instance = comp, \mux_shift|m_out[7]~75\, mux_shift|m_out[7]~75, Multiciclo, 1
instance = comp, \bcoreg|regA[8]~22\, bcoreg|regA[8]~22, Multiciclo, 1
instance = comp, \rgA|sr_out[8]\, rgA|sr_out[8], Multiciclo, 1
instance = comp, \mux_shift|m_out[8]~70\, mux_shift|m_out[8]~70, Multiciclo, 1
instance = comp, \mux_shift|m_out[8]~72\, mux_shift|m_out[8]~72, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~50\, alu|ShiftLeft0~50, Multiciclo, 1
instance = comp, \bcoreg|regA[12]~18\, bcoreg|regA[12]~18, Multiciclo, 1
instance = comp, \rgA|sr_out[12]\, rgA|sr_out[12], Multiciclo, 1
instance = comp, \mux_shift|m_out[12]~58\, mux_shift|m_out[12]~58, Multiciclo, 1
instance = comp, \mux_shift|m_out[12]~60\, mux_shift|m_out[12]~60, Multiciclo, 1
instance = comp, \bcoreg|regA[13]~17\, bcoreg|regA[13]~17, Multiciclo, 1
instance = comp, \rgA|sr_out[13]\, rgA|sr_out[13], Multiciclo, 1
instance = comp, \mux_shift|m_out[13]~55\, mux_shift|m_out[13]~55, Multiciclo, 1
instance = comp, \mux_shift|m_out[13]~57\, mux_shift|m_out[13]~57, Multiciclo, 1
instance = comp, \pc|sr_out[11]~19\, pc|sr_out[11]~19, Multiciclo, 1
instance = comp, \pc|sr_out[11]\, pc|sr_out[11], Multiciclo, 1
instance = comp, \mux_shift|m_out[11]~62\, mux_shift|m_out[11]~62, Multiciclo, 1
instance = comp, \mux_shift|m_out[11]~63\, mux_shift|m_out[11]~63, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~49\, alu|ShiftLeft0~49, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~51\, alu|ShiftLeft0~51, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~124\, alu|ShiftLeft0~124, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~123\, alu|ShiftLeft0~123, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~125\, alu|ShiftLeft0~125, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~107\, alu|ShiftLeft0~107, Multiciclo, 1
instance = comp, \alu|ShiftRight0~58\, alu|ShiftRight0~58, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~109\, alu|ShiftLeft0~109, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~126\, alu|ShiftLeft0~126, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~143\, alu|ShiftLeft0~143, Multiciclo, 1
instance = comp, \bcoreg|regB[29]~21\, bcoreg|regB[29]~21, Multiciclo, 1
instance = comp, \rgB|sr_out[29]\, rgB|sr_out[29], Multiciclo, 1
instance = comp, \alu|ShiftLeft0~146\, alu|ShiftLeft0~146, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~147\, alu|ShiftLeft0~147, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~138\, alu|ShiftLeft0~138, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~139\, alu|ShiftLeft0~139, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~173\, alu|ShiftLeft0~173, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~148\, alu|ShiftLeft0~148, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~149\, alu|ShiftLeft0~149, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~58\, alu|ShiftLeft0~58, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~59\, alu|ShiftLeft0~59, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~69\, alu|ShiftLeft0~69, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~157\, alu|ShiftLeft0~157, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~92\, alu|ShiftLeft0~92, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[7]~7\, mux_ulaB|m_out[7]~7, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[7]~8\, mux_ulaB|m_out[7]~8, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~76\, alu|ShiftLeft0~76, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~79\, alu|ShiftLeft0~79, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~164\, alu|ShiftLeft0~164, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~93\, alu|ShiftLeft0~93, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~89\, alu|ShiftLeft0~89, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~168\, alu|ShiftLeft0~168, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~94\, alu|ShiftLeft0~94, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~95\, alu|ShiftLeft0~95, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~53\, alu|ShiftLeft0~53, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~145\, alu|ShiftLeft0~145, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~150\, alu|ShiftLeft0~150, Multiciclo, 1
instance = comp, \alu|Mux1~9\, alu|Mux1~9, Multiciclo, 1
instance = comp, \alu|ShiftRight1~108\, alu|ShiftRight1~108, Multiciclo, 1
instance = comp, \alu|ShiftRight1~70\, alu|ShiftRight1~70, Multiciclo, 1
instance = comp, \alu|ShiftRight1~71\, alu|ShiftRight1~71, Multiciclo, 1
instance = comp, \alu|ShiftRight1~119\, alu|ShiftRight1~119, Multiciclo, 1
instance = comp, \alu|Mux1~6\, alu|Mux1~6, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[41]\, bcoreg|breg32_rtl_1_bypass[41], Multiciclo, 1
instance = comp, \bcoreg|regA[30]~1\, bcoreg|regA[30]~1, Multiciclo, 1
instance = comp, \rgA|sr_out[30]\, rgA|sr_out[30], Multiciclo, 1
instance = comp, \mux_shift|m_out[30]~7\, mux_shift|m_out[30]~7, Multiciclo, 1
instance = comp, \pc|sr_out~27\, pc|sr_out~27, Multiciclo, 1
instance = comp, \pc|sr_out[30]\, pc|sr_out[30], Multiciclo, 1
instance = comp, \mux_shift|m_out[30]~8\, mux_shift|m_out[30]~8, Multiciclo, 1
instance = comp, \mux_shift|m_out[30]~9\, mux_shift|m_out[30]~9, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[27]~40\, mux_ulaB|m_out[27]~40, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[25]~42\, mux_ulaB|m_out[25]~42, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[24]~43\, mux_ulaB|m_out[24]~43, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[23]~44\, mux_ulaB|m_out[23]~44, Multiciclo, 1
instance = comp, \pc|sr_out[22]~9\, pc|sr_out[22]~9, Multiciclo, 1
instance = comp, \pc|sr_out[22]\, pc|sr_out[22], Multiciclo, 1
instance = comp, \mux_shift|m_out[22]~32\, mux_shift|m_out[22]~32, Multiciclo, 1
instance = comp, \mux_shift|m_out[22]~33\, mux_shift|m_out[22]~33, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[32]\, bcoreg|breg32_rtl_1_bypass[32], Multiciclo, 1
instance = comp, \bcoreg|regA[21]~10\, bcoreg|regA[21]~10, Multiciclo, 1
instance = comp, \rgA|sr_out[21]\, rgA|sr_out[21], Multiciclo, 1
instance = comp, \mux_shift|m_out[21]~34\, mux_shift|m_out[21]~34, Multiciclo, 1
instance = comp, \mux_shift|m_out[21]~36\, mux_shift|m_out[21]~36, Multiciclo, 1
instance = comp, \bcoreg|regA[20]~11\, bcoreg|regA[20]~11, Multiciclo, 1
instance = comp, \rgA|sr_out[20]\, rgA|sr_out[20], Multiciclo, 1
instance = comp, \mux_shift|m_out[20]~37\, mux_shift|m_out[20]~37, Multiciclo, 1
instance = comp, \mux_shift|m_out[20]~39\, mux_shift|m_out[20]~39, Multiciclo, 1
instance = comp, \mux_shift|m_out[17]~47\, mux_shift|m_out[17]~47, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[28]~feeder\, bcoreg|breg32_rtl_1_bypass[28]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[28]\, bcoreg|breg32_rtl_1_bypass[28], Multiciclo, 1
instance = comp, \bcoreg|regA[17]~14\, bcoreg|regA[17]~14, Multiciclo, 1
instance = comp, \rgA|sr_out[17]\, rgA|sr_out[17], Multiciclo, 1
instance = comp, \mux_shift|m_out[17]~46\, mux_shift|m_out[17]~46, Multiciclo, 1
instance = comp, \mux_shift|m_out[17]~48\, mux_shift|m_out[17]~48, Multiciclo, 1
instance = comp, \mux_shift|m_out[6]~76\, mux_shift|m_out[6]~76, Multiciclo, 1
instance = comp, \alu|Add1~0\, alu|Add1~0, Multiciclo, 1
instance = comp, \alu|Add1~2\, alu|Add1~2, Multiciclo, 1
instance = comp, \alu|Add1~4\, alu|Add1~4, Multiciclo, 1
instance = comp, \alu|Add1~6\, alu|Add1~6, Multiciclo, 1
instance = comp, \alu|Add1~8\, alu|Add1~8, Multiciclo, 1
instance = comp, \alu|Add1~12\, alu|Add1~12, Multiciclo, 1
instance = comp, \alu|Add1~14\, alu|Add1~14, Multiciclo, 1
instance = comp, \alu|Add1~16\, alu|Add1~16, Multiciclo, 1
instance = comp, \alu|Add1~18\, alu|Add1~18, Multiciclo, 1
instance = comp, \alu|Add1~20\, alu|Add1~20, Multiciclo, 1
instance = comp, \alu|Add1~22\, alu|Add1~22, Multiciclo, 1
instance = comp, \alu|Add1~24\, alu|Add1~24, Multiciclo, 1
instance = comp, \alu|Add1~28\, alu|Add1~28, Multiciclo, 1
instance = comp, \alu|Add1~30\, alu|Add1~30, Multiciclo, 1
instance = comp, \alu|Add1~32\, alu|Add1~32, Multiciclo, 1
instance = comp, \alu|Add1~34\, alu|Add1~34, Multiciclo, 1
instance = comp, \alu|Add1~36\, alu|Add1~36, Multiciclo, 1
instance = comp, \alu|Add1~38\, alu|Add1~38, Multiciclo, 1
instance = comp, \alu|Add1~40\, alu|Add1~40, Multiciclo, 1
instance = comp, \alu|Add1~42\, alu|Add1~42, Multiciclo, 1
instance = comp, \alu|Add1~44\, alu|Add1~44, Multiciclo, 1
instance = comp, \alu|Add1~46\, alu|Add1~46, Multiciclo, 1
instance = comp, \alu|Add1~48\, alu|Add1~48, Multiciclo, 1
instance = comp, \alu|Add1~50\, alu|Add1~50, Multiciclo, 1
instance = comp, \alu|Add1~52\, alu|Add1~52, Multiciclo, 1
instance = comp, \alu|Add1~54\, alu|Add1~54, Multiciclo, 1
instance = comp, \alu|Add1~56\, alu|Add1~56, Multiciclo, 1
instance = comp, \alu|Add1~58\, alu|Add1~58, Multiciclo, 1
instance = comp, \alu|Add1~60\, alu|Add1~60, Multiciclo, 1
instance = comp, \alu|Mux1~7\, alu|Mux1~7, Multiciclo, 1
instance = comp, \alu|Mux1~10\, alu|Mux1~10, Multiciclo, 1
instance = comp, \alu|Mux1~12\, alu|Mux1~12, Multiciclo, 1
instance = comp, \regULA|sr_out[30]\, regULA|sr_out[30], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[30]~1\, breg_data_mux|m_out[30]~1, Multiciclo, 1
instance = comp, \bcoreg|regB[17]~28\, bcoreg|regB[17]~28, Multiciclo, 1
instance = comp, \rgB|sr_out[17]\, rgB|sr_out[17], Multiciclo, 1
instance = comp, \alu|ShiftLeft0~115\, alu|ShiftLeft0~115, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~117\, alu|ShiftLeft0~117, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~118\, alu|ShiftLeft0~118, Multiciclo, 1
instance = comp, \alu|Mux3~7\, alu|Mux3~7, Multiciclo, 1
instance = comp, \alu|Mux3~8\, alu|Mux3~8, Multiciclo, 1
instance = comp, \alu|Mux3~11\, alu|Mux3~11, Multiciclo, 1
instance = comp, \alu|Mux3~17\, alu|Mux3~17, Multiciclo, 1
instance = comp, \alu|Mux3~4\, alu|Mux3~4, Multiciclo, 1
instance = comp, \alu|Mux3~5\, alu|Mux3~5, Multiciclo, 1
instance = comp, \alu|ShiftRight0~49\, alu|ShiftRight0~49, Multiciclo, 1
instance = comp, \bcoreg|regB[30]~22\, bcoreg|regB[30]~22, Multiciclo, 1
instance = comp, \rgB|sr_out[30]\, rgB|sr_out[30], Multiciclo, 1
instance = comp, \alu|ShiftRight0~50\, alu|ShiftRight0~50, Multiciclo, 1
instance = comp, \alu|ShiftRight0~108\, alu|ShiftRight0~108, Multiciclo, 1
instance = comp, \alu|ShiftRight0~70\, alu|ShiftRight0~70, Multiciclo, 1
instance = comp, \alu|ShiftRight0~109\, alu|ShiftRight0~109, Multiciclo, 1
instance = comp, \alu|ShiftRight0~132\, alu|ShiftRight0~132, Multiciclo, 1
instance = comp, \alu|Mux8~6\, alu|Mux8~6, Multiciclo, 1
instance = comp, \alu|Mux3~12\, alu|Mux3~12, Multiciclo, 1
instance = comp, \alu|Mux3~13\, alu|Mux3~13, Multiciclo, 1
instance = comp, \alu|Mux4~12\, alu|Mux4~12, Multiciclo, 1
instance = comp, \alu|Mux4~2\, alu|Mux4~2, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~141\, alu|ShiftLeft0~141, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~169\, alu|ShiftLeft0~169, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~112\, alu|ShiftLeft0~112, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~111\, alu|ShiftLeft0~111, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~113\, alu|ShiftLeft0~113, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~114\, alu|ShiftLeft0~114, Multiciclo, 1
instance = comp, \alu|Mux4~3\, alu|Mux4~3, Multiciclo, 1
instance = comp, \alu|Mux4~4\, alu|Mux4~4, Multiciclo, 1
instance = comp, \alu|Mux4~10\, alu|Mux4~10, Multiciclo, 1
instance = comp, \alu|ShiftRight1~78\, alu|ShiftRight1~78, Multiciclo, 1
instance = comp, \alu|ShiftRight1~51\, alu|ShiftRight1~51, Multiciclo, 1
instance = comp, \alu|ShiftRight1~112\, alu|ShiftRight1~112, Multiciclo, 1
instance = comp, \alu|ShiftRight0~107\, alu|ShiftRight0~107, Multiciclo, 1
instance = comp, \alu|ShiftRight0~131\, alu|ShiftRight0~131, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[26]~41\, mux_ulaB|m_out[26]~41, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[22]~45\, mux_ulaB|m_out[22]~45, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[19]~48\, mux_ulaB|m_out[19]~48, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[18]~49\, mux_ulaB|m_out[18]~49, Multiciclo, 1
instance = comp, \alu|tmp[14]~28\, alu|tmp[14]~28, Multiciclo, 1
instance = comp, \alu|tmp[15]~30\, alu|tmp[15]~30, Multiciclo, 1
instance = comp, \alu|tmp[16]~32\, alu|tmp[16]~32, Multiciclo, 1
instance = comp, \alu|tmp[17]~34\, alu|tmp[17]~34, Multiciclo, 1
instance = comp, \alu|tmp[18]~36\, alu|tmp[18]~36, Multiciclo, 1
instance = comp, \alu|tmp[20]~40\, alu|tmp[20]~40, Multiciclo, 1
instance = comp, \alu|tmp[22]~44\, alu|tmp[22]~44, Multiciclo, 1
instance = comp, \alu|tmp[24]~48\, alu|tmp[24]~48, Multiciclo, 1
instance = comp, \alu|tmp[25]~50\, alu|tmp[25]~50, Multiciclo, 1
instance = comp, \alu|tmp[26]~52\, alu|tmp[26]~52, Multiciclo, 1
instance = comp, \alu|tmp[27]~54\, alu|tmp[27]~54, Multiciclo, 1
instance = comp, \alu|ShiftRight1~56\, alu|ShiftRight1~56, Multiciclo, 1
instance = comp, \alu|ShiftRight1~79\, alu|ShiftRight1~79, Multiciclo, 1
instance = comp, \alu|ShiftRight1~80\, alu|ShiftRight1~80, Multiciclo, 1
instance = comp, \alu|ShiftRight1~98\, alu|ShiftRight1~98, Multiciclo, 1
instance = comp, \alu|Mux4~6\, alu|Mux4~6, Multiciclo, 1
instance = comp, \alu|Mux4~7\, alu|Mux4~7, Multiciclo, 1
instance = comp, \alu|Mux4~8\, alu|Mux4~8, Multiciclo, 1
instance = comp, \alu|Mux4~9\, alu|Mux4~9, Multiciclo, 1
instance = comp, \alu|Mux4~11\, alu|Mux4~11, Multiciclo, 1
instance = comp, \alu|Mux4\, alu|Mux4, Multiciclo, 1
instance = comp, \regULA|sr_out[27]\, regULA|sr_out[27], Multiciclo, 1
instance = comp, \pc|sr_out[27]~4\, pc|sr_out[27]~4, Multiciclo, 1
instance = comp, \pc|sr_out[27]\, pc|sr_out[27], Multiciclo, 1
instance = comp, \mux_shift|m_out[27]~17\, mux_shift|m_out[27]~17, Multiciclo, 1
instance = comp, \bcoreg|regA[27]~4\, bcoreg|regA[27]~4, Multiciclo, 1
instance = comp, \rgA|sr_out[27]\, rgA|sr_out[27], Multiciclo, 1
instance = comp, \mux_shift|m_out[27]~16\, mux_shift|m_out[27]~16, Multiciclo, 1
instance = comp, \mux_shift|m_out[27]~18\, mux_shift|m_out[27]~18, Multiciclo, 1
instance = comp, \alu|tmp[28]~56\, alu|tmp[28]~56, Multiciclo, 1
instance = comp, \alu|Mux3~14\, alu|Mux3~14, Multiciclo, 1
instance = comp, \alu|Mux3~15\, alu|Mux3~15, Multiciclo, 1
instance = comp, \alu|Mux3~16\, alu|Mux3~16, Multiciclo, 1
instance = comp, \regULA|sr_out[28]\, regULA|sr_out[28], Multiciclo, 1
instance = comp, \rdm|sr_out[28]\, rdm|sr_out[28], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[28]~3\, breg_data_mux|m_out[28]~3, Multiciclo, 1
instance = comp, \bcoreg|regA[25]~6\, bcoreg|regA[25]~6, Multiciclo, 1
instance = comp, \rgA|sr_out[25]\, rgA|sr_out[25], Multiciclo, 1
instance = comp, \mux_shift|m_out[25]~22\, mux_shift|m_out[25]~22, Multiciclo, 1
instance = comp, \pc|sr_out[25]~6\, pc|sr_out[25]~6, Multiciclo, 1
instance = comp, \pc|sr_out[25]\, pc|sr_out[25], Multiciclo, 1
instance = comp, \mux_shift|m_out[25]~23\, mux_shift|m_out[25]~23, Multiciclo, 1
instance = comp, \mux_shift|m_out[25]~24\, mux_shift|m_out[25]~24, Multiciclo, 1
instance = comp, \alu|a32~25\, alu|a32~25, Multiciclo, 1
instance = comp, \alu|ShiftRight0~105\, alu|ShiftRight0~105, Multiciclo, 1
instance = comp, \alu|ShiftRight0~129\, alu|ShiftRight0~129, Multiciclo, 1
instance = comp, \alu|Mux6~2\, alu|Mux6~2, Multiciclo, 1
instance = comp, \alu|ShiftRight0~47\, alu|ShiftRight0~47, Multiciclo, 1
instance = comp, \alu|ShiftRight1~50\, alu|ShiftRight1~50, Multiciclo, 1
instance = comp, \alu|ShiftRight1~57\, alu|ShiftRight1~57, Multiciclo, 1
instance = comp, \alu|ShiftRight1~58\, alu|ShiftRight1~58, Multiciclo, 1
instance = comp, \alu|ShiftRight1~103\, alu|ShiftRight1~103, Multiciclo, 1
instance = comp, \alu|ShiftRight1~59\, alu|ShiftRight1~59, Multiciclo, 1
instance = comp, \alu|ShiftRight1~60\, alu|ShiftRight1~60, Multiciclo, 1
instance = comp, \alu|ShiftRight1~101\, alu|ShiftRight1~101, Multiciclo, 1
instance = comp, \alu|Mux6~3\, alu|Mux6~3, Multiciclo, 1
instance = comp, \alu|Mux6~4\, alu|Mux6~4, Multiciclo, 1
instance = comp, \alu|Mux6~5\, alu|Mux6~5, Multiciclo, 1
instance = comp, \alu|Mux6~6\, alu|Mux6~6, Multiciclo, 1
instance = comp, \alu|Mux6~8\, alu|Mux6~8, Multiciclo, 1
instance = comp, \alu|Mux6\, alu|Mux6, Multiciclo, 1
instance = comp, \regULA|sr_out[25]\, regULA|sr_out[25], Multiciclo, 1
instance = comp, \rdm|sr_out[25]~feeder\, rdm|sr_out[25]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[25]\, rdm|sr_out[25], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[25]~6\, breg_data_mux|m_out[25]~6, Multiciclo, 1
instance = comp, \bcoreg|regA[19]~12\, bcoreg|regA[19]~12, Multiciclo, 1
instance = comp, \rgA|sr_out[19]\, rgA|sr_out[19], Multiciclo, 1
instance = comp, \mux_shift|m_out[19]~40\, mux_shift|m_out[19]~40, Multiciclo, 1
instance = comp, \mux_shift|m_out[19]~42\, mux_shift|m_out[19]~42, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~47\, alu|ShiftLeft0~47, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~44\, alu|ShiftLeft0~44, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~45\, alu|ShiftLeft0~45, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~48\, alu|ShiftLeft0~48, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~52\, alu|ShiftLeft0~52, Multiciclo, 1
instance = comp, \alu|Mux8~8\, alu|Mux8~8, Multiciclo, 1
instance = comp, \alu|Mux8~7\, alu|Mux8~7, Multiciclo, 1
instance = comp, \alu|ShiftRight1~62\, alu|ShiftRight1~62, Multiciclo, 1
instance = comp, \alu|ShiftRight1~66\, alu|ShiftRight1~66, Multiciclo, 1
instance = comp, \alu|ShiftRight1~115\, alu|ShiftRight1~115, Multiciclo, 1
instance = comp, \alu|ShiftRight0~81\, alu|ShiftRight0~81, Multiciclo, 1
instance = comp, \alu|ShiftRight1~67\, alu|ShiftRight1~67, Multiciclo, 1
instance = comp, \alu|ShiftRight1~113\, alu|ShiftRight1~113, Multiciclo, 1
instance = comp, \alu|ShiftRight0~48\, alu|ShiftRight0~48, Multiciclo, 1
instance = comp, \alu|ShiftRight1~114\, alu|ShiftRight1~114, Multiciclo, 1
instance = comp, \alu|ShiftRight0~82\, alu|ShiftRight0~82, Multiciclo, 1
instance = comp, \alu|ShiftRight1~81\, alu|ShiftRight1~81, Multiciclo, 1
instance = comp, \alu|ShiftRight1~82\, alu|ShiftRight1~82, Multiciclo, 1
instance = comp, \alu|Mux12~5\, alu|Mux12~5, Multiciclo, 1
instance = comp, \alu|Mux12~6\, alu|Mux12~6, Multiciclo, 1
instance = comp, \alu|Mux12~7\, alu|Mux12~7, Multiciclo, 1
instance = comp, \alu|Mux12~0\, alu|Mux12~0, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~161\, alu|ShiftLeft0~161, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~165\, alu|ShiftLeft0~165, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~83\, alu|ShiftLeft0~83, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[3]~2\, mux_ulaB|m_out[3]~2, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[3]~4\, mux_ulaB|m_out[3]~4, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~60\, alu|ShiftLeft0~60, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~61\, alu|ShiftLeft0~61, Multiciclo, 1
instance = comp, \alu|Mux8~20\, alu|Mux8~20, Multiciclo, 1
instance = comp, \alu|Mux12~1\, alu|Mux12~1, Multiciclo, 1
instance = comp, \alu|Mux12~2\, alu|Mux12~2, Multiciclo, 1
instance = comp, \alu|Mux12~3\, alu|Mux12~3, Multiciclo, 1
instance = comp, \alu|Mux12~8\, alu|Mux12~8, Multiciclo, 1
instance = comp, \regULA|sr_out[19]\, regULA|sr_out[19], Multiciclo, 1
instance = comp, \rdm|sr_out[19]\, rdm|sr_out[19], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[19]~12\, breg_data_mux|m_out[19]~12, Multiciclo, 1
instance = comp, \bcoreg|regA[18]~13\, bcoreg|regA[18]~13, Multiciclo, 1
instance = comp, \rgA|sr_out[18]\, rgA|sr_out[18], Multiciclo, 1
instance = comp, \mux_shift|m_out[18]~43\, mux_shift|m_out[18]~43, Multiciclo, 1
instance = comp, \mux_shift|m_out[18]~45\, mux_shift|m_out[18]~45, Multiciclo, 1
instance = comp, \alu|Mux13~0\, alu|Mux13~0, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~80\, alu|ShiftLeft0~80, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~154\, alu|ShiftLeft0~154, Multiciclo, 1
instance = comp, \alu|Mux8~9\, alu|Mux8~9, Multiciclo, 1
instance = comp, \alu|Mux13~1\, alu|Mux13~1, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~110\, alu|ShiftLeft0~110, Multiciclo, 1
instance = comp, \alu|Mux13~2\, alu|Mux13~2, Multiciclo, 1
instance = comp, \alu|Mux13~3\, alu|Mux13~3, Multiciclo, 1
instance = comp, \alu|ShiftRight0~63\, alu|ShiftRight0~63, Multiciclo, 1
instance = comp, \alu|ShiftRight1~107\, alu|ShiftRight1~107, Multiciclo, 1
instance = comp, \alu|ShiftRight0~77\, alu|ShiftRight0~77, Multiciclo, 1
instance = comp, \alu|ShiftRight0~78\, alu|ShiftRight0~78, Multiciclo, 1
instance = comp, \alu|ShiftRight0~124\, alu|ShiftRight0~124, Multiciclo, 1
instance = comp, \alu|ShiftRight1~63\, alu|ShiftRight1~63, Multiciclo, 1
instance = comp, \alu|ShiftRight1~68\, alu|ShiftRight1~68, Multiciclo, 1
instance = comp, \alu|ShiftRight1~69\, alu|ShiftRight1~69, Multiciclo, 1
instance = comp, \alu|ShiftRight1~72\, alu|ShiftRight1~72, Multiciclo, 1
instance = comp, \alu|ShiftRight1~73\, alu|ShiftRight1~73, Multiciclo, 1
instance = comp, \alu|Mux13~5\, alu|Mux13~5, Multiciclo, 1
instance = comp, \alu|Mux13~6\, alu|Mux13~6, Multiciclo, 1
instance = comp, \alu|Mux13~7\, alu|Mux13~7, Multiciclo, 1
instance = comp, \alu|Mux13~8\, alu|Mux13~8, Multiciclo, 1
instance = comp, \regULA|sr_out[18]\, regULA|sr_out[18], Multiciclo, 1
instance = comp, \rdm|sr_out[18]~feeder\, rdm|sr_out[18]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[18]\, rdm|sr_out[18], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[18]~13\, breg_data_mux|m_out[18]~13, Multiciclo, 1
instance = comp, \bcoreg|regB[31]~20\, bcoreg|regB[31]~20, Multiciclo, 1
instance = comp, \rgB|sr_out[31]\, rgB|sr_out[31], Multiciclo, 1
instance = comp, \alu|ShiftRight0~135\, alu|ShiftRight0~135, Multiciclo, 1
instance = comp, \alu|ShiftRight0~118\, alu|ShiftRight0~118, Multiciclo, 1
instance = comp, \alu|ShiftRight0~136\, alu|ShiftRight0~136, Multiciclo, 1
instance = comp, \alu|ShiftRight0~67\, alu|ShiftRight0~67, Multiciclo, 1
instance = comp, \alu|ShiftRight0~134\, alu|ShiftRight0~134, Multiciclo, 1
instance = comp, \alu|ShiftRight1~61\, alu|ShiftRight1~61, Multiciclo, 1
instance = comp, \alu|ShiftRight1~64\, alu|ShiftRight1~64, Multiciclo, 1
instance = comp, \alu|Mux14~3\, alu|Mux14~3, Multiciclo, 1
instance = comp, \alu|Mux14~4\, alu|Mux14~4, Multiciclo, 1
instance = comp, \alu|Mux14~5\, alu|Mux14~5, Multiciclo, 1
instance = comp, \alu|Mux14~6\, alu|Mux14~6, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~172\, alu|ShiftLeft0~172, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~167\, alu|ShiftLeft0~167, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~106\, alu|ShiftLeft0~106, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~163\, alu|ShiftLeft0~163, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~77\, alu|ShiftLeft0~77, Multiciclo, 1
instance = comp, \alu|Mux8~19\, alu|Mux8~19, Multiciclo, 1
instance = comp, \alu|Mux14~8\, alu|Mux14~8, Multiciclo, 1
instance = comp, \alu|Mux14~9\, alu|Mux14~9, Multiciclo, 1
instance = comp, \alu|Mux14~11\, alu|Mux14~11, Multiciclo, 1
instance = comp, \regULA|sr_out[17]\, regULA|sr_out[17], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[17]~14\, breg_data_mux|m_out[17]~14, Multiciclo, 1
instance = comp, \bcoreg|regA[15]~15\, bcoreg|regA[15]~15, Multiciclo, 1
instance = comp, \rgA|sr_out[15]\, rgA|sr_out[15], Multiciclo, 1
instance = comp, \mux_shift|m_out[15]~49\, mux_shift|m_out[15]~49, Multiciclo, 1
instance = comp, \mux_shift|m_out[15]~50\, mux_shift|m_out[15]~50, Multiciclo, 1
instance = comp, \mux_shift|m_out[15]~51\, mux_shift|m_out[15]~51, Multiciclo, 1
instance = comp, \alu|Mux16~9\, alu|Mux16~9, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~55\, alu|ShiftLeft0~55, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~160\, alu|ShiftLeft0~160, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~96\, alu|ShiftLeft0~96, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~98\, alu|ShiftLeft0~98, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~99\, alu|ShiftLeft0~99, Multiciclo, 1
instance = comp, \alu|Mux16~11\, alu|Mux16~11, Multiciclo, 1
instance = comp, \alu|Mux16~12\, alu|Mux16~12, Multiciclo, 1
instance = comp, \alu|Mux1~2\, alu|Mux1~2, Multiciclo, 1
instance = comp, \alu|ShiftRight0~100\, alu|ShiftRight0~100, Multiciclo, 1
instance = comp, \alu|ShiftRight0~113\, alu|ShiftRight0~113, Multiciclo, 1
instance = comp, \alu|Mux16~1\, alu|Mux16~1, Multiciclo, 1
instance = comp, \alu|Mux16~5\, alu|Mux16~5, Multiciclo, 1
instance = comp, \alu|Mux16~7\, alu|Mux16~7, Multiciclo, 1
instance = comp, \alu|Mux16~8\, alu|Mux16~8, Multiciclo, 1
instance = comp, \alu|Mux16~10\, alu|Mux16~10, Multiciclo, 1
instance = comp, \regULA|sr_out[15]\, regULA|sr_out[15], Multiciclo, 1
instance = comp, \rdm|sr_out[15]~feeder\, rdm|sr_out[15]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[15]\, rdm|sr_out[15], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[15]~15\, breg_data_mux|m_out[15]~15, Multiciclo, 1
instance = comp, \bcoreg|regB[15]~8\, bcoreg|regB[15]~8, Multiciclo, 1
instance = comp, \rgB|sr_out[15]\, rgB|sr_out[15], Multiciclo, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a0\, mem|altsyncram_component|auto_generated|ram_block1a0, Multiciclo, 1
instance = comp, \ir|sr_out[11]\, ir|sr_out[11], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[13]~17\, mux_ulaB|m_out[13]~17, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[13]~18\, mux_ulaB|m_out[13]~18, Multiciclo, 1
instance = comp, \alu|tmp[0]~0\, alu|tmp[0]~0, Multiciclo, 1
instance = comp, \alu|tmp[2]~4\, alu|tmp[2]~4, Multiciclo, 1
instance = comp, \alu|tmp[3]~6\, alu|tmp[3]~6, Multiciclo, 1
instance = comp, \alu|tmp[4]~8\, alu|tmp[4]~8, Multiciclo, 1
instance = comp, \alu|tmp[5]~10\, alu|tmp[5]~10, Multiciclo, 1
instance = comp, \alu|tmp[6]~12\, alu|tmp[6]~12, Multiciclo, 1
instance = comp, \alu|tmp[9]~18\, alu|tmp[9]~18, Multiciclo, 1
instance = comp, \alu|tmp[11]~22\, alu|tmp[11]~22, Multiciclo, 1
instance = comp, \alu|tmp[12]~24\, alu|tmp[12]~24, Multiciclo, 1
instance = comp, \alu|Mux17~0\, alu|Mux17~0, Multiciclo, 1
instance = comp, \alu|Mux17~1\, alu|Mux17~1, Multiciclo, 1
instance = comp, \alu|Mux17~2\, alu|Mux17~2, Multiciclo, 1
instance = comp, \alu|Mux16~0\, alu|Mux16~0, Multiciclo, 1
instance = comp, \alu|ShiftRight0~112\, alu|ShiftRight0~112, Multiciclo, 1
instance = comp, \alu|ShiftRight0~133\, alu|ShiftRight0~133, Multiciclo, 1
instance = comp, \alu|Mux17~3\, alu|Mux17~3, Multiciclo, 1
instance = comp, \alu|Mux17~4\, alu|Mux17~4, Multiciclo, 1
instance = comp, \alu|Mux17~6\, alu|Mux17~6, Multiciclo, 1
instance = comp, \alu|Mux17~7\, alu|Mux17~7, Multiciclo, 1
instance = comp, \alu|Mux17~10\, alu|Mux17~10, Multiciclo, 1
instance = comp, \regULA|sr_out[14]\, regULA|sr_out[14], Multiciclo, 1
instance = comp, \rdm|sr_out[14]~feeder\, rdm|sr_out[14]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[14]\, rdm|sr_out[14], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[14]~16\, breg_data_mux|m_out[14]~16, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[39]\, bcoreg|breg32_rtl_1_bypass[39], Multiciclo, 1
instance = comp, \bcoreg|regB[28]~23\, bcoreg|regB[28]~23, Multiciclo, 1
instance = comp, \rgB|sr_out[28]~feeder\, rgB|sr_out[28]~feeder, Multiciclo, 1
instance = comp, \rgB|sr_out[28]\, rgB|sr_out[28], Multiciclo, 1
instance = comp, \mem|altsyncram_component|auto_generated|ram_block1a18\, mem|altsyncram_component|auto_generated|ram_block1a18, Multiciclo, 1
instance = comp, \ir|sr_out[25]~feeder\, ir|sr_out[25]~feeder, Multiciclo, 1
instance = comp, \ir|sr_out[25]\, ir|sr_out[25], Multiciclo, 1
instance = comp, \bcoreg|breg32~40\, bcoreg|breg32~40, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[7]\, bcoreg|breg32_rtl_0_bypass[7], Multiciclo, 1
instance = comp, \bcoreg|breg32~39\, bcoreg|breg32~39, Multiciclo, 1
instance = comp, \bcoreg|breg32~41\, bcoreg|breg32~41, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_0_bypass[11]\, bcoreg|breg32_rtl_0_bypass[11], Multiciclo, 1
instance = comp, \bcoreg|regA[0]~27\, bcoreg|regA[0]~27, Multiciclo, 1
instance = comp, \rgA|sr_out[0]\, rgA|sr_out[0], Multiciclo, 1
instance = comp, \mux_shift|m_out[0]~80\, mux_shift|m_out[0]~80, Multiciclo, 1
instance = comp, \mux_shift|m_out[0]~81\, mux_shift|m_out[0]~81, Multiciclo, 1
instance = comp, \mux_shift|m_out[0]~82\, mux_shift|m_out[0]~82, Multiciclo, 1
instance = comp, \alu|ShiftRight1~65\, alu|ShiftRight1~65, Multiciclo, 1
instance = comp, \alu|ShiftRight1~105\, alu|ShiftRight1~105, Multiciclo, 1
instance = comp, \alu|ShiftRight0~75\, alu|ShiftRight0~75, Multiciclo, 1
instance = comp, \alu|ShiftRight0~76\, alu|ShiftRight0~76, Multiciclo, 1
instance = comp, \alu|ShiftRight0~106\, alu|ShiftRight0~106, Multiciclo, 1
instance = comp, \alu|ShiftRight0~130\, alu|ShiftRight0~130, Multiciclo, 1
instance = comp, \alu|Mux29~6\, alu|Mux29~6, Multiciclo, 1
instance = comp, \alu|Mux29~7\, alu|Mux29~7, Multiciclo, 1
instance = comp, \alu|ShiftRight1~97\, alu|ShiftRight1~97, Multiciclo, 1
instance = comp, \alu|Mux21~1\, alu|Mux21~1, Multiciclo, 1
instance = comp, \alu|Mux21~2\, alu|Mux21~2, Multiciclo, 1
instance = comp, \alu|Mux21~3\, alu|Mux21~3, Multiciclo, 1
instance = comp, \alu|Mux21~4\, alu|Mux21~4, Multiciclo, 1
instance = comp, \alu|Mux21~6\, alu|Mux21~6, Multiciclo, 1
instance = comp, \alu|Mux21~7\, alu|Mux21~7, Multiciclo, 1
instance = comp, \alu|ShiftRight1~77\, alu|ShiftRight1~77, Multiciclo, 1
instance = comp, \alu|ShiftRight1~54\, alu|ShiftRight1~54, Multiciclo, 1
instance = comp, \alu|ShiftRight1~111\, alu|ShiftRight1~111, Multiciclo, 1
instance = comp, \alu|ShiftRight0~79\, alu|ShiftRight0~79, Multiciclo, 1
instance = comp, \alu|Mux21~8\, alu|Mux21~8, Multiciclo, 1
instance = comp, \alu|Mux21~9\, alu|Mux21~9, Multiciclo, 1
instance = comp, \alu|Mux21~10\, alu|Mux21~10, Multiciclo, 1
instance = comp, \regULA|sr_out[10]\, regULA|sr_out[10], Multiciclo, 1
instance = comp, \rdm|sr_out[10]~feeder\, rdm|sr_out[10]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[10]\, rdm|sr_out[10], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[10]~20\, breg_data_mux|m_out[10]~20, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[25]~feeder\, bcoreg|breg32_rtl_1_bypass[25]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[25]\, bcoreg|breg32_rtl_1_bypass[25], Multiciclo, 1
instance = comp, \bcoreg|regB[14]~10\, bcoreg|regB[14]~10, Multiciclo, 1
instance = comp, \rgB|sr_out[14]\, rgB|sr_out[14], Multiciclo, 1
instance = comp, \ir|sr_out[7]\, ir|sr_out[7], Multiciclo, 1
instance = comp, \mux_shift|m_out[1]~94\, mux_shift|m_out[1]~94, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~66\, alu|ShiftLeft0~66, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~156\, alu|ShiftLeft0~156, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~67\, alu|ShiftLeft0~67, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~90\, alu|ShiftLeft0~90, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~91\, alu|ShiftLeft0~91, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~144\, alu|ShiftLeft0~144, Multiciclo, 1
instance = comp, \alu|Mux2~12\, alu|Mux2~12, Multiciclo, 1
instance = comp, \alu|Mux2~2\, alu|Mux2~2, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~136\, alu|ShiftLeft0~136, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~135\, alu|ShiftLeft0~135, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~137\, alu|ShiftLeft0~137, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~120\, alu|ShiftLeft0~120, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~119\, alu|ShiftLeft0~119, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~121\, alu|ShiftLeft0~121, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~122\, alu|ShiftLeft0~122, Multiciclo, 1
instance = comp, \alu|Mux2~3\, alu|Mux2~3, Multiciclo, 1
instance = comp, \alu|Mux2~4\, alu|Mux2~4, Multiciclo, 1
instance = comp, \alu|Mux2~6\, alu|Mux2~6, Multiciclo, 1
instance = comp, \alu|ShiftRight1~100\, alu|ShiftRight1~100, Multiciclo, 1
instance = comp, \alu|Mux2~8\, alu|Mux2~8, Multiciclo, 1
instance = comp, \alu|Mux2~9\, alu|Mux2~9, Multiciclo, 1
instance = comp, \alu|Mux2~10\, alu|Mux2~10, Multiciclo, 1
instance = comp, \alu|Mux2~11\, alu|Mux2~11, Multiciclo, 1
instance = comp, \regULA|sr_out[29]\, regULA|sr_out[29], Multiciclo, 1
instance = comp, \rdm|sr_out[29]\, rdm|sr_out[29], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[29]~2\, breg_data_mux|m_out[29]~2, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[40]\, bcoreg|breg32_rtl_1_bypass[40], Multiciclo, 1
instance = comp, \bcoreg|regA[29]~2\, bcoreg|regA[29]~2, Multiciclo, 1
instance = comp, \rgA|sr_out[29]\, rgA|sr_out[29], Multiciclo, 1
instance = comp, \mux_shift|m_out[29]~10\, mux_shift|m_out[29]~10, Multiciclo, 1
instance = comp, \mux_shift|m_out[29]~12\, mux_shift|m_out[29]~12, Multiciclo, 1
instance = comp, \alu|tmp[31]~62\, alu|tmp[31]~62, Multiciclo, 1
instance = comp, \alu|Add1~62\, alu|Add1~62, Multiciclo, 1
instance = comp, \alu|Mux0~1\, alu|Mux0~1, Multiciclo, 1
instance = comp, \alu|Mux0~4\, alu|Mux0~4, Multiciclo, 1
instance = comp, \alu|Mux0~8\, alu|Mux0~8, Multiciclo, 1
instance = comp, \alu|Equal0~1\, alu|Equal0~1, Multiciclo, 1
instance = comp, \alu|ShiftRight0~46\, alu|ShiftRight0~46, Multiciclo, 1
instance = comp, \alu|ShiftRight0~45\, alu|ShiftRight0~45, Multiciclo, 1
instance = comp, \alu|ShiftRight0~116\, alu|ShiftRight0~116, Multiciclo, 1
instance = comp, \alu|ShiftRight0~43\, alu|ShiftRight0~43, Multiciclo, 1
instance = comp, \alu|ShiftRight0~115\, alu|ShiftRight0~115, Multiciclo, 1
instance = comp, \alu|ShiftRight1~47\, alu|ShiftRight1~47, Multiciclo, 1
instance = comp, \alu|ShiftRight1~48\, alu|ShiftRight1~48, Multiciclo, 1
instance = comp, \alu|ShiftRight0~117\, alu|ShiftRight0~117, Multiciclo, 1
instance = comp, \alu|ShiftRight0~51\, alu|ShiftRight0~51, Multiciclo, 1
instance = comp, \alu|ShiftRight0~52\, alu|ShiftRight0~52, Multiciclo, 1
instance = comp, \alu|ShiftRight0~61\, alu|ShiftRight0~61, Multiciclo, 1
instance = comp, \alu|ShiftRight1~49\, alu|ShiftRight1~49, Multiciclo, 1
instance = comp, \alu|Mux31~2\, alu|Mux31~2, Multiciclo, 1
instance = comp, \alu|Mux31~10\, alu|Mux31~10, Multiciclo, 1
instance = comp, \alu|Mux31~3\, alu|Mux31~3, Multiciclo, 1
instance = comp, \alu|Mux31~4\, alu|Mux31~4, Multiciclo, 1
instance = comp, \alu|Mux31~5\, alu|Mux31~5, Multiciclo, 1
instance = comp, \alu|Mux31~6\, alu|Mux31~6, Multiciclo, 1
instance = comp, \alu|Mux31~9\, alu|Mux31~9, Multiciclo, 1
instance = comp, \alu|Equal0~0\, alu|Equal0~0, Multiciclo, 1
instance = comp, \alu|Equal0~2\, alu|Equal0~2, Multiciclo, 1
instance = comp, \alu|Equal0~3\, alu|Equal0~3, Multiciclo, 1
instance = comp, \alu|a32~10\, alu|a32~10, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~56\, alu|ShiftLeft0~56, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~57\, alu|ShiftLeft0~57, Multiciclo, 1
instance = comp, \alu|Mux30~11\, alu|Mux30~11, Multiciclo, 1
instance = comp, \alu|ShiftRight0~123\, alu|ShiftRight0~123, Multiciclo, 1
instance = comp, \alu|ShiftRight1~53\, alu|ShiftRight1~53, Multiciclo, 1
instance = comp, \alu|ShiftRight0~72\, alu|ShiftRight0~72, Multiciclo, 1
instance = comp, \alu|ShiftRight0~73\, alu|ShiftRight0~73, Multiciclo, 1
instance = comp, \alu|Mux30~8\, alu|Mux30~8, Multiciclo, 1
instance = comp, \alu|Mux30~7\, alu|Mux30~7, Multiciclo, 1
instance = comp, \alu|Mux30~9\, alu|Mux30~9, Multiciclo, 1
instance = comp, \alu|Mux30~12\, alu|Mux30~12, Multiciclo, 1
instance = comp, \alu|Mux30~4\, alu|Mux30~4, Multiciclo, 1
instance = comp, \alu|ShiftRight0~68\, alu|ShiftRight0~68, Multiciclo, 1
instance = comp, \alu|ShiftRight1~52\, alu|ShiftRight1~52, Multiciclo, 1
instance = comp, \alu|ShiftRight0~122\, alu|ShiftRight0~122, Multiciclo, 1
instance = comp, \alu|ShiftRight0~69\, alu|ShiftRight0~69, Multiciclo, 1
instance = comp, \alu|ShiftRight0~74\, alu|ShiftRight0~74, Multiciclo, 1
instance = comp, \alu|Mux30~5\, alu|Mux30~5, Multiciclo, 1
instance = comp, \alu|Mux30~6\, alu|Mux30~6, Multiciclo, 1
instance = comp, \alu|Mux30~14\, alu|Mux30~14, Multiciclo, 1
instance = comp, \alu|Equal0~4\, alu|Equal0~4, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~65\, alu|ShiftLeft0~65, Multiciclo, 1
instance = comp, \alu|Mux11~1\, alu|Mux11~1, Multiciclo, 1
instance = comp, \alu|Mux11~2\, alu|Mux11~2, Multiciclo, 1
instance = comp, \alu|Mux11~3\, alu|Mux11~3, Multiciclo, 1
instance = comp, \alu|ShiftRight1~87\, alu|ShiftRight1~87, Multiciclo, 1
instance = comp, \alu|ShiftRight1~89\, alu|ShiftRight1~89, Multiciclo, 1
instance = comp, \alu|Mux11~5\, alu|Mux11~5, Multiciclo, 1
instance = comp, \alu|Mux11~6\, alu|Mux11~6, Multiciclo, 1
instance = comp, \alu|ShiftRight0~85\, alu|ShiftRight0~85, Multiciclo, 1
instance = comp, \alu|ShiftRight0~87\, alu|ShiftRight0~87, Multiciclo, 1
instance = comp, \alu|ShiftRight0~88\, alu|ShiftRight0~88, Multiciclo, 1
instance = comp, \alu|Mux11~7\, alu|Mux11~7, Multiciclo, 1
instance = comp, \alu|Mux11~8\, alu|Mux11~8, Multiciclo, 1
instance = comp, \alu|Equal0~7\, alu|Equal0~7, Multiciclo, 1
instance = comp, \alu|ShiftRight0~101\, alu|ShiftRight0~101, Multiciclo, 1
instance = comp, \alu|ShiftRight0~127\, alu|ShiftRight0~127, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~158\, alu|ShiftLeft0~158, Multiciclo, 1
instance = comp, \alu|ShiftRight1~94\, alu|ShiftRight1~94, Multiciclo, 1
instance = comp, \alu|ShiftRight1~95\, alu|ShiftRight1~95, Multiciclo, 1
instance = comp, \alu|Mux8~15\, alu|Mux8~15, Multiciclo, 1
instance = comp, \alu|Mux8~16\, alu|Mux8~16, Multiciclo, 1
instance = comp, \alu|Mux8~17\, alu|Mux8~17, Multiciclo, 1
instance = comp, \bcoreg|regA[23]~8\, bcoreg|regA[23]~8, Multiciclo, 1
instance = comp, \rgA|sr_out[23]\, rgA|sr_out[23], Multiciclo, 1
instance = comp, \mux_shift|m_out[23]~28\, mux_shift|m_out[23]~28, Multiciclo, 1
instance = comp, \mux_shift|m_out[23]~30\, mux_shift|m_out[23]~30, Multiciclo, 1
instance = comp, \alu|Mux8~10\, alu|Mux8~10, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~128\, alu|ShiftLeft0~128, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~127\, alu|ShiftLeft0~127, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~129\, alu|ShiftLeft0~129, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~130\, alu|ShiftLeft0~130, Multiciclo, 1
instance = comp, \alu|Mux8~11\, alu|Mux8~11, Multiciclo, 1
instance = comp, \alu|Mux8~12\, alu|Mux8~12, Multiciclo, 1
instance = comp, \alu|Mux8~13\, alu|Mux8~13, Multiciclo, 1
instance = comp, \alu|Mux8~18\, alu|Mux8~18, Multiciclo, 1
instance = comp, \alu|Equal0~8\, alu|Equal0~8, Multiciclo, 1
instance = comp, \alu|Equal0~9\, alu|Equal0~9, Multiciclo, 1
instance = comp, \alu|Equal0~10\, alu|Equal0~10, Multiciclo, 1
instance = comp, \alu|Equal0~12\, alu|Equal0~12, Multiciclo, 1
instance = comp, \pc_wr_s~1\, pc_wr_s~1, Multiciclo, 1
instance = comp, \pc|sr_out[0]~26\, pc|sr_out[0]~26, Multiciclo, 1
instance = comp, \pc|sr_out[26]\, pc|sr_out[26], Multiciclo, 1
instance = comp, \mux_shift|m_out[26]~20\, mux_shift|m_out[26]~20, Multiciclo, 1
instance = comp, \mux_shift|m_out[26]~21\, mux_shift|m_out[26]~21, Multiciclo, 1
instance = comp, \alu|a32~26\, alu|a32~26, Multiciclo, 1
instance = comp, \alu|Mux5~0\, alu|Mux5~0, Multiciclo, 1
instance = comp, \alu|Mux5~1\, alu|Mux5~1, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~81\, alu|ShiftLeft0~81, Multiciclo, 1
instance = comp, \alu|Mux5~2\, alu|Mux5~2, Multiciclo, 1
instance = comp, \alu|Mux5~8\, alu|Mux5~8, Multiciclo, 1
instance = comp, \alu|Mux5~3\, alu|Mux5~3, Multiciclo, 1
instance = comp, \alu|Mux5~4\, alu|Mux5~4, Multiciclo, 1
instance = comp, \alu|Mux5~5\, alu|Mux5~5, Multiciclo, 1
instance = comp, \alu|Mux5~6\, alu|Mux5~6, Multiciclo, 1
instance = comp, \alu|Mux5~7\, alu|Mux5~7, Multiciclo, 1
instance = comp, \alu|Mux5~9\, alu|Mux5~9, Multiciclo, 1
instance = comp, \alu|Mux5\, alu|Mux5, Multiciclo, 1
instance = comp, \regULA|sr_out[26]\, regULA|sr_out[26], Multiciclo, 1
instance = comp, \rdm|sr_out[26]\, rdm|sr_out[26], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[26]~5\, breg_data_mux|m_out[26]~5, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[37]~feeder\, bcoreg|breg32_rtl_1_bypass[37]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[37]\, bcoreg|breg32_rtl_1_bypass[37], Multiciclo, 1
instance = comp, \bcoreg|regB[26]~18\, bcoreg|regB[26]~18, Multiciclo, 1
instance = comp, \rgB|sr_out[26]\, rgB|sr_out[26], Multiciclo, 1
instance = comp, \bcoreg|regA[16]~0\, bcoreg|regA[16]~0, Multiciclo, 1
instance = comp, \rgA|sr_out[16]\, rgA|sr_out[16], Multiciclo, 1
instance = comp, \mux_shift|m_out[16]~4\, mux_shift|m_out[16]~4, Multiciclo, 1
instance = comp, \mux_shift|m_out[16]~6\, mux_shift|m_out[16]~6, Multiciclo, 1
instance = comp, \alu|Mux15~5\, alu|Mux15~5, Multiciclo, 1
instance = comp, \alu|Mux15~0\, alu|Mux15~0, Multiciclo, 1
instance = comp, \alu|Mux15~3\, alu|Mux15~3, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~100\, alu|ShiftLeft0~100, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~101\, alu|ShiftLeft0~101, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~102\, alu|ShiftLeft0~102, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~103\, alu|ShiftLeft0~103, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~104\, alu|ShiftLeft0~104, Multiciclo, 1
instance = comp, \alu|Mux15~7\, alu|Mux15~7, Multiciclo, 1
instance = comp, \alu|Mux15~8\, alu|Mux15~8, Multiciclo, 1
instance = comp, \alu|Mux15~4\, alu|Mux15~4, Multiciclo, 1
instance = comp, \alu|Mux15~6\, alu|Mux15~6, Multiciclo, 1
instance = comp, \regULA|sr_out[16]\, regULA|sr_out[16], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[16]~0\, breg_data_mux|m_out[16]~0, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]~feeder\, bcoreg|breg32_rtl_1_bypass[27]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[27]\, bcoreg|breg32_rtl_1_bypass[27], Multiciclo, 1
instance = comp, \bcoreg|regB[16]~29\, bcoreg|regB[16]~29, Multiciclo, 1
instance = comp, \rgB|sr_out[16]\, rgB|sr_out[16], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[16]~33\, mux_ulaB|m_out[16]~33, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[16]~35\, mux_ulaB|m_out[16]~35, Multiciclo, 1
instance = comp, \alu|ShiftRight1~102\, alu|ShiftRight1~102, Multiciclo, 1
instance = comp, \alu|ShiftRight0~121\, alu|ShiftRight0~121, Multiciclo, 1
instance = comp, \alu|ShiftRight0~62\, alu|ShiftRight0~62, Multiciclo, 1
instance = comp, \alu|ShiftRight0~93\, alu|ShiftRight0~93, Multiciclo, 1
instance = comp, \alu|ShiftRight0~94\, alu|ShiftRight0~94, Multiciclo, 1
instance = comp, \alu|Mux18~1\, alu|Mux18~1, Multiciclo, 1
instance = comp, \alu|Mux18~7\, alu|Mux18~7, Multiciclo, 1
instance = comp, \alu|Mux18~2\, alu|Mux18~2, Multiciclo, 1
instance = comp, \alu|Mux18~3\, alu|Mux18~3, Multiciclo, 1
instance = comp, \alu|Mux18~4\, alu|Mux18~4, Multiciclo, 1
instance = comp, \alu|Mux18~5\, alu|Mux18~5, Multiciclo, 1
instance = comp, \alu|Mux18~6\, alu|Mux18~6, Multiciclo, 1
instance = comp, \alu|Mux18~8\, alu|Mux18~8, Multiciclo, 1
instance = comp, \alu|Mux18~9\, alu|Mux18~9, Multiciclo, 1
instance = comp, \alu|Mux18~10\, alu|Mux18~10, Multiciclo, 1
instance = comp, \regULA|sr_out[13]\, regULA|sr_out[13], Multiciclo, 1
instance = comp, \rdm|sr_out[13]\, rdm|sr_out[13], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[13]~17\, breg_data_mux|m_out[13]~17, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[24]~feeder\, bcoreg|breg32_rtl_1_bypass[24]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[24]\, bcoreg|breg32_rtl_1_bypass[24], Multiciclo, 1
instance = comp, \bcoreg|regB[13]~9\, bcoreg|regB[13]~9, Multiciclo, 1
instance = comp, \rgB|sr_out[13]\, rgB|sr_out[13], Multiciclo, 1
instance = comp, \rdm|sr_out[6]~feeder\, rdm|sr_out[6]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[6]\, rdm|sr_out[6], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[6]~24\, breg_data_mux|m_out[6]~24, Multiciclo, 1
instance = comp, \bcoreg|regB[25]~17\, bcoreg|regB[25]~17, Multiciclo, 1
instance = comp, \rgB|sr_out[25]\, rgB|sr_out[25], Multiciclo, 1
instance = comp, \bcoreg|regA[1]~28\, bcoreg|regA[1]~28, Multiciclo, 1
instance = comp, \rgA|sr_out[1]\, rgA|sr_out[1], Multiciclo, 1
instance = comp, \mux_shift|m_out[1]~84\, mux_shift|m_out[1]~84, Multiciclo, 1
instance = comp, \mux_shift|m_out[1]~85\, mux_shift|m_out[1]~85, Multiciclo, 1
instance = comp, \mux_shift|m_out[1]~86\, mux_shift|m_out[1]~86, Multiciclo, 1
instance = comp, \mux_shift|m_out[1]~87\, mux_shift|m_out[1]~87, Multiciclo, 1
instance = comp, \alu|ShiftRight0~54\, alu|ShiftRight0~54, Multiciclo, 1
instance = comp, \alu|ShiftRight0~86\, alu|ShiftRight0~86, Multiciclo, 1
instance = comp, \alu|Mux19~9\, alu|Mux19~9, Multiciclo, 1
instance = comp, \alu|a32~21\, alu|a32~21, Multiciclo, 1
instance = comp, \alu|Mux19~5\, alu|Mux19~5, Multiciclo, 1
instance = comp, \alu|ShiftRight1~99\, alu|ShiftRight1~99, Multiciclo, 1
instance = comp, \alu|Mux19~1\, alu|Mux19~1, Multiciclo, 1
instance = comp, \alu|Mux19~2\, alu|Mux19~2, Multiciclo, 1
instance = comp, \alu|Mux19~3\, alu|Mux19~3, Multiciclo, 1
instance = comp, \alu|Mux19~4\, alu|Mux19~4, Multiciclo, 1
instance = comp, \alu|Mux19~6\, alu|Mux19~6, Multiciclo, 1
instance = comp, \alu|Mux19~7\, alu|Mux19~7, Multiciclo, 1
instance = comp, \alu|Mux19~10\, alu|Mux19~10, Multiciclo, 1
instance = comp, \regULA|sr_out[12]\, regULA|sr_out[12], Multiciclo, 1
instance = comp, \rdm|sr_out[12]\, rdm|sr_out[12], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[12]~18\, breg_data_mux|m_out[12]~18, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]~feeder\, bcoreg|breg32_rtl_1_bypass[23]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[23]\, bcoreg|breg32_rtl_1_bypass[23], Multiciclo, 1
instance = comp, \bcoreg|regB[12]~11\, bcoreg|regB[12]~11, Multiciclo, 1
instance = comp, \rgB|sr_out[12]\, rgB|sr_out[12], Multiciclo, 1
instance = comp, \ir|sr_out[10]\, ir|sr_out[10], Multiciclo, 1
instance = comp, \alu|a32~13\, alu|a32~13, Multiciclo, 1
instance = comp, \alu|ShiftRight0~42\, alu|ShiftRight0~42, Multiciclo, 1
instance = comp, \alu|ShiftRight0~114\, alu|ShiftRight0~114, Multiciclo, 1
instance = comp, \alu|Mux27~0\, alu|Mux27~0, Multiciclo, 1
instance = comp, \alu|Mux27~6\, alu|Mux27~6, Multiciclo, 1
instance = comp, \alu|ShiftRight0~57\, alu|ShiftRight0~57, Multiciclo, 1
instance = comp, \alu|ShiftRight0~56\, alu|ShiftRight0~56, Multiciclo, 1
instance = comp, \alu|ShiftRight0~59\, alu|ShiftRight0~59, Multiciclo, 1
instance = comp, \alu|ShiftRight0~89\, alu|ShiftRight0~89, Multiciclo, 1
instance = comp, \alu|Mux27~3\, alu|Mux27~3, Multiciclo, 1
instance = comp, \alu|Mux27~4\, alu|Mux27~4, Multiciclo, 1
instance = comp, \alu|Mux27~5\, alu|Mux27~5, Multiciclo, 1
instance = comp, \alu|Mux27~8\, alu|Mux27~8, Multiciclo, 1
instance = comp, \alu|Mux27~9\, alu|Mux27~9, Multiciclo, 1
instance = comp, \alu|Mux27~11\, alu|Mux27~11, Multiciclo, 1
instance = comp, \alu|Mux27\, alu|Mux27, Multiciclo, 1
instance = comp, \regULA|sr_out[4]\, regULA|sr_out[4], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[4]~26\, breg_data_mux|m_out[4]~26, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[35]\, bcoreg|breg32_rtl_1_bypass[35], Multiciclo, 1
instance = comp, \bcoreg|regB[24]~19\, bcoreg|regB[24]~19, Multiciclo, 1
instance = comp, \rgB|sr_out[24]\, rgB|sr_out[24], Multiciclo, 1
instance = comp, \rdm|sr_out[23]~feeder\, rdm|sr_out[23]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[23]\, rdm|sr_out[23], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[23]~8\, breg_data_mux|m_out[23]~8, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[34]~feeder\, bcoreg|breg32_rtl_1_bypass[34]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[34]\, bcoreg|breg32_rtl_1_bypass[34], Multiciclo, 1
instance = comp, \bcoreg|regB[23]~24\, bcoreg|regB[23]~24, Multiciclo, 1
instance = comp, \rgB|sr_out[23]\, rgB|sr_out[23], Multiciclo, 1
instance = comp, \bcoreg|regA[3]~30\, bcoreg|regA[3]~30, Multiciclo, 1
instance = comp, \rgA|sr_out[3]\, rgA|sr_out[3], Multiciclo, 1
instance = comp, \mux_shift|m_out[3]~90\, mux_shift|m_out[3]~90, Multiciclo, 1
instance = comp, \alu|ShiftRight1~55\, alu|ShiftRight1~55, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~84\, alu|ShiftLeft0~84, Multiciclo, 1
instance = comp, \alu|Mux20~7\, alu|Mux20~7, Multiciclo, 1
instance = comp, \alu|Mux20~3\, alu|Mux20~3, Multiciclo, 1
instance = comp, \alu|Mux20~4\, alu|Mux20~4, Multiciclo, 1
instance = comp, \alu|Mux20~5\, alu|Mux20~5, Multiciclo, 1
instance = comp, \alu|Mux20~6\, alu|Mux20~6, Multiciclo, 1
instance = comp, \alu|Mux20~8\, alu|Mux20~8, Multiciclo, 1
instance = comp, \alu|Mux20~9\, alu|Mux20~9, Multiciclo, 1
instance = comp, \alu|Mux20~10\, alu|Mux20~10, Multiciclo, 1
instance = comp, \regULA|sr_out[11]\, regULA|sr_out[11], Multiciclo, 1
instance = comp, \rdm|sr_out[11]~feeder\, rdm|sr_out[11]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[11]\, rdm|sr_out[11], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[11]~19\, breg_data_mux|m_out[11]~19, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[22]\, bcoreg|breg32_rtl_1_bypass[22], Multiciclo, 1
instance = comp, \bcoreg|regB[11]~12\, bcoreg|regB[11]~12, Multiciclo, 1
instance = comp, \rgB|sr_out[11]\, rgB|sr_out[11], Multiciclo, 1
instance = comp, \ir|sr_out[2]\, ir|sr_out[2], Multiciclo, 1
instance = comp, \actr|alu_ctr[1]~27\, actr|alu_ctr[1]~27, Multiciclo, 1
instance = comp, \actr|alu_ctr[1]~28\, actr|alu_ctr[1]~28, Multiciclo, 1
instance = comp, \actr|alu_ctr[1]~31\, actr|alu_ctr[1]~31, Multiciclo, 1
instance = comp, \alu|Mux29~4\, alu|Mux29~4, Multiciclo, 1
instance = comp, \alu|Mux14~10\, alu|Mux14~10, Multiciclo, 1
instance = comp, \alu|Mux9~0\, alu|Mux9~0, Multiciclo, 1
instance = comp, \alu|Mux9~2\, alu|Mux9~2, Multiciclo, 1
instance = comp, \alu|Mux9~3\, alu|Mux9~3, Multiciclo, 1
instance = comp, \alu|ShiftRight0~95\, alu|ShiftRight0~95, Multiciclo, 1
instance = comp, \alu|ShiftRight0~96\, alu|ShiftRight0~96, Multiciclo, 1
instance = comp, \alu|ShiftRight0~97\, alu|ShiftRight0~97, Multiciclo, 1
instance = comp, \alu|Mux9~4\, alu|Mux9~4, Multiciclo, 1
instance = comp, \alu|ShiftRight1~92\, alu|ShiftRight1~92, Multiciclo, 1
instance = comp, \alu|ShiftRight1~93\, alu|ShiftRight1~93, Multiciclo, 1
instance = comp, \alu|Mux9~5\, alu|Mux9~5, Multiciclo, 1
instance = comp, \alu|Mux9~6\, alu|Mux9~6, Multiciclo, 1
instance = comp, \alu|Mux9~7\, alu|Mux9~7, Multiciclo, 1
instance = comp, \alu|Mux9~8\, alu|Mux9~8, Multiciclo, 1
instance = comp, \regULA|sr_out[22]\, regULA|sr_out[22], Multiciclo, 1
instance = comp, \rdm|sr_out[22]~feeder\, rdm|sr_out[22]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[22]\, rdm|sr_out[22], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[22]~9\, breg_data_mux|m_out[22]~9, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]~feeder\, bcoreg|breg32_rtl_1_bypass[33]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[33]\, bcoreg|breg32_rtl_1_bypass[33], Multiciclo, 1
instance = comp, \bcoreg|regB[22]~26\, bcoreg|regB[22]~26, Multiciclo, 1
instance = comp, \rgB|sr_out[22]\, rgB|sr_out[22], Multiciclo, 1
instance = comp, \bcoreg|regB[10]~14\, bcoreg|regB[10]~14, Multiciclo, 1
instance = comp, \rgB|sr_out[10]\, rgB|sr_out[10], Multiciclo, 1
instance = comp, \bcoreg|regB[9]~13\, bcoreg|regB[9]~13, Multiciclo, 1
instance = comp, \rgB|sr_out[9]\, rgB|sr_out[9], Multiciclo, 1
instance = comp, \rdm|sr_out[8]~feeder\, rdm|sr_out[8]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[8]\, rdm|sr_out[8], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[8]~22\, breg_data_mux|m_out[8]~22, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]~feeder\, bcoreg|breg32_rtl_1_bypass[19]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[19]\, bcoreg|breg32_rtl_1_bypass[19], Multiciclo, 1
instance = comp, \bcoreg|regB[8]~15\, bcoreg|regB[8]~15, Multiciclo, 1
instance = comp, \rgB|sr_out[8]\, rgB|sr_out[8], Multiciclo, 1
instance = comp, \ir|sr_out[15]~feeder\, ir|sr_out[15]~feeder, Multiciclo, 1
instance = comp, \ir|sr_out[15]\, ir|sr_out[15], Multiciclo, 1
instance = comp, \mux_reg_add|m_out[4]~4\, mux_reg_add|m_out[4]~4, Multiciclo, 1
instance = comp, \bcoreg|regB[7]~4\, bcoreg|regB[7]~4, Multiciclo, 1
instance = comp, \rgB|sr_out[7]\, rgB|sr_out[7], Multiciclo, 1
instance = comp, \ir|sr_out[14]\, ir|sr_out[14], Multiciclo, 1
instance = comp, \mux_reg_add|m_out[3]~3\, mux_reg_add|m_out[3]~3, Multiciclo, 1
instance = comp, \bcoreg|regB[6]~5\, bcoreg|regB[6]~5, Multiciclo, 1
instance = comp, \rgB|sr_out[6]\, rgB|sr_out[6], Multiciclo, 1
instance = comp, \rdm|sr_out[5]~feeder\, rdm|sr_out[5]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[5]\, rdm|sr_out[5], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[5]~25\, breg_data_mux|m_out[5]~25, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[16]\, bcoreg|breg32_rtl_1_bypass[16], Multiciclo, 1
instance = comp, \bcoreg|regB[5]~6\, bcoreg|regB[5]~6, Multiciclo, 1
instance = comp, \rgB|sr_out[5]\, rgB|sr_out[5], Multiciclo, 1
instance = comp, \ir|sr_out[13]\, ir|sr_out[13], Multiciclo, 1
instance = comp, \ir|sr_out[18]~feeder\, ir|sr_out[18]~feeder, Multiciclo, 1
instance = comp, \ir|sr_out[18]\, ir|sr_out[18], Multiciclo, 1
instance = comp, \mux_reg_add|m_out[2]~2\, mux_reg_add|m_out[2]~2, Multiciclo, 1
instance = comp, \bcoreg|regB[3]~2\, bcoreg|regB[3]~2, Multiciclo, 1
instance = comp, \rgB|sr_out[3]\, rgB|sr_out[3], Multiciclo, 1
instance = comp, \ir|sr_out[12]\, ir|sr_out[12], Multiciclo, 1
instance = comp, \ir|sr_out[17]\, ir|sr_out[17], Multiciclo, 1
instance = comp, \mux_reg_add|m_out[1]~1\, mux_reg_add|m_out[1]~1, Multiciclo, 1
instance = comp, \bcoreg|regB[19]~30\, bcoreg|regB[19]~30, Multiciclo, 1
instance = comp, \rgB|sr_out[19]\, rgB|sr_out[19], Multiciclo, 1
instance = comp, \ir|sr_out[20]\, ir|sr_out[20], Multiciclo, 1
instance = comp, \bcoreg|breg32~44\, bcoreg|breg32~44, Multiciclo, 1
instance = comp, \bcoreg|breg32~43\, bcoreg|breg32~43, Multiciclo, 1
instance = comp, \bcoreg|breg32~45\, bcoreg|breg32~45, Multiciclo, 1
instance = comp, \bcoreg|regB[2]~3\, bcoreg|regB[2]~3, Multiciclo, 1
instance = comp, \rgB|sr_out[2]\, rgB|sr_out[2], Multiciclo, 1
instance = comp, \rdm|sr_out[1]~feeder\, rdm|sr_out[1]~feeder, Multiciclo, 1
instance = comp, \rdm|sr_out[1]\, rdm|sr_out[1], Multiciclo, 1
instance = comp, \regULA|sr_out[1]\, regULA|sr_out[1], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[1]~27\, breg_data_mux|m_out[1]~27, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]~feeder\, bcoreg|breg32_rtl_1_bypass[12]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[12]\, bcoreg|breg32_rtl_1_bypass[12], Multiciclo, 1
instance = comp, \bcoreg|regB[1]~0\, bcoreg|regB[1]~0, Multiciclo, 1
instance = comp, \rgB|sr_out[1]\, rgB|sr_out[1], Multiciclo, 1
instance = comp, \ir|sr_out[16]\, ir|sr_out[16], Multiciclo, 1
instance = comp, \mux_reg_add|m_out[0]~0\, mux_reg_add|m_out[0]~0, Multiciclo, 1
instance = comp, \bcoreg|regB[21]~25\, bcoreg|regB[21]~25, Multiciclo, 1
instance = comp, \rgB|sr_out[21]\, rgB|sr_out[21], Multiciclo, 1
instance = comp, \alu|ShiftRight0~65\, alu|ShiftRight0~65, Multiciclo, 1
instance = comp, \alu|ShiftRight0~119\, alu|ShiftRight0~119, Multiciclo, 1
instance = comp, \alu|ShiftRight0~120\, alu|ShiftRight0~120, Multiciclo, 1
instance = comp, \alu|ShiftRight0~66\, alu|ShiftRight0~66, Multiciclo, 1
instance = comp, \alu|Mux22~10\, alu|Mux22~10, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~159\, alu|ShiftLeft0~159, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~78\, alu|ShiftLeft0~78, Multiciclo, 1
instance = comp, \alu|Mux22~6\, alu|Mux22~6, Multiciclo, 1
instance = comp, \alu|Mux22~1\, alu|Mux22~1, Multiciclo, 1
instance = comp, \alu|Mux22~2\, alu|Mux22~2, Multiciclo, 1
instance = comp, \alu|Mux22~3\, alu|Mux22~3, Multiciclo, 1
instance = comp, \alu|Mux22~4\, alu|Mux22~4, Multiciclo, 1
instance = comp, \alu|Mux22~5\, alu|Mux22~5, Multiciclo, 1
instance = comp, \alu|Mux22~7\, alu|Mux22~7, Multiciclo, 1
instance = comp, \alu|Mux22~8\, alu|Mux22~8, Multiciclo, 1
instance = comp, \alu|Mux22~11\, alu|Mux22~11, Multiciclo, 1
instance = comp, \regULA|sr_out[9]\, regULA|sr_out[9], Multiciclo, 1
instance = comp, \pc|sr_out[9]~21\, pc|sr_out[9]~21, Multiciclo, 1
instance = comp, \pc|sr_out[9]\, pc|sr_out[9], Multiciclo, 1
instance = comp, \mux_mem|m_out[9]~7\, mux_mem|m_out[9]~7, Multiciclo, 1
instance = comp, \ir|sr_out[19]\, ir|sr_out[19], Multiciclo, 1
instance = comp, \bcoreg|Equal1~0\, bcoreg|Equal1~0, Multiciclo, 1
instance = comp, \bcoreg|Equal1~1\, bcoreg|Equal1~1, Multiciclo, 1
instance = comp, \bcoreg|regB[4]~7\, bcoreg|regB[4]~7, Multiciclo, 1
instance = comp, \rgB|sr_out[4]\, rgB|sr_out[4], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[4]~13\, mux_ulaB|m_out[4]~13, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[4]~14\, mux_ulaB|m_out[4]~14, Multiciclo, 1
instance = comp, \alu|ShiftRight1~45\, alu|ShiftRight1~45, Multiciclo, 1
instance = comp, \alu|Mux29~18\, alu|Mux29~18, Multiciclo, 1
instance = comp, \alu|a32~11\, alu|a32~11, Multiciclo, 1
instance = comp, \alu|Mux29~13\, alu|Mux29~13, Multiciclo, 1
instance = comp, \alu|Mux29~8\, alu|Mux29~8, Multiciclo, 1
instance = comp, \alu|Mux29~9\, alu|Mux29~9, Multiciclo, 1
instance = comp, \alu|Mux29~10\, alu|Mux29~10, Multiciclo, 1
instance = comp, \alu|Mux29~11\, alu|Mux29~11, Multiciclo, 1
instance = comp, \alu|Mux29~12\, alu|Mux29~12, Multiciclo, 1
instance = comp, \alu|Mux29~15\, alu|Mux29~15, Multiciclo, 1
instance = comp, \alu|Mux29~16\, alu|Mux29~16, Multiciclo, 1
instance = comp, \alu|Mux29~20\, alu|Mux29~20, Multiciclo, 1
instance = comp, \regULA|sr_out[2]\, regULA|sr_out[2], Multiciclo, 1
instance = comp, \pc|sr_out[2]~0\, pc|sr_out[2]~0, Multiciclo, 1
instance = comp, \pc|sr_out[2]\, pc|sr_out[2], Multiciclo, 1
instance = comp, \bcoreg|regA[2]~29\, bcoreg|regA[2]~29, Multiciclo, 1
instance = comp, \rgA|sr_out[2]\, rgA|sr_out[2], Multiciclo, 1
instance = comp, \mux_shift|m_out[2]~88\, mux_shift|m_out[2]~88, Multiciclo, 1
instance = comp, \mux_shift|m_out[2]~89\, mux_shift|m_out[2]~89, Multiciclo, 1
instance = comp, \alu|ShiftRight0~55\, alu|ShiftRight0~55, Multiciclo, 1
instance = comp, \alu|ShiftRight0~60\, alu|ShiftRight0~60, Multiciclo, 1
instance = comp, \alu|Mux23~0\, alu|Mux23~0, Multiciclo, 1
instance = comp, \alu|a32~17\, alu|a32~17, Multiciclo, 1
instance = comp, \alu|Mux23~1\, alu|Mux23~1, Multiciclo, 1
instance = comp, \alu|Mux23~2\, alu|Mux23~2, Multiciclo, 1
instance = comp, \alu|Mux23~3\, alu|Mux23~3, Multiciclo, 1
instance = comp, \alu|Mux23~4\, alu|Mux23~4, Multiciclo, 1
instance = comp, \alu|Mux23~5\, alu|Mux23~5, Multiciclo, 1
instance = comp, \alu|Mux23~7\, alu|Mux23~7, Multiciclo, 1
instance = comp, \alu|Mux23~8\, alu|Mux23~8, Multiciclo, 1
instance = comp, \alu|Mux23~9\, alu|Mux23~9, Multiciclo, 1
instance = comp, \pc|sr_out[8]~22\, pc|sr_out[8]~22, Multiciclo, 1
instance = comp, \pc|sr_out[8]\, pc|sr_out[8], Multiciclo, 1
instance = comp, \mux_mem|m_out[8]~6\, mux_mem|m_out[8]~6, Multiciclo, 1
instance = comp, \ir|sr_out[9]\, ir|sr_out[9], Multiciclo, 1
instance = comp, \mux_shift|m_out[3]~91\, mux_shift|m_out[3]~91, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~72\, alu|ShiftLeft0~72, Multiciclo, 1
instance = comp, \alu|ShiftRight0~44\, alu|ShiftRight0~44, Multiciclo, 1
instance = comp, \alu|ShiftRight1~117\, alu|ShiftRight1~117, Multiciclo, 1
instance = comp, \alu|Mux27~1\, alu|Mux27~1, Multiciclo, 1
instance = comp, \alu|Mux27~7\, alu|Mux27~7, Multiciclo, 1
instance = comp, \alu|Mux24~0\, alu|Mux24~0, Multiciclo, 1
instance = comp, \alu|Mux24~1\, alu|Mux24~1, Multiciclo, 1
instance = comp, \alu|Mux24~2\, alu|Mux24~2, Multiciclo, 1
instance = comp, \alu|Mux24~3\, alu|Mux24~3, Multiciclo, 1
instance = comp, \alu|Mux24~4\, alu|Mux24~4, Multiciclo, 1
instance = comp, \alu|Mux24~5\, alu|Mux24~5, Multiciclo, 1
instance = comp, \alu|Mux24~7\, alu|Mux24~7, Multiciclo, 1
instance = comp, \alu|Mux24\, alu|Mux24, Multiciclo, 1
instance = comp, \regULA|sr_out[7]\, regULA|sr_out[7], Multiciclo, 1
instance = comp, \pc|sr_out[7]~23\, pc|sr_out[7]~23, Multiciclo, 1
instance = comp, \pc|sr_out[7]\, pc|sr_out[7], Multiciclo, 1
instance = comp, \mux_mem|m_out[7]~5\, mux_mem|m_out[7]~5, Multiciclo, 1
instance = comp, \ir|sr_out[26]\, ir|sr_out[26], Multiciclo, 1
instance = comp, \ctr_mips|nstate.rtype_ex_st~2\, ctr_mips|nstate.rtype_ex_st~2, Multiciclo, 1
instance = comp, \ctr_mips|nstate.jump_ex_st~0\, ctr_mips|nstate.jump_ex_st~0, Multiciclo, 1
instance = comp, \ctr_mips|pstate.jump_ex_st\, ctr_mips|pstate.jump_ex_st, Multiciclo, 1
instance = comp, \pc|sr_out[6]\, pc|sr_out[6], Multiciclo, 1
instance = comp, \mux_mem|m_out[6]~4\, mux_mem|m_out[6]~4, Multiciclo, 1
instance = comp, \ir|sr_out[3]\, ir|sr_out[3], Multiciclo, 1
instance = comp, \mux_ulaB|m_out[5]~12\, mux_ulaB|m_out[5]~12, Multiciclo, 1
instance = comp, \alu|a32~14\, alu|a32~14, Multiciclo, 1
instance = comp, \alu|ShiftRight0~91\, alu|ShiftRight0~91, Multiciclo, 1
instance = comp, \alu|ShiftRight0~92\, alu|ShiftRight0~92, Multiciclo, 1
instance = comp, \alu|ShiftRight0~126\, alu|ShiftRight0~126, Multiciclo, 1
instance = comp, \alu|Mux26~0\, alu|Mux26~0, Multiciclo, 1
instance = comp, \alu|ShiftRight1~90\, alu|ShiftRight1~90, Multiciclo, 1
instance = comp, \alu|ShiftRight1~91\, alu|ShiftRight1~91, Multiciclo, 1
instance = comp, \alu|Mux26~1\, alu|Mux26~1, Multiciclo, 1
instance = comp, \alu|Mux26~2\, alu|Mux26~2, Multiciclo, 1
instance = comp, \alu|Mux26~3\, alu|Mux26~3, Multiciclo, 1
instance = comp, \alu|Mux26~4\, alu|Mux26~4, Multiciclo, 1
instance = comp, \alu|Mux26~5\, alu|Mux26~5, Multiciclo, 1
instance = comp, \alu|Mux26~7\, alu|Mux26~7, Multiciclo, 1
instance = comp, \alu|Mux26\, alu|Mux26, Multiciclo, 1
instance = comp, \pc|sr_out[5]~25\, pc|sr_out[5]~25, Multiciclo, 1
instance = comp, \pc|sr_out[5]\, pc|sr_out[5], Multiciclo, 1
instance = comp, \mux_mem|m_out[5]~3\, mux_mem|m_out[5]~3, Multiciclo, 1
instance = comp, \ir|sr_out[30]\, ir|sr_out[30], Multiciclo, 1
instance = comp, \ctr_mips|nstate.arith_imm_st~0\, ctr_mips|nstate.arith_imm_st~0, Multiciclo, 1
instance = comp, \ctr_mips|nstate.branch_ex_st~0\, ctr_mips|nstate.branch_ex_st~0, Multiciclo, 1
instance = comp, \ctr_mips|pstate.branch_ex_st\, ctr_mips|pstate.branch_ex_st, Multiciclo, 1
instance = comp, \actr|alu_ctr[2]~26\, actr|alu_ctr[2]~26, Multiciclo, 1
instance = comp, \alu|Mux29~2\, alu|Mux29~2, Multiciclo, 1
instance = comp, \alu|Mux29~3\, alu|Mux29~3, Multiciclo, 1
instance = comp, \alu|a32~15\, alu|a32~15, Multiciclo, 1
instance = comp, \alu|ShiftRight1~75\, alu|ShiftRight1~75, Multiciclo, 1
instance = comp, \alu|ShiftRight1~74\, alu|ShiftRight1~74, Multiciclo, 1
instance = comp, \alu|ShiftRight1~109\, alu|ShiftRight1~109, Multiciclo, 1
instance = comp, \alu|Mux25~1\, alu|Mux25~1, Multiciclo, 1
instance = comp, \alu|Mux25~2\, alu|Mux25~2, Multiciclo, 1
instance = comp, \alu|Mux25~3\, alu|Mux25~3, Multiciclo, 1
instance = comp, \alu|Mux25~4\, alu|Mux25~4, Multiciclo, 1
instance = comp, \alu|Mux25~5\, alu|Mux25~5, Multiciclo, 1
instance = comp, \alu|Mux25~7\, alu|Mux25~7, Multiciclo, 1
instance = comp, \alu|Mux25\, alu|Mux25, Multiciclo, 1
instance = comp, \mux_mem|m_out[4]~2\, mux_mem|m_out[4]~2, Multiciclo, 1
instance = comp, \ir|sr_out[4]\, ir|sr_out[4], Multiciclo, 1
instance = comp, \actr|alu_ctr[3]~34\, actr|alu_ctr[3]~34, Multiciclo, 1
instance = comp, \actr|alu_ctr[3]~35\, actr|alu_ctr[3]~35, Multiciclo, 1
instance = comp, \actr|alu_ctr[3]~29\, actr|alu_ctr[3]~29, Multiciclo, 1
instance = comp, \alu|Mux29~19\, alu|Mux29~19, Multiciclo, 1
instance = comp, \alu|Mux28~8\, alu|Mux28~8, Multiciclo, 1
instance = comp, \alu|Mux28~9\, alu|Mux28~9, Multiciclo, 1
instance = comp, \alu|a32~12\, alu|a32~12, Multiciclo, 1
instance = comp, \alu|Mux28~5\, alu|Mux28~5, Multiciclo, 1
instance = comp, \alu|Mux28~0\, alu|Mux28~0, Multiciclo, 1
instance = comp, \alu|Mux28~1\, alu|Mux28~1, Multiciclo, 1
instance = comp, \alu|Mux28~2\, alu|Mux28~2, Multiciclo, 1
instance = comp, \alu|ShiftRight0~80\, alu|ShiftRight0~80, Multiciclo, 1
instance = comp, \alu|ShiftRight0~83\, alu|ShiftRight0~83, Multiciclo, 1
instance = comp, \alu|ShiftRight0~125\, alu|ShiftRight0~125, Multiciclo, 1
instance = comp, \alu|Mux28~3\, alu|Mux28~3, Multiciclo, 1
instance = comp, \alu|Mux28~4\, alu|Mux28~4, Multiciclo, 1
instance = comp, \alu|Mux28~6\, alu|Mux28~6, Multiciclo, 1
instance = comp, \alu|Mux28~7\, alu|Mux28~7, Multiciclo, 1
instance = comp, \alu|Mux28~10\, alu|Mux28~10, Multiciclo, 1
instance = comp, \regULA|sr_out[3]\, regULA|sr_out[3], Multiciclo, 1
instance = comp, \pc|sr_out[3]~1\, pc|sr_out[3]~1, Multiciclo, 1
instance = comp, \pc|sr_out[3]\, pc|sr_out[3], Multiciclo, 1
instance = comp, \mux_mem|m_out[3]~1\, mux_mem|m_out[3]~1, Multiciclo, 1
instance = comp, \ir|sr_out[27]\, ir|sr_out[27], Multiciclo, 1
instance = comp, \ctr_mips|Mux7~0\, ctr_mips|Mux7~0, Multiciclo, 1
instance = comp, \ctr_mips|nstate.writemem_st~0\, ctr_mips|nstate.writemem_st~0, Multiciclo, 1
instance = comp, \ctr_mips|pstate.writemem_st\, ctr_mips|pstate.writemem_st, Multiciclo, 1
instance = comp, \mux_mem|m_out[2]~0\, mux_mem|m_out[2]~0, Multiciclo, 1
instance = comp, \ir|sr_out[28]\, ir|sr_out[28], Multiciclo, 1
instance = comp, \ctr_mips|Mux6~0\, ctr_mips|Mux6~0, Multiciclo, 1
instance = comp, \ctr_mips|nstate.readmem_st~0\, ctr_mips|nstate.readmem_st~0, Multiciclo, 1
instance = comp, \ctr_mips|pstate.readmem_st\, ctr_mips|pstate.readmem_st, Multiciclo, 1
instance = comp, \ctr_mips|pstate.ldreg_st~feeder\, ctr_mips|pstate.ldreg_st~feeder, Multiciclo, 1
instance = comp, \ctr_mips|pstate.ldreg_st\, ctr_mips|pstate.ldreg_st, Multiciclo, 1
instance = comp, \regULA|sr_out[0]\, regULA|sr_out[0], Multiciclo, 1
instance = comp, \breg_data_mux|m_out[0]~28\, breg_data_mux|m_out[0]~28, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[29]~feeder\, bcoreg|breg32_rtl_1_bypass[29]~feeder, Multiciclo, 1
instance = comp, \bcoreg|breg32_rtl_1_bypass[29]\, bcoreg|breg32_rtl_1_bypass[29], Multiciclo, 1
instance = comp, \bcoreg|regB[18]~31\, bcoreg|regB[18]~31, Multiciclo, 1
instance = comp, \rgB|sr_out[18]\, rgB|sr_out[18], Multiciclo, 1
instance = comp, \ir|sr_out[31]~feeder\, ir|sr_out[31]~feeder, Multiciclo, 1
instance = comp, \ir|sr_out[31]\, ir|sr_out[31], Multiciclo, 1
instance = comp, \ctr_mips|Mux5~0\, ctr_mips|Mux5~0, Multiciclo, 1
instance = comp, \ctr_mips|Mux5~2\, ctr_mips|Mux5~2, Multiciclo, 1
instance = comp, \ctr_mips|nstate.c_mem_add_st~0\, ctr_mips|nstate.c_mem_add_st~0, Multiciclo, 1
instance = comp, \ctr_mips|pstate.c_mem_add_st\, ctr_mips|pstate.c_mem_add_st, Multiciclo, 1
instance = comp, \ctr_mips|Mux0~0\, ctr_mips|Mux0~0, Multiciclo, 1
instance = comp, \ir|sr_out[29]\, ir|sr_out[29], Multiciclo, 1
instance = comp, \ctr_mips|Mux0~1\, ctr_mips|Mux0~1, Multiciclo, 1
instance = comp, \ctr_mips|Selector0~0\, ctr_mips|Selector0~0, Multiciclo, 1
instance = comp, \ctr_mips|Selector0~1\, ctr_mips|Selector0~1, Multiciclo, 1
instance = comp, \ctr_mips|Selector0~2\, ctr_mips|Selector0~2, Multiciclo, 1
instance = comp, \ctr_mips|pstate.fetch_st\, ctr_mips|pstate.fetch_st, Multiciclo, 1
instance = comp, \ctr_mips|pstate.fetch_st~_wirecell\, ctr_mips|pstate.fetch_st~_wirecell, Multiciclo, 1
instance = comp, \bcoreg|regB[0]~1\, bcoreg|regB[0]~1, Multiciclo, 1
instance = comp, \rgB|sr_out[0]\, rgB|sr_out[0], Multiciclo, 1
instance = comp, \debug[1]~I\, debug[1], Multiciclo, 1
instance = comp, \pc|sr_out~31\, pc|sr_out~31, Multiciclo, 1
instance = comp, \pc|sr_out[0]\, pc|sr_out[0], Multiciclo, 1
instance = comp, \data~0\, data~0, Multiciclo, 1
instance = comp, \data~1\, data~1, Multiciclo, 1
instance = comp, \debug[0]~I\, debug[0], Multiciclo, 1
instance = comp, \pc|sr_out~32\, pc|sr_out~32, Multiciclo, 1
instance = comp, \pc|sr_out[1]\, pc|sr_out[1], Multiciclo, 1
instance = comp, \data~2\, data~2, Multiciclo, 1
instance = comp, \data~3\, data~3, Multiciclo, 1
instance = comp, \data~4\, data~4, Multiciclo, 1
instance = comp, \data~5\, data~5, Multiciclo, 1
instance = comp, \data~6\, data~6, Multiciclo, 1
instance = comp, \data~7\, data~7, Multiciclo, 1
instance = comp, \data~8\, data~8, Multiciclo, 1
instance = comp, \data~9\, data~9, Multiciclo, 1
instance = comp, \data~10\, data~10, Multiciclo, 1
instance = comp, \data~11\, data~11, Multiciclo, 1
instance = comp, \data~12\, data~12, Multiciclo, 1
instance = comp, \data~13\, data~13, Multiciclo, 1
instance = comp, \data~14\, data~14, Multiciclo, 1
instance = comp, \data~15\, data~15, Multiciclo, 1
instance = comp, \data~16\, data~16, Multiciclo, 1
instance = comp, \data~17\, data~17, Multiciclo, 1
instance = comp, \data~18\, data~18, Multiciclo, 1
instance = comp, \data~19\, data~19, Multiciclo, 1
instance = comp, \data~20\, data~20, Multiciclo, 1
instance = comp, \data~21\, data~21, Multiciclo, 1
instance = comp, \data~22\, data~22, Multiciclo, 1
instance = comp, \data~23\, data~23, Multiciclo, 1
instance = comp, \pc|sr_out[12]~18\, pc|sr_out[12]~18, Multiciclo, 1
instance = comp, \pc|sr_out[12]\, pc|sr_out[12], Multiciclo, 1
instance = comp, \data~24\, data~24, Multiciclo, 1
instance = comp, \data~25\, data~25, Multiciclo, 1
instance = comp, \pc|sr_out[13]~17\, pc|sr_out[13]~17, Multiciclo, 1
instance = comp, \pc|sr_out[13]\, pc|sr_out[13], Multiciclo, 1
instance = comp, \data~26\, data~26, Multiciclo, 1
instance = comp, \data~27\, data~27, Multiciclo, 1
instance = comp, \pc|sr_out[14]~16\, pc|sr_out[14]~16, Multiciclo, 1
instance = comp, \pc|sr_out[14]\, pc|sr_out[14], Multiciclo, 1
instance = comp, \data~28\, data~28, Multiciclo, 1
instance = comp, \data~29\, data~29, Multiciclo, 1
instance = comp, \pc|sr_out[15]~15\, pc|sr_out[15]~15, Multiciclo, 1
instance = comp, \pc|sr_out[15]\, pc|sr_out[15], Multiciclo, 1
instance = comp, \data~30\, data~30, Multiciclo, 1
instance = comp, \data~31\, data~31, Multiciclo, 1
instance = comp, \data~32\, data~32, Multiciclo, 1
instance = comp, \data~33\, data~33, Multiciclo, 1
instance = comp, \data~34\, data~34, Multiciclo, 1
instance = comp, \data~35\, data~35, Multiciclo, 1
instance = comp, \pc|sr_out[18]~13\, pc|sr_out[18]~13, Multiciclo, 1
instance = comp, \pc|sr_out[18]\, pc|sr_out[18], Multiciclo, 1
instance = comp, \data~36\, data~36, Multiciclo, 1
instance = comp, \data~37\, data~37, Multiciclo, 1
instance = comp, \pc|sr_out[19]~12\, pc|sr_out[19]~12, Multiciclo, 1
instance = comp, \pc|sr_out[19]\, pc|sr_out[19], Multiciclo, 1
instance = comp, \data~38\, data~38, Multiciclo, 1
instance = comp, \data~39\, data~39, Multiciclo, 1
instance = comp, \regULA|sr_out[20]\, regULA|sr_out[20], Multiciclo, 1
instance = comp, \pc|sr_out[20]~11\, pc|sr_out[20]~11, Multiciclo, 1
instance = comp, \pc|sr_out[20]\, pc|sr_out[20], Multiciclo, 1
instance = comp, \data~40\, data~40, Multiciclo, 1
instance = comp, \data~41\, data~41, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~68\, alu|ShiftLeft0~68, Multiciclo, 1
instance = comp, \mux_ulaB|m_out[21]~46\, mux_ulaB|m_out[21]~46, Multiciclo, 1
instance = comp, \alu|Mux10~0\, alu|Mux10~0, Multiciclo, 1
instance = comp, \alu|Mux10~1\, alu|Mux10~1, Multiciclo, 1
instance = comp, \alu|Mux10~2\, alu|Mux10~2, Multiciclo, 1
instance = comp, \alu|Mux10~3\, alu|Mux10~3, Multiciclo, 1
instance = comp, \alu|Mux10~5\, alu|Mux10~5, Multiciclo, 1
instance = comp, \alu|Mux10~6\, alu|Mux10~6, Multiciclo, 1
instance = comp, \alu|Mux10~7\, alu|Mux10~7, Multiciclo, 1
instance = comp, \alu|Mux10~8\, alu|Mux10~8, Multiciclo, 1
instance = comp, \regULA|sr_out[21]\, regULA|sr_out[21], Multiciclo, 1
instance = comp, \pc|sr_out[21]~10\, pc|sr_out[21]~10, Multiciclo, 1
instance = comp, \pc|sr_out[21]\, pc|sr_out[21], Multiciclo, 1
instance = comp, \data~42\, data~42, Multiciclo, 1
instance = comp, \data~43\, data~43, Multiciclo, 1
instance = comp, \data~44\, data~44, Multiciclo, 1
instance = comp, \data~45\, data~45, Multiciclo, 1
instance = comp, \pc|sr_out[23]~8\, pc|sr_out[23]~8, Multiciclo, 1
instance = comp, \pc|sr_out[23]\, pc|sr_out[23], Multiciclo, 1
instance = comp, \data~46\, data~46, Multiciclo, 1
instance = comp, \data~47\, data~47, Multiciclo, 1
instance = comp, \mux_shift|m_out[24]~26\, mux_shift|m_out[24]~26, Multiciclo, 1
instance = comp, \mux_shift|m_out[24]~27\, mux_shift|m_out[24]~27, Multiciclo, 1
instance = comp, \alu|Mux7~7\, alu|Mux7~7, Multiciclo, 1
instance = comp, \alu|ShiftRight0~104\, alu|ShiftRight0~104, Multiciclo, 1
instance = comp, \alu|ShiftRight0~128\, alu|ShiftRight0~128, Multiciclo, 1
instance = comp, \alu|ShiftRight1~96\, alu|ShiftRight1~96, Multiciclo, 1
instance = comp, \alu|Mux7~3\, alu|Mux7~3, Multiciclo, 1
instance = comp, \alu|Mux7~4\, alu|Mux7~4, Multiciclo, 1
instance = comp, \alu|Mux7~5\, alu|Mux7~5, Multiciclo, 1
instance = comp, \alu|Mux7~6\, alu|Mux7~6, Multiciclo, 1
instance = comp, \alu|Mux7~8\, alu|Mux7~8, Multiciclo, 1
instance = comp, \alu|Mux7~0\, alu|Mux7~0, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~74\, alu|ShiftLeft0~74, Multiciclo, 1
instance = comp, \alu|ShiftLeft0~75\, alu|ShiftLeft0~75, Multiciclo, 1
instance = comp, \alu|Mux7~1\, alu|Mux7~1, Multiciclo, 1
instance = comp, \alu|Mux7\, alu|Mux7, Multiciclo, 1
instance = comp, \data~48\, data~48, Multiciclo, 1
instance = comp, \data~49\, data~49, Multiciclo, 1
instance = comp, \data~50\, data~50, Multiciclo, 1
instance = comp, \data~51\, data~51, Multiciclo, 1
instance = comp, \data~52\, data~52, Multiciclo, 1
instance = comp, \data~53\, data~53, Multiciclo, 1
instance = comp, \data~54\, data~54, Multiciclo, 1
instance = comp, \data~55\, data~55, Multiciclo, 1
instance = comp, \data~56\, data~56, Multiciclo, 1
instance = comp, \data~57\, data~57, Multiciclo, 1
instance = comp, \pc|sr_out~29\, pc|sr_out~29, Multiciclo, 1
instance = comp, \pc|sr_out[29]\, pc|sr_out[29], Multiciclo, 1
instance = comp, \data~58\, data~58, Multiciclo, 1
instance = comp, \data~59\, data~59, Multiciclo, 1
instance = comp, \data~60\, data~60, Multiciclo, 1
instance = comp, \data~61\, data~61, Multiciclo, 1
instance = comp, \data~62\, data~62, Multiciclo, 1
instance = comp, \data~63\, data~63, Multiciclo, 1
instance = comp, \data[0]~I\, data[0], Multiciclo, 1
instance = comp, \data[1]~I\, data[1], Multiciclo, 1
instance = comp, \data[2]~I\, data[2], Multiciclo, 1
instance = comp, \data[3]~I\, data[3], Multiciclo, 1
instance = comp, \data[4]~I\, data[4], Multiciclo, 1
instance = comp, \data[5]~I\, data[5], Multiciclo, 1
instance = comp, \data[6]~I\, data[6], Multiciclo, 1
instance = comp, \data[7]~I\, data[7], Multiciclo, 1
instance = comp, \data[8]~I\, data[8], Multiciclo, 1
instance = comp, \data[9]~I\, data[9], Multiciclo, 1
instance = comp, \data[10]~I\, data[10], Multiciclo, 1
instance = comp, \data[11]~I\, data[11], Multiciclo, 1
instance = comp, \data[12]~I\, data[12], Multiciclo, 1
instance = comp, \data[13]~I\, data[13], Multiciclo, 1
instance = comp, \data[14]~I\, data[14], Multiciclo, 1
instance = comp, \data[15]~I\, data[15], Multiciclo, 1
instance = comp, \data[16]~I\, data[16], Multiciclo, 1
instance = comp, \data[17]~I\, data[17], Multiciclo, 1
instance = comp, \data[18]~I\, data[18], Multiciclo, 1
instance = comp, \data[19]~I\, data[19], Multiciclo, 1
instance = comp, \data[20]~I\, data[20], Multiciclo, 1
instance = comp, \data[21]~I\, data[21], Multiciclo, 1
instance = comp, \data[22]~I\, data[22], Multiciclo, 1
instance = comp, \data[23]~I\, data[23], Multiciclo, 1
instance = comp, \data[24]~I\, data[24], Multiciclo, 1
instance = comp, \data[25]~I\, data[25], Multiciclo, 1
instance = comp, \data[26]~I\, data[26], Multiciclo, 1
instance = comp, \data[27]~I\, data[27], Multiciclo, 1
instance = comp, \data[28]~I\, data[28], Multiciclo, 1
instance = comp, \data[29]~I\, data[29], Multiciclo, 1
instance = comp, \data[30]~I\, data[30], Multiciclo, 1
instance = comp, \data[31]~I\, data[31], Multiciclo, 1
