

================================================================
== Vivado HLS Report for 'Stream2Mem_8u_16u_s'
================================================================
* Date:           Wed Jan 27 06:08:43 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        project_StreamingDataflowPartition_2_IODMA_0
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.750 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23| 0.230 us | 0.230 us |   23|   23|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         2|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.52>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_V_offset1_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %out_V_offset1)"   --->   Operation 10 'read' 'out_V_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_V_offset_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %out_V_offset)"   --->   Operation 11 'read' 'out_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i32 %out_V_offset1_read to i64" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 12 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.52ns)   --->   "%add_ln321 = add i64 %zext_ln321, %out_V_offset_read" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 13 'add' 'add_ln321' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%out_V_addr = getelementptr i8* %out_V, i64 %add_ln321" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 14 'getelementptr' 'out_V_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 8.75>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [5 x i8]* @p_str3, i32 0, i32 0, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %out_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str6, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (8.75ns)   --->   "%out_V_addr_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %out_V_addr, i32 16)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 17 'writereq' 'out_V_addr_wr_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %1" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.34>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %hls_label_0 ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.36ns)   --->   "%icmp_ln153 = icmp eq i5 %i_0, -16" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 20 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln153, label %2, label %hls_label_0" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %in_V_V)" [/workspace/finn-hlslib/dma.h:155]   --->   Operation 24 'read' 'tmp_V' <Predicate = (!icmp_ln153)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 8.75>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/workspace/finn-hlslib/dma.h:154]   --->   Operation 26 'specpipeline' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i8P(i8* %out_V_addr, i8 %tmp_V, i1 true)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 27 'write' <Predicate = (!icmp_ln153)> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [/workspace/finn-hlslib/dma.h:157]   --->   Operation 28 'specregionend' 'empty_3' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br label %1" [/workspace/finn-hlslib/dma.h:153]   --->   Operation 29 'br' <Predicate = (!icmp_ln153)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 8.75>
ST_5 : Operation 30 [5/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 30 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 4> <Delay = 8.75>
ST_6 : Operation 31 [4/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 31 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 5> <Delay = 8.75>
ST_7 : Operation 32 [3/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 32 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 6> <Delay = 8.75>
ST_8 : Operation 33 [2/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 33 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 7> <Delay = 8.75>
ST_9 : Operation 34 [1/5] (8.75ns)   --->   "%out_V_addr_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %out_V_addr)" [/workspace/finn-hlslib/dma.h:156]   --->   Operation 34 'writeresp' 'out_V_addr_wr_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 35 [1/1] (0.00ns)   --->   "ret void" [/workspace/finn-hlslib/dma.h:158]   --->   Operation 35 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ out_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_V_offset1_read (read             ) [ 0000000000]
out_V_offset_read  (read             ) [ 0000000000]
zext_ln321         (zext             ) [ 0000000000]
add_ln321          (add              ) [ 0000000000]
out_V_addr         (getelementptr    ) [ 0011111111]
specinterface_ln0  (specinterface    ) [ 0000000000]
specinterface_ln0  (specinterface    ) [ 0000000000]
out_V_addr_wr_req  (writereq         ) [ 0000000000]
br_ln153           (br               ) [ 0011100000]
i_0                (phi              ) [ 0001000000]
icmp_ln153         (icmp             ) [ 0001100000]
empty              (speclooptripcount) [ 0000000000]
i                  (add              ) [ 0011100000]
br_ln153           (br               ) [ 0000000000]
tmp_V              (read             ) [ 0001100000]
tmp                (specregionbegin  ) [ 0000000000]
specpipeline_ln154 (specpipeline     ) [ 0000000000]
write_ln156        (write            ) [ 0000000000]
empty_3            (specregionend    ) [ 0000000000]
br_ln153           (br               ) [ 0011100000]
out_V_addr_wr_resp (writeresp        ) [ 0000000000]
ret_ln158          (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_V_offset1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_offset1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i8P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="out_V_offset1_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset1_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="out_V_offset_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="64" slack="0"/>
<pin id="68" dir="0" index="1" bw="64" slack="0"/>
<pin id="69" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_V_offset_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_writeresp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="1"/>
<pin id="75" dir="0" index="2" bw="6" slack="0"/>
<pin id="76" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="out_V_addr_wr_req/2 out_V_addr_wr_resp/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="tmp_V_read_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="8" slack="0"/>
<pin id="82" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="85" class="1004" name="write_ln156_write_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="8" slack="3"/>
<pin id="88" dir="0" index="2" bw="8" slack="1"/>
<pin id="89" dir="0" index="3" bw="1" slack="0"/>
<pin id="90" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln156/4 "/>
</bind>
</comp>

<comp id="94" class="1005" name="i_0_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="1"/>
<pin id="96" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_0_phi_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="1"/>
<pin id="100" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="101" dir="0" index="2" bw="5" slack="0"/>
<pin id="102" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="103" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="zext_ln321_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln321/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="add_ln321_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="out_V_addr_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="8" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="0"/>
<pin id="118" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_V_addr/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="icmp_ln153_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="5" slack="0"/>
<pin id="123" dir="0" index="1" bw="5" slack="0"/>
<pin id="124" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/3 "/>
</bind>
</comp>

<comp id="127" class="1004" name="i_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="133" class="1005" name="out_V_addr_reg_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="1"/>
<pin id="135" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="out_V_addr "/>
</bind>
</comp>

<comp id="139" class="1005" name="icmp_ln153_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="5" slack="0"/>
<pin id="145" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="148" class="1005" name="tmp_V_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="8" slack="1"/>
<pin id="150" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="72" pin=2"/></net>

<net id="83"><net_src comp="42" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="84"><net_src comp="0" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="54" pin="0"/><net_sink comp="85" pin=3"/></net>

<net id="93"><net_src comp="58" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="104"><net_src comp="94" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="60" pin="2"/><net_sink comp="105" pin=0"/></net>

<net id="113"><net_src comp="105" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="66" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="109" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="98" pin="4"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="131"><net_src comp="98" pin="4"/><net_sink comp="127" pin=0"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="136"><net_src comp="115" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="137"><net_src comp="133" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="138"><net_src comp="133" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="142"><net_src comp="121" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="127" pin="2"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="151"><net_src comp="79" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="85" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {2 4 5 6 7 8 9 }
 - Input state : 
	Port: Stream2Mem<8u, 16u> : in_V_V | {3 }
	Port: Stream2Mem<8u, 16u> : out_V_offset | {1 }
	Port: Stream2Mem<8u, 16u> : out_V_offset1 | {1 }
  - Chain level:
	State 1
		add_ln321 : 1
		out_V_addr : 2
	State 2
	State 3
		icmp_ln153 : 1
		i : 1
		br_ln153 : 2
	State 4
		empty_3 : 1
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|    add   |        add_ln321_fu_109       |    0    |    71   |
|          |            i_fu_127           |    0    |    15   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln153_fu_121       |    0    |    11   |
|----------|-------------------------------|---------|---------|
|          | out_V_offset1_read_read_fu_60 |    0    |    0    |
|   read   |  out_V_offset_read_read_fu_66 |    0    |    0    |
|          |        tmp_V_read_fu_79       |    0    |    0    |
|----------|-------------------------------|---------|---------|
| writeresp|      grp_writeresp_fu_72      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |    write_ln156_write_fu_85    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln321_fu_105       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |    97   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_0_reg_94    |    5   |
|     i_reg_143    |    5   |
|icmp_ln153_reg_139|    1   |
|out_V_addr_reg_133|    8   |
|   tmp_V_reg_148  |    8   |
+------------------+--------+
|       Total      |   27   |
+------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  |
|---------------------|------|------|------|--------||---------|
| grp_writeresp_fu_72 |  p0  |   2  |   1  |    2   |
|---------------------|------|------|------|--------||---------|
|        Total        |      |      |      |    2   ||  1.769  |
|---------------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   97   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    -   |
|  Register |    -   |   27   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   27   |   97   |
+-----------+--------+--------+--------+
