{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1722647614258 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1722647614258 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 02 22:13:34 2024 " "Processing started: Fri Aug 02 22:13:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1722647614258 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647614258 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto01 -c projeto01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647614258 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1722647614437 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1722647614437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timermultiplexer.v 1 1 " "Found 1 design units, including 1 entities, in source file timermultiplexer.v" { { "Info" "ISGN_ENTITY_NAME" "1 TimerMultiplexer " "Found entity 1: TimerMultiplexer" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722647621395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647621395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.v 1 1 " "Found 1 design units, including 1 entities, in source file sistema.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sistema " "Found entity 1: Sistema" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722647621396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647621396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.v 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722647621397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647621397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722647621399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647621399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "concatener.v 1 1 " "Found 1 design units, including 1 entities, in source file concatener.v" { { "Info" "ISGN_ENTITY_NAME" "1 Concatener " "Found entity 1: Concatener" {  } { { "Concatener.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Concatener.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722647621399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647621399 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "ref Timer.v(2) " "Verilog HDL Declaration warning at Timer.v(2): \"ref\" is SystemVerilog-2005 keyword" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1722647621400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Timer.v(11) " "Verilog HDL information at Timer.v(11): always construct contains both blocking and non-blocking assignments" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 11 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1722647621400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.v 1 1 " "Found 1 design units, including 1 entities, in source file timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1722647621400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647621400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sistema " "Elaborating entity \"Sistema\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1722647621418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterBank RegisterBank:regBank01 " "Elaborating entity \"RegisterBank\" for hierarchy \"RegisterBank:regBank01\"" {  } { { "Sistema.v" "regBank01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Unit " "Elaborating entity \"Register\" for hierarchy \"RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Unit\"" {  } { { "RegisterBank.v" "reg_TempoPrincipalVerde_Unit" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Ten " "Elaborating entity \"Register\" for hierarchy \"RegisterBank:regBank01\|Register:reg_TempoPrincipalVerde_Ten\"" {  } { { "RegisterBank.v" "reg_TempoPrincipalVerde_Ten" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Concatener RegisterBank:regBank01\|Concatener:Concat_Tpv " "Elaborating entity \"Concatener\" for hierarchy \"RegisterBank:regBank01\|Concatener:Concat_Tpv\"" {  } { { "RegisterBank.v" "Concat_Tpv" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Unit " "Elaborating entity \"Register\" for hierarchy \"RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Unit\"" {  } { { "RegisterBank.v" "reg_TempoSecundariaVerde_Unit" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Ten " "Elaborating entity \"Register\" for hierarchy \"RegisterBank:regBank01\|Register:reg_TempoSecundariaVerde_Ten\"" {  } { { "RegisterBank.v" "reg_TempoSecundariaVerde_Ten" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/RegisterBank.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TimerMultiplexer TimerMultiplexer:TimerMux01 " "Elaborating entity \"TimerMultiplexer\" for hierarchy \"TimerMultiplexer:TimerMux01\"" {  } { { "Sistema.v" "TimerMux01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621425 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tpv TimerMultiplexer.v(10) " "Verilog HDL Always Construct warning at TimerMultiplexer.v(10): variable \"Tpv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722647621426 "|Sistema|TimerMultiplexer:TimerMux01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Tsv TimerMultiplexer.v(11) " "Verilog HDL Always Construct warning at TimerMultiplexer.v(11): variable \"Tsv\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 11 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722647621426 "|Sistema|TimerMultiplexer:TimerMux01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ta TimerMultiplexer.v(12) " "Verilog HDL Always Construct warning at TimerMultiplexer.v(12): variable \"Ta\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "TimerMultiplexer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/TimerMultiplexer.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1722647621426 "|Sistema|TimerMultiplexer:TimerMux01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Timer:Timer01 " "Elaborating entity \"Timer\" for hierarchy \"Timer:Timer01\"" {  } { { "Sistema.v" "Timer01" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647621426 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Timer.v(13) " "Verilog HDL assignment warning at Timer.v(13): truncated value with size 8 to match size of target (7)" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722647621427 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 Timer.v(18) " "Verilog HDL assignment warning at Timer.v(18): truncated value with size 8 to match size of target (7)" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722647621427 "|Timer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Timer.v(21) " "Verilog HDL assignment warning at Timer.v(21): truncated value with size 32 to match size of target (7)" {  } { { "Timer.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Timer.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1722647621427 "|Timer"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1722647621757 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1722647621988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg " "Generated suppressed messages file C:/Users/welly/Documents/GitHub/LT39A/projeto01/output_files/projeto01.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647622013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1722647622085 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1722647622085 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722647622109 "|Sistema|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[0\] " "No output dependent on input pin \"dataIn\[0\]\"" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722647622109 "|Sistema|dataIn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[1\] " "No output dependent on input pin \"dataIn\[1\]\"" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722647622109 "|Sistema|dataIn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[2\] " "No output dependent on input pin \"dataIn\[2\]\"" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722647622109 "|Sistema|dataIn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "dataIn\[3\] " "No output dependent on input pin \"dataIn\[3\]\"" {  } { { "Sistema.v" "" { Text "C:/Users/welly/Documents/GitHub/LT39A/projeto01/Sistema.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1722647622109 "|Sistema|dataIn[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1722647622109 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1722647622109 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1722647622109 ""} { "Info" "ICUT_CUT_TM_LCELLS" "23 " "Implemented 23 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1722647622109 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1722647622109 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4784 " "Peak virtual memory: 4784 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1722647622126 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 02 22:13:42 2024 " "Processing ended: Fri Aug 02 22:13:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1722647622126 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1722647622126 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1722647622126 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1722647622126 ""}
