Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue May 27 22:51:15 2025
| Host         : cccad4.doc.ic.ac.uk running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -file /mnt/ccnas2/tdp/tr720/final-year-project-workspace/vivado_synth_timing.rpt
| Design       : calculate_value
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.102ns  (required time - arrival time)
  Source:                 ret_V_2_reg_477_pp0_iter1_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by default  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             default
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (default rise@10.000ns - default rise@0.000ns)
  Data Path Delay:        4.152ns  (logic 1.833ns (44.150%)  route 2.319ns (55.850%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 12.128 - 10.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock default rise edge)    0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=0)                   0.000     0.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=85, unplaced)        0.584     2.456    ap_clk_IBUF_BUFG
                         FDRE                                         r  ret_V_2_reg_477_pp0_iter1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     2.934 r  ret_V_2_reg_477_pp0_iter1_reg_reg[1]/Q
                         net (fo=5, unplaced)         0.769     3.703    ret_V_2_reg_477_pp0_iter1_reg[1]
                         LUT4 (Prop_lut4_I1_O)        0.295     3.998 r  q0_reg_i_13/O
                         net (fo=1, unplaced)         0.000     3.998    q0_reg_i_13_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     4.531 r  q0_reg_i_8/CO[3]
                         net (fo=1, unplaced)         0.009     4.540    q0_reg_i_8_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.772 r  q0_reg_i_5/O[0]
                         net (fo=1, unplaced)         0.741     5.513    mul_table_V_1_U/calculate_value_mdEe_rom_U/mul_ln16_2_fu_397_p2[1]
                         LUT5 (Prop_lut5_I0_O)        0.295     5.808 r  mul_table_V_1_U/calculate_value_mdEe_rom_U/q0_reg_i_3/O
                         net (fo=3, unplaced)         0.800     6.608    mul_table_V_0_U/calculate_value_mcud_rom_U/ADDRARDADDR[1]
                         RAMB18E1                                     r  mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock default rise edge)   10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=0)                   0.000    10.000    ap_clk
                         IBUF (Prop_ibuf_I_O)         0.838    10.838 r  ap_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    11.598    ap_clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.091    11.689 r  ap_clk_IBUF_BUFG_inst/O
                         net (fo=85, unplaced)        0.439    12.128    mul_table_V_0_U/calculate_value_mcud_rom_U/ap_clk_IBUF_BUFG
                         RAMB18E1                                     r  mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg/CLKARDCLK
                         clock pessimism              0.184    12.311    
                         clock uncertainty           -0.035    12.276    
                         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    11.710    mul_table_V_0_U/calculate_value_mcud_rom_U/q0_reg
  -------------------------------------------------------------------
                         required time                         11.710    
                         arrival time                          -6.608    
  -------------------------------------------------------------------
                         slack                                  5.102    




