Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Sun Dec  6 15:02:59 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_3 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/rc5/timing/16_12_16.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 32 input ports with no input delay specified. (HIGH)

iKey_address[0]
iKey_address[1]
iKey_address[2]
iKey_address[3]
iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iWen
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[1]
serial_port_in[2]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 18 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[1]
serial_port_out[2]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                 1269        0.095        0.000                      0                 1269        0.415        0.000                       0                   511  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.325}        2.650           377.358         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.064        0.000                      0                 1269        0.095        0.000                      0                 1269        0.415        0.000                       0                   511  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/oA_cipher_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 1.031ns (39.981%)  route 1.548ns (60.019%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 6.795 - 2.650 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.645     4.421    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.308     4.729 r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/Q
                         net (fo=4, routed)           0.602     5.331    dut_implementacion/cifrador/rA_XOR_B[3]
    SLICE_X5Y31                                                       r  dut_implementacion/cifrador/oB_cipher[15]_i_16/I0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.053     5.384 r  dut_implementacion/cifrador/oB_cipher[15]_i_16/O
                         net (fo=4, routed)           0.583     5.967    dut_implementacion/cifrador/oB_cipher[15]_i_16_n_0
    SLICE_X5Y30                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_7/I0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrador/oB_cipher[3]_i_7/O
                         net (fo=2, routed)           0.363     6.383    dut_implementacion/cifrador/wA_XOR_B_rot[2]
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher[3]_i_3/I2
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.053     6.436 r  dut_implementacion/cifrador/oA_cipher[3]_i_3/O
                         net (fo=1, routed)           0.000     6.436    dut_implementacion/cifrador/oA_cipher[3]_i_3_n_0
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/S[2]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.671 r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    dut_implementacion/cifrador/oA_cipher_reg[3]_i_1_n_0
    SLICE_X4Y32                                                       r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CI
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.729 r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    dut_implementacion/cifrador/oA_cipher_reg[7]_i_1_n_0
    SLICE_X4Y33                                                       r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CI
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.787 r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    dut_implementacion/cifrador/oA_cipher_reg[11]_i_1_n_0
    SLICE_X4Y34                                                       r  dut_implementacion/cifrador/oA_cipher_reg[15]_i_2/CI
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.000 r  dut_implementacion/cifrador/oA_cipher_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.000    dut_implementacion/cifrador/oA_cipher_nxt1_in[13]
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.538     6.795    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[13]/C
                         clock pessimism              0.253     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.051     7.064    dut_implementacion/cifrador/oA_cipher_reg[13]
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -7.000    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.083ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrador/rA_XOR_B_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.563ns  (logic 0.990ns (38.625%)  route 1.573ns (61.375%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 6.796 - 2.650 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.643     4.419    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.269     4.688 r  dut_implementacion/cifrador/rA_XOR_B_reg[9]/Q
                         net (fo=4, routed)           0.774     5.462    dut_implementacion/cifrador/rA_XOR_B[9]
    SLICE_X3Y30                                                       r  dut_implementacion/cifrador/oB_cipher[15]_i_13/I1
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.053     5.515 r  dut_implementacion/cifrador/oB_cipher[15]_i_13/O
                         net (fo=4, routed)           0.540     6.054    dut_implementacion/cifrador/oB_cipher[15]_i_13_n_0
    SLICE_X4Y30                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_6/I1
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.053     6.107 r  dut_implementacion/cifrador/oB_cipher[3]_i_6/O
                         net (fo=2, routed)           0.260     6.367    dut_implementacion/cifrador/wA_XOR_B_rot[3]
    SLICE_X3Y31                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_2/I5
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.053     6.420 r  dut_implementacion/cifrador/oB_cipher[3]_i_2/O
                         net (fo=1, routed)           0.000     6.420    dut_implementacion/cifrador/oB_cipher[3]_i_2_n_0
    SLICE_X3Y31                                                       r  dut_implementacion/cifrador/oB_cipher_reg[3]_i_1/S[3]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.653 r  dut_implementacion/cifrador/oB_cipher_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    dut_implementacion/cifrador/oB_cipher_reg[3]_i_1_n_0
    SLICE_X3Y32                                                       r  dut_implementacion/cifrador/oB_cipher_reg[7]_i_1/CI
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.711 r  dut_implementacion/cifrador/oB_cipher_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.711    dut_implementacion/cifrador/oB_cipher_reg[7]_i_1_n_0
    SLICE_X3Y33                                                       r  dut_implementacion/cifrador/oB_cipher_reg[11]_i_1/CI
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.769 r  dut_implementacion/cifrador/oB_cipher_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrador/oB_cipher_reg[11]_i_1_n_0
    SLICE_X3Y34                                                       r  dut_implementacion/cifrador/oB_cipher_reg[15]_i_2/CI
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.982 r  dut_implementacion/cifrador/oB_cipher_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.000     6.982    dut_implementacion/cifrador/oB_cipher_nxt1_in[13]
    SLICE_X3Y34          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.539     6.796    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[13]/C
                         clock pessimism              0.253     7.049    
                         clock uncertainty           -0.035     7.014    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.051     7.065    dut_implementacion/cifrador/oB_cipher_reg[13]
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.098ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/oA_cipher_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.997ns (39.179%)  route 1.548ns (60.821%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 6.795 - 2.650 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.645     4.421    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.308     4.729 r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/Q
                         net (fo=4, routed)           0.602     5.331    dut_implementacion/cifrador/rA_XOR_B[3]
    SLICE_X5Y31                                                       r  dut_implementacion/cifrador/oB_cipher[15]_i_16/I0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.053     5.384 r  dut_implementacion/cifrador/oB_cipher[15]_i_16/O
                         net (fo=4, routed)           0.583     5.967    dut_implementacion/cifrador/oB_cipher[15]_i_16_n_0
    SLICE_X5Y30                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_7/I0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrador/oB_cipher[3]_i_7/O
                         net (fo=2, routed)           0.363     6.383    dut_implementacion/cifrador/wA_XOR_B_rot[2]
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher[3]_i_3/I2
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.053     6.436 r  dut_implementacion/cifrador/oA_cipher[3]_i_3/O
                         net (fo=1, routed)           0.000     6.436    dut_implementacion/cifrador/oA_cipher[3]_i_3_n_0
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/S[2]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.671 r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    dut_implementacion/cifrador/oA_cipher_reg[3]_i_1_n_0
    SLICE_X4Y32                                                       r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CI
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.729 r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    dut_implementacion/cifrador/oA_cipher_reg[7]_i_1_n_0
    SLICE_X4Y33                                                       r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CI
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.787 r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    dut_implementacion/cifrador/oA_cipher_reg[11]_i_1_n_0
    SLICE_X4Y34                                                       r  dut_implementacion/cifrador/oA_cipher_reg[15]_i_2/CI
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.966 r  dut_implementacion/cifrador/oA_cipher_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.966    dut_implementacion/cifrador/oA_cipher_nxt1_in[15]
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.538     6.795    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[15]/C
                         clock pessimism              0.253     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.051     7.064    dut_implementacion/cifrador/oA_cipher_reg[15]
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 dut_implementacion/expander/S__0/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/S_RAM/q_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.647ns (25.719%)  route 1.869ns (74.281%))
  Logic Levels:           4  (LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns = ( 6.734 - 2.650 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.586     4.362    dut_implementacion/expander/S__0/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  dut_implementacion/expander/S__0/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.308     4.670 r  dut_implementacion/expander/S__0/oDone_reg/Q
                         net (fo=47, routed)          0.514     5.184    dut_implementacion/expander/L/wS_done
    SLICE_X11Y30                                                      r  dut_implementacion/expander/L/ram_reg_0_31_0_0_i_13/I1
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.053     5.237 r  dut_implementacion/expander/L/ram_reg_0_31_0_0_i_13/O
                         net (fo=33, routed)          0.276     5.513    dut_implementacion/expander/S__0/done_reg
    SLICE_X11Y31                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_3/I4
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.053     5.566 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_3/O
                         net (fo=48, routed)          0.843     6.409    dut_implementacion/S_RAM/ram_reg_0_31_7_7/A0
    SLICE_X12Y32                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_7_7/SP/RADR0
    SLICE_X12Y32         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.065     6.474 r  dut_implementacion/S_RAM/ram_reg_0_31_7_7/SP/O
                         net (fo=1, routed)           0.235     6.710    dut_implementacion/expander/mixer/q_a0[7]
    SLICE_X15Y32                                                      r  dut_implementacion/expander/mixer/q_a[7]_i_1/I5
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.168     6.878 r  dut_implementacion/expander/mixer/q_a[7]_i_1/O
                         net (fo=1, routed)           0.000     6.878    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][7]
    SLICE_X15Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.477     6.734    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[7]/C
                         clock pessimism              0.253     6.987    
                         clock uncertainty           -0.035     6.952    
    SLICE_X15Y32         FDRE (Setup_fdre_C_D)        0.035     6.987    dut_implementacion/S_RAM/q_a_reg[7]
  -------------------------------------------------------------------
                         required time                          6.987    
                         arrival time                          -6.878    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 dut_implementacion/expander/L/done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/S_RAM/q_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.512ns  (logic 0.647ns (25.753%)  route 1.865ns (74.247%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns = ( 6.731 - 2.650 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.585     4.361    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X12Y30         FDRE                                         r  dut_implementacion/expander/L/done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y30         FDRE (Prop_fdre_C_Q)         0.308     4.669 r  dut_implementacion/expander/L/done_reg/Q
                         net (fo=47, routed)          0.522     5.190    dut_implementacion/expander/S__0/wL_done
    SLICE_X11Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_14/I1
    SLICE_X11Y30         LUT4 (Prop_lut4_I1_O)        0.053     5.243 f  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_14/O
                         net (fo=1, routed)           0.255     5.498    dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_14_n_0
    SLICE_X12Y30                                                      f  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I0
    SLICE_X12Y30         LUT6 (Prop_lut6_I0_O)        0.053     5.551 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.848     6.399    dut_implementacion/S_RAM/ram_reg_0_31_3_3/A1
    SLICE_X10Y31                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_3_3/SP/RADR1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.065     6.464 r  dut_implementacion/S_RAM/ram_reg_0_31_3_3/SP/O
                         net (fo=1, routed)           0.242     6.705    dut_implementacion/expander/mixer/q_a0[3]
    SLICE_X9Y31                                                       r  dut_implementacion/expander/mixer/q_a[3]_i_1/I5
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.168     6.873 r  dut_implementacion/expander/mixer/q_a[3]_i_1/O
                         net (fo=1, routed)           0.000     6.873    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][3]
    SLICE_X9Y31          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.474     6.731    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[3]/C
                         clock pessimism              0.253     6.984    
                         clock uncertainty           -0.035     6.949    
    SLICE_X9Y31          FDRE (Setup_fdre_C_D)        0.035     6.984    dut_implementacion/S_RAM/q_a_reg[3]
  -------------------------------------------------------------------
                         required time                          6.984    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.116ns  (required time - arrival time)
  Source:                 dut_implementacion/expander/S__0/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/S_RAM/q_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.647ns (25.747%)  route 1.866ns (74.253%))
  Logic Levels:           4  (LUT2=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns = ( 6.730 - 2.650 ) 
    Source Clock Delay      (SCD):    4.362ns
    Clock Pessimism Removal (CPR):    0.262ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.586     4.362    dut_implementacion/expander/S__0/clk_IBUF_BUFG
    SLICE_X8Y31          FDRE                                         r  dut_implementacion/expander/S__0/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.308     4.670 r  dut_implementacion/expander/S__0/oDone_reg/Q
                         net (fo=47, routed)          0.514     5.184    dut_implementacion/expander/L/wS_done
    SLICE_X11Y30                                                      r  dut_implementacion/expander/L/ram_reg_0_31_0_0_i_13/I1
    SLICE_X11Y30         LUT2 (Prop_lut2_I1_O)        0.053     5.237 r  dut_implementacion/expander/L/ram_reg_0_31_0_0_i_13/O
                         net (fo=33, routed)          0.276     5.513    dut_implementacion/expander/S__0/done_reg
    SLICE_X11Y31                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_3/I4
    SLICE_X11Y31         LUT6 (Prop_lut6_I4_O)        0.053     5.566 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_3/O
                         net (fo=48, routed)          0.837     6.403    dut_implementacion/S_RAM/ram_reg_0_31_14_14/A0
    SLICE_X10Y30                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_14_14/SP/RADR0
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.065     6.468 r  dut_implementacion/S_RAM/ram_reg_0_31_14_14/SP/O
                         net (fo=1, routed)           0.239     6.707    dut_implementacion/expander/mixer/q_a0[14]
    SLICE_X9Y30                                                       r  dut_implementacion/expander/mixer/q_a[14]_i_1/I5
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.168     6.875 r  dut_implementacion/expander/mixer/q_a[14]_i_1/O
                         net (fo=1, routed)           0.000     6.875    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][14]
    SLICE_X9Y30          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.473     6.730    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[14]/C
                         clock pessimism              0.262     6.992    
                         clock uncertainty           -0.035     6.957    
    SLICE_X9Y30          FDRE (Setup_fdre_C_D)        0.034     6.991    dut_implementacion/S_RAM/q_a_reg[14]
  -------------------------------------------------------------------
                         required time                          6.991    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrador/rA_XOR_B_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.529ns  (logic 0.956ns (37.800%)  route 1.573ns (62.200%))
  Logic Levels:           7  (CARRY4=4 LUT6=3)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.146ns = ( 6.796 - 2.650 ) 
    Source Clock Delay      (SCD):    4.419ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.643     4.419    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y30          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y30          FDRE (Prop_fdre_C_Q)         0.269     4.688 r  dut_implementacion/cifrador/rA_XOR_B_reg[9]/Q
                         net (fo=4, routed)           0.774     5.462    dut_implementacion/cifrador/rA_XOR_B[9]
    SLICE_X3Y30                                                       r  dut_implementacion/cifrador/oB_cipher[15]_i_13/I1
    SLICE_X3Y30          LUT6 (Prop_lut6_I1_O)        0.053     5.515 r  dut_implementacion/cifrador/oB_cipher[15]_i_13/O
                         net (fo=4, routed)           0.540     6.054    dut_implementacion/cifrador/oB_cipher[15]_i_13_n_0
    SLICE_X4Y30                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_6/I1
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.053     6.107 r  dut_implementacion/cifrador/oB_cipher[3]_i_6/O
                         net (fo=2, routed)           0.260     6.367    dut_implementacion/cifrador/wA_XOR_B_rot[3]
    SLICE_X3Y31                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_2/I5
    SLICE_X3Y31          LUT6 (Prop_lut6_I5_O)        0.053     6.420 r  dut_implementacion/cifrador/oB_cipher[3]_i_2/O
                         net (fo=1, routed)           0.000     6.420    dut_implementacion/cifrador/oB_cipher[3]_i_2_n_0
    SLICE_X3Y31                                                       r  dut_implementacion/cifrador/oB_cipher_reg[3]_i_1/S[3]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.233     6.653 r  dut_implementacion/cifrador/oB_cipher_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.653    dut_implementacion/cifrador/oB_cipher_reg[3]_i_1_n_0
    SLICE_X3Y32                                                       r  dut_implementacion/cifrador/oB_cipher_reg[7]_i_1/CI
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.711 r  dut_implementacion/cifrador/oB_cipher_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.711    dut_implementacion/cifrador/oB_cipher_reg[7]_i_1_n_0
    SLICE_X3Y33                                                       r  dut_implementacion/cifrador/oB_cipher_reg[11]_i_1/CI
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.769 r  dut_implementacion/cifrador/oB_cipher_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.769    dut_implementacion/cifrador/oB_cipher_reg[11]_i_1_n_0
    SLICE_X3Y34                                                       r  dut_implementacion/cifrador/oB_cipher_reg[15]_i_2/CI
    SLICE_X3Y34          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     6.948 r  dut_implementacion/cifrador/oB_cipher_reg[15]_i_2/O[3]
                         net (fo=1, routed)           0.000     6.948    dut_implementacion/cifrador/oB_cipher_nxt1_in[15]
    SLICE_X3Y34          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.539     6.796    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[15]/C
                         clock pessimism              0.253     7.049    
                         clock uncertainty           -0.035     7.014    
    SLICE_X3Y34          FDRE (Setup_fdre_C_D)        0.051     7.065    dut_implementacion/cifrador/oB_cipher_reg[15]
  -------------------------------------------------------------------
                         required time                          7.065    
                         arrival time                          -6.948    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/oA_cipher_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.521ns  (logic 0.973ns (38.600%)  route 1.548ns (61.400%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.144ns = ( 6.794 - 2.650 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.645     4.421    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.308     4.729 r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/Q
                         net (fo=4, routed)           0.602     5.331    dut_implementacion/cifrador/rA_XOR_B[3]
    SLICE_X5Y31                                                       r  dut_implementacion/cifrador/oB_cipher[15]_i_16/I0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.053     5.384 r  dut_implementacion/cifrador/oB_cipher[15]_i_16/O
                         net (fo=4, routed)           0.583     5.967    dut_implementacion/cifrador/oB_cipher[15]_i_16_n_0
    SLICE_X5Y30                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_7/I0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrador/oB_cipher[3]_i_7/O
                         net (fo=2, routed)           0.363     6.383    dut_implementacion/cifrador/wA_XOR_B_rot[2]
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher[3]_i_3/I2
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.053     6.436 r  dut_implementacion/cifrador/oA_cipher[3]_i_3/O
                         net (fo=1, routed)           0.000     6.436    dut_implementacion/cifrador/oA_cipher[3]_i_3_n_0
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/S[2]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.671 r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    dut_implementacion/cifrador/oA_cipher_reg[3]_i_1_n_0
    SLICE_X4Y32                                                       r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CI
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.729 r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    dut_implementacion/cifrador/oA_cipher_reg[7]_i_1_n_0
    SLICE_X4Y33                                                       r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CI
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     6.942 r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.942    dut_implementacion/cifrador/oA_cipher_nxt1_in[9]
    SLICE_X4Y33          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.537     6.794    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y33          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[9]/C
                         clock pessimism              0.253     7.047    
                         clock uncertainty           -0.035     7.012    
    SLICE_X4Y33          FDRE (Setup_fdre_C_D)        0.051     7.063    dut_implementacion/cifrador/oA_cipher_reg[9]
  -------------------------------------------------------------------
                         required time                          7.063    
                         arrival time                          -6.942    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.138ns  (required time - arrival time)
  Source:                 dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/oA_cipher_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.505ns  (logic 0.957ns (38.207%)  route 1.548ns (61.793%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.145ns = ( 6.795 - 2.650 ) 
    Source Clock Delay      (SCD):    4.421ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.645     4.421    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDRE (Prop_fdre_C_Q)         0.308     4.729 r  dut_implementacion/cifrador/rA_XOR_B_reg[3]/Q
                         net (fo=4, routed)           0.602     5.331    dut_implementacion/cifrador/rA_XOR_B[3]
    SLICE_X5Y31                                                       r  dut_implementacion/cifrador/oB_cipher[15]_i_16/I0
    SLICE_X5Y31          LUT6 (Prop_lut6_I0_O)        0.053     5.384 r  dut_implementacion/cifrador/oB_cipher[15]_i_16/O
                         net (fo=4, routed)           0.583     5.967    dut_implementacion/cifrador/oB_cipher[15]_i_16_n_0
    SLICE_X5Y30                                                       r  dut_implementacion/cifrador/oB_cipher[3]_i_7/I0
    SLICE_X5Y30          LUT6 (Prop_lut6_I0_O)        0.053     6.020 r  dut_implementacion/cifrador/oB_cipher[3]_i_7/O
                         net (fo=2, routed)           0.363     6.383    dut_implementacion/cifrador/wA_XOR_B_rot[2]
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher[3]_i_3/I2
    SLICE_X4Y31          LUT5 (Prop_lut5_I2_O)        0.053     6.436 r  dut_implementacion/cifrador/oA_cipher[3]_i_3/O
                         net (fo=1, routed)           0.000     6.436    dut_implementacion/cifrador/oA_cipher[3]_i_3_n_0
    SLICE_X4Y31                                                       r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/S[2]
    SLICE_X4Y31          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235     6.671 r  dut_implementacion/cifrador/oA_cipher_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.671    dut_implementacion/cifrador/oA_cipher_reg[3]_i_1_n_0
    SLICE_X4Y32                                                       r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CI
    SLICE_X4Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.729 r  dut_implementacion/cifrador/oA_cipher_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.729    dut_implementacion/cifrador/oA_cipher_reg[7]_i_1_n_0
    SLICE_X4Y33                                                       r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CI
    SLICE_X4Y33          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.787 r  dut_implementacion/cifrador/oA_cipher_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.787    dut_implementacion/cifrador/oA_cipher_reg[11]_i_1_n_0
    SLICE_X4Y34                                                       r  dut_implementacion/cifrador/oA_cipher_reg[15]_i_2/CI
    SLICE_X4Y34          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     6.926 r  dut_implementacion/cifrador/oA_cipher_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.000     6.926    dut_implementacion/cifrador/oA_cipher_nxt1_in[12]
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.538     6.795    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[12]/C
                         clock pessimism              0.253     7.048    
                         clock uncertainty           -0.035     7.013    
    SLICE_X4Y34          FDRE (Setup_fdre_C_D)        0.051     7.064    dut_implementacion/cifrador/oA_cipher_reg[12]
  -------------------------------------------------------------------
                         required time                          7.064    
                         arrival time                          -6.926    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 dut_implementacion/descifrador/oA_decipher_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.650ns  (clk rise@2.650ns - clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 1.151ns (45.680%)  route 1.369ns (54.320%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.086ns = ( 6.736 - 2.650 ) 
    Source Clock Delay      (SCD):    4.367ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.591     4.367    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X14Y34         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.308     4.675 r  dut_implementacion/descifrador/oA_decipher_reg[1]/Q
                         net (fo=6, routed)           0.538     5.213    dut_implementacion/descifrador/oA_decipher[1]
    SLICE_X12Y33                                                      r  dut_implementacion/descifrador/rAorB[3]_i_10/I0
    SLICE_X12Y33         LUT2 (Prop_lut2_I0_O)        0.053     5.266 r  dut_implementacion/descifrador/rAorB[3]_i_10/O
                         net (fo=1, routed)           0.000     5.266    dut_implementacion/descifrador/rAorB[3]_i_10_n_0
    SLICE_X12Y33                                                      r  dut_implementacion/descifrador/rAorB_reg[3]_i_3/S[1]
    SLICE_X12Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     5.576 r  dut_implementacion/descifrador/rAorB_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.576    dut_implementacion/descifrador/rAorB_reg[3]_i_3_n_0
    SLICE_X12Y34                                                      r  dut_implementacion/descifrador/rAorB_reg[7]_i_3/CI
    SLICE_X12Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     5.636 r  dut_implementacion/descifrador/rAorB_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     5.636    dut_implementacion/descifrador/rAorB_reg[7]_i_3_n_0
    SLICE_X12Y35                                                      r  dut_implementacion/descifrador/rAorB_reg[11]_i_3/CI
    SLICE_X12Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     5.848 r  dut_implementacion/descifrador/rAorB_reg[11]_i_3/O[1]
                         net (fo=2, routed)           0.375     6.222    dut_implementacion/descifrador/rAorB_reg[11]_i_3_n_6
    SLICE_X10Y36                                                      r  dut_implementacion/descifrador/oA_decipher[9]_i_2/I0
    SLICE_X10Y36         LUT3 (Prop_lut3_I0_O)        0.155     6.377 r  dut_implementacion/descifrador/oA_decipher[9]_i_2/O
                         net (fo=1, routed)           0.456     6.834    dut_implementacion/descifrador/oA_decipher[9]_i_2_n_0
    SLICE_X10Y36                                                      r  dut_implementacion/descifrador/oA_decipher[9]_i_1/I0
    SLICE_X10Y36         LUT6 (Prop_lut6_I0_O)        0.053     6.887 r  dut_implementacion/descifrador/oA_decipher[9]_i_1/O
                         net (fo=1, routed)           0.000     6.887    dut_implementacion/descifrador/oA_decipher_nxt[9]
    SLICE_X10Y36         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        2.650     2.650 r  
    D23                                               0.000     2.650 r  clk (IN)
                         net (fo=0)                   0.000     2.650    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     3.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     5.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     5.257 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.479     6.736    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X10Y36         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[9]/C
                         clock pessimism              0.253     6.989    
                         clock uncertainty           -0.035     6.954    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.072     7.026    dut_implementacion/descifrador/oA_decipher_reg[9]
  -------------------------------------------------------------------
                         required time                          7.026    
                         arrival time                          -6.887    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.181%)  route 0.065ns (33.819%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.630     1.487    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y34          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDRE (Prop_fdre_C_Q)         0.100     1.587 r  dut_implementacion/cifrador/oB_cipher_reg[13]/Q
                         net (fo=2, routed)           0.065     1.653    dut_implementacion/cifrador/rA_XOR_B_reg[15]_0[13]
    SLICE_X2Y34                                                       r  dut_implementacion/cifrador/rA_XOR_B[13]_i_1/I1
    SLICE_X2Y34          LUT2 (Prop_lut2_I1_O)        0.028     1.681 r  dut_implementacion/cifrador/rA_XOR_B[13]_i_1/O
                         net (fo=1, routed)           0.000     1.681    dut_implementacion/cifrador/rA_XOR_B[13]_i_1_n_0
    SLICE_X2Y34          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.849     2.022    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y34          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[13]/C
                         clock pessimism             -0.524     1.498    
    SLICE_X2Y34          FDRE (Hold_fdre_C_D)         0.087     1.585    dut_implementacion/cifrador/rA_XOR_B_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/rRot_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.619%)  route 0.076ns (37.381%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.627     1.484    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.100     1.584 r  dut_implementacion/cifrador/oB_cipher_reg[1]/Q
                         net (fo=3, routed)           0.076     1.661    dut_implementacion/cifrador/rA_XOR_B_reg[15]_0[1]
    SLICE_X2Y31                                                       r  dut_implementacion/cifrador/rRot_value[1]_i_1/I3
    SLICE_X2Y31          LUT5 (Prop_lut5_I3_O)        0.028     1.689 r  dut_implementacion/cifrador/rRot_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.689    dut_implementacion/cifrador/rRot_value_nxt[1]
    SLICE_X2Y31          FDRE                                         r  dut_implementacion/cifrador/rRot_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.846     2.019    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y31          FDRE                                         r  dut_implementacion/cifrador/rRot_value_reg[1]/C
                         clock pessimism             -0.524     1.495    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.087     1.582    dut_implementacion/cifrador/rRot_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/rCount_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/expander/mixer/rCount_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.463%)  route 0.087ns (40.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.589     1.446    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X15Y24         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDSE (Prop_fdse_C_Q)         0.100     1.546 r  dut_implementacion/expander/mixer/rCount_reg[4]/Q
                         net (fo=4, routed)           0.087     1.634    dut_implementacion/expander/mixer/rCount_reg__0[4]
    SLICE_X14Y24                                                      r  dut_implementacion/expander/mixer/rCount[5]_i_1/I5
    SLICE_X14Y24         LUT6 (Prop_lut6_I5_O)        0.028     1.662 r  dut_implementacion/expander/mixer/rCount[5]_i_1/O
                         net (fo=1, routed)           0.000     1.662    dut_implementacion/expander/mixer/p_0_in__0[5]
    SLICE_X14Y24         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.807     1.980    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X14Y24         FDSE                                         r  dut_implementacion/expander/mixer/rCount_reg[5]/C
                         clock pessimism             -0.523     1.457    
    SLICE_X14Y24         FDSE (Hold_fdse_C_D)         0.087     1.544    dut_implementacion/expander/mixer/rCount_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.662    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oS_sub_i_prima_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/expander/mixer/A_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.766%)  route 0.105ns (51.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.594     1.451    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X11Y29         FDRE                                         r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.100     1.551 r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[12]/Q
                         net (fo=4, routed)           0.105     1.656    dut_implementacion/expander/mixer/A_reg[2]_0[12]
    SLICE_X10Y29         FDRE                                         r  dut_implementacion/expander/mixer/A_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.812     1.985    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X10Y29         FDRE                                         r  dut_implementacion/expander/mixer/A_reg[15]/C
                         clock pessimism             -0.523     1.462    
    SLICE_X10Y29         FDRE (Hold_fdre_C_D)         0.060     1.522    dut_implementacion/expander/mixer/A_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.656    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.877%)  route 0.114ns (47.123%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.627     1.484    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X3Y31          FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.100     1.584 r  dut_implementacion/cifrador/oB_cipher_reg[2]/Q
                         net (fo=3, routed)           0.114     1.698    dut_implementacion/cifrador/rA_XOR_B_reg[15]_0[2]
    SLICE_X2Y32                                                       r  dut_implementacion/cifrador/rA_XOR_B[2]_i_1/I1
    SLICE_X2Y32          LUT2 (Prop_lut2_I1_O)        0.028     1.726 r  dut_implementacion/cifrador/rA_XOR_B[2]_i_1/O
                         net (fo=1, routed)           0.000     1.726    dut_implementacion/cifrador/rA_XOR_B[2]_i_1_n_0
    SLICE_X2Y32          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.847     2.020    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X2Y32          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[2]/C
                         clock pessimism             -0.523     1.497    
    SLICE_X2Y32          FDRE (Hold_fdre_C_D)         0.087     1.584    dut_implementacion/cifrador/rA_XOR_B_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.852%)  route 0.114ns (47.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.589     1.446    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X13Y25         FDRE                                         r  dut_implementacion/expander/mixer/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.100     1.546 f  dut_implementacion/expander/mixer/oDone_reg/Q
                         net (fo=4, routed)           0.114     1.661    dut_implementacion/expander/mixer/Q_reg[0]
    SLICE_X12Y25                                                      f  dut_implementacion/expander/mixer/FSM_sequential_state[1]_i_1/I0
    SLICE_X12Y25         LUT5 (Prop_lut5_I0_O)        0.028     1.689 r  dut_implementacion/expander/mixer/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.689    dut_implementacion/expander/mixer/FSM_sequential_state[1]_i_1_n_0
    SLICE_X12Y25         FDRE                                         r  dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.807     1.980    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X12Y25         FDRE                                         r  dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.523     1.457    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.087     1.544    dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.689    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oA_cipher_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.128ns (58.720%)  route 0.090ns (41.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.100     1.585 r  dut_implementacion/cifrador/oA_cipher_reg[15]/Q
                         net (fo=2, routed)           0.090     1.675    dut_implementacion/cifrador/Q[15]
    SLICE_X5Y34                                                       r  dut_implementacion/cifrador/rA_XOR_B[15]_i_2/I0
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.028     1.703 r  dut_implementacion/cifrador/rA_XOR_B[15]_i_2/O
                         net (fo=1, routed)           0.000     1.703    dut_implementacion/cifrador/rA_XOR_B[15]_i_2_n_0
    SLICE_X5Y34          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.848     2.021    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[15]/C
                         clock pessimism             -0.525     1.496    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.061     1.557    dut_implementacion/cifrador/rA_XOR_B_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oA_cipher_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.128ns (58.189%)  route 0.092ns (41.811%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X4Y34          FDRE                                         r  dut_implementacion/cifrador/oA_cipher_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDRE (Prop_fdre_C_Q)         0.100     1.585 r  dut_implementacion/cifrador/oA_cipher_reg[12]/Q
                         net (fo=2, routed)           0.092     1.677    dut_implementacion/cifrador/Q[12]
    SLICE_X5Y34                                                       r  dut_implementacion/cifrador/rA_XOR_B[12]_i_1/I0
    SLICE_X5Y34          LUT2 (Prop_lut2_I0_O)        0.028     1.705 r  dut_implementacion/cifrador/rA_XOR_B[12]_i_1/O
                         net (fo=1, routed)           0.000     1.705    dut_implementacion/cifrador/rA_XOR_B[12]_i_1_n_0
    SLICE_X5Y34          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.848     2.021    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X5Y34          FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[12]/C
                         clock pessimism             -0.525     1.496    
    SLICE_X5Y34          FDRE (Hold_fdre_C_D)         0.060     1.556    dut_implementacion/cifrador/rA_XOR_B_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 iB_cipher_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.146ns (65.388%)  route 0.077ns (34.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.456ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.599     1.456    clk_IBUF_BUFG
    SLICE_X8Y34          FDRE                                         r  iB_cipher_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.118     1.574 r  iB_cipher_reg[8]/Q
                         net (fo=1, routed)           0.077     1.652    dut_implementacion/descifrador/iB_cipher_reg[15][8]
    SLICE_X9Y34                                                       r  dut_implementacion/descifrador/oB_decipher[8]_i_1/I5
    SLICE_X9Y34          LUT6 (Prop_lut6_I5_O)        0.028     1.680 r  dut_implementacion/descifrador/oB_decipher[8]_i_1/O
                         net (fo=1, routed)           0.000     1.680    dut_implementacion/descifrador/oB_decipher_nxt[8]
    SLICE_X9Y34          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.817     1.990    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y34          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[8]/C
                         clock pessimism             -0.523     1.467    
    SLICE_X9Y34          FDRE (Hold_fdre_C_D)         0.060     1.527    dut_implementacion/descifrador/oB_decipher_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            dut_implementacion/L_RAM/q_a_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.948%)  route 0.097ns (43.052%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.621     1.478    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X5Y27          FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.100     1.578 r  dut_implementacion/expander/L/L_sub_i_prima_reg[12]/Q
                         net (fo=2, routed)           0.097     1.675    dut_implementacion/expander/L/L_sub_i_prima[12]
    SLICE_X4Y27                                                       r  dut_implementacion/expander/L/q_a[12]_i_1__0/I1
    SLICE_X4Y27          LUT6 (Prop_lut6_I1_O)        0.028     1.703 r  dut_implementacion/expander/L/q_a[12]_i_1__0/O
                         net (fo=1, routed)           0.000     1.703    dut_implementacion/L_RAM/D[12]
    SLICE_X4Y27          FDRE                                         r  dut_implementacion/L_RAM/q_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.841     2.014    dut_implementacion/L_RAM/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  dut_implementacion/L_RAM/q_a_reg[12]/C
                         clock pessimism             -0.525     1.489    
    SLICE_X4Y27          FDRE (Hold_fdre_C_D)         0.060     1.549    dut_implementacion/L_RAM/q_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.325 }
Period(ns):         2.650
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.600         2.650       1.050      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X12Y31   dut_implementacion/S_RAM/q_b_reg[10]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X12Y31   dut_implementacion/S_RAM/q_b_reg[11]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X10Y30   dut_implementacion/S_RAM/q_b_reg[14]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X10Y30   dut_implementacion/S_RAM/q_b_reg[15]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X10Y31   dut_implementacion/S_RAM/q_b_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X10Y31   dut_implementacion/S_RAM/q_b_reg[4]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X12Y32   dut_implementacion/S_RAM/q_b_reg[7]/C
Min Period        n/a     FDRE/C      n/a            0.750         2.650       1.900      SLICE_X12Y32   dut_implementacion/S_RAM/q_b_reg[8]/C
Min Period        n/a     FDSE/C      n/a            0.750         2.650       1.900      SLICE_X3Y29    dut_implementacion/expander/L/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         1.325       0.415      SLICE_X6Y27    dut_implementacion/L_RAM/ram_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         1.325       0.415      SLICE_X6Y27    dut_implementacion/L_RAM/ram_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         1.325       0.415      SLICE_X6Y27    dut_implementacion/L_RAM/ram_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         1.325       0.415      SLICE_X6Y27    dut_implementacion/L_RAM/ram_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.910         1.325       0.415      SLICE_X6Y26    dut_implementacion/L_RAM/ram_reg_0_7_8_8/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X12Y32   dut_implementacion/S_RAM/ram_reg_0_31_8_8/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X12Y32   dut_implementacion/S_RAM/ram_reg_0_31_8_8/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_4_4/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_4_4/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_5_5/DP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910         1.325       0.415      SLICE_X6Y26    dut_implementacion/L_RAM/ram_reg_0_7_8_8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X12Y32   dut_implementacion/S_RAM/ram_reg_0_31_8_8/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X12Y32   dut_implementacion/S_RAM/ram_reg_0_31_8_8/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_5_5/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_5_5/DP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X10Y31   dut_implementacion/S_RAM/ram_reg_0_31_5_5/SP/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910         1.325       0.415      SLICE_X12Y32   dut_implementacion/S_RAM/ram_reg_0_31_6_6/DP/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/cifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.897ns  (logic 2.769ns (56.532%)  route 2.129ns (43.468%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.586     4.362    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X17Y31         FDRE                                         r  dut_implementacion/cifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y31         FDRE (Prop_fdre_C_Q)         0.269     4.631 r  dut_implementacion/cifrador/oDone_reg/Q
                         net (fo=4, routed)           2.129     6.760    oDoneCipher_OBUF
    K25                                                               r  oDoneCipher_OBUF_inst/I
    K25                  OBUF (Prop_obuf_I_O)         2.500     9.259 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     9.259    oDoneCipher
    K25                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/descifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.635ns  (logic 2.691ns (58.044%)  route 1.945ns (41.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.588     4.364    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X19Y32         FDRE                                         r  dut_implementacion/descifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDRE (Prop_fdre_C_Q)         0.269     4.633 r  dut_implementacion/descifrador/oDone_reg/Q
                         net (fo=4, routed)           1.945     6.578    oDoneDecipher_OBUF
    N16                                                               r  oDoneDecipher_OBUF_inst/I
    N16                  OBUF (Prop_obuf_I_O)         2.422     8.999 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     8.999    oDoneDecipher
    N16                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 2.771ns (64.142%)  route 1.549ns (35.858%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.650     4.426    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  serial_port_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.269     4.695 r  serial_port_out_reg[15]/Q
                         net (fo=1, routed)           1.549     6.244    serial_port_out_OBUF[15]
    K26                                                               r  serial_port_out_OBUF[15]_inst/I
    K26                  OBUF (Prop_obuf_I_O)         2.502     8.746 r  serial_port_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     8.746    serial_port_out[15]
    K26                                                               r  serial_port_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.310ns  (logic 2.752ns (63.846%)  route 1.558ns (36.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.650     4.426    clk_IBUF_BUFG
    SLICE_X4Y36          FDRE                                         r  serial_port_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y36          FDRE (Prop_fdre_C_Q)         0.269     4.695 r  serial_port_out_reg[13]/Q
                         net (fo=1, routed)           1.558     6.253    serial_port_out_OBUF[13]
    P26                                                               r  serial_port_out_OBUF[13]_inst/I
    P26                  OBUF (Prop_obuf_I_O)         2.483     8.736 r  serial_port_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     8.736    serial_port_out[13]
    P26                                                               r  serial_port_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.308ns  (logic 2.787ns (64.709%)  route 1.520ns (35.291%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.649     4.425    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  serial_port_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.308     4.733 r  serial_port_out_reg[9]/Q
                         net (fo=1, routed)           1.520     6.253    serial_port_out_OBUF[9]
    N24                                                               r  serial_port_out_OBUF[9]_inst/I
    N24                  OBUF (Prop_obuf_I_O)         2.479     8.733 r  serial_port_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     8.733    serial_port_out[9]
    N24                                                               r  serial_port_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.306ns  (logic 2.798ns (64.976%)  route 1.508ns (35.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.649     4.425    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.308     4.733 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           1.508     6.241    serial_port_out_OBUF[8]
    N26                                                               r  serial_port_out_OBUF[8]_inst/I
    N26                  OBUF (Prop_obuf_I_O)         2.490     8.731 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     8.731    serial_port_out[8]
    N26                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.295ns  (logic 2.745ns (63.926%)  route 1.549ns (36.074%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.650     4.426    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  serial_port_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.269     4.695 r  serial_port_out_reg[14]/Q
                         net (fo=1, routed)           1.549     6.244    serial_port_out_OBUF[14]
    R26                                                               r  serial_port_out_OBUF[14]_inst/I
    R26                  OBUF (Prop_obuf_I_O)         2.476     8.720 r  serial_port_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000     8.720    serial_port_out[14]
    R26                                                               r  serial_port_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.258ns  (logic 2.780ns (65.282%)  route 1.478ns (34.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.649     4.425    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.308     4.733 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           1.478     6.211    serial_port_out_OBUF[6]
    R25                                                               r  serial_port_out_OBUF[6]_inst/I
    R25                  OBUF (Prop_obuf_I_O)         2.472     8.683 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.683    serial_port_out[6]
    R25                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.248ns  (logic 2.810ns (66.147%)  route 1.438ns (33.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.650     4.426    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  serial_port_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.308     4.734 r  serial_port_out_reg[12]/Q
                         net (fo=1, routed)           1.438     6.172    serial_port_out_OBUF[12]
    M25                                                               r  serial_port_out_OBUF[12]_inst/I
    M25                  OBUF (Prop_obuf_I_O)         2.502     8.674 r  serial_port_out_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.674    serial_port_out[12]
    M25                                                               r  serial_port_out[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.238ns  (logic 2.806ns (66.215%)  route 1.432ns (33.785%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.650     4.426    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  serial_port_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.308     4.734 r  serial_port_out_reg[11]/Q
                         net (fo=1, routed)           1.432     6.166    serial_port_out_OBUF[11]
    L25                                                               r  serial_port_out_OBUF[11]_inst/I
    L25                  OBUF (Prop_obuf_I_O)         2.498     8.663 r  serial_port_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     8.663    serial_port_out[11]
    L25                                                               r  serial_port_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.393ns (79.584%)  route 0.357ns (20.416%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.100     1.585 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           0.357     1.943    serial_port_out_OBUF[3]
    M20                                                               r  serial_port_out_OBUF[3]_inst/I
    M20                  OBUF (Prop_obuf_I_O)         1.293     3.236 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.236    serial_port_out[3]
    M20                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.776ns  (logic 1.405ns (79.145%)  route 0.370ns (20.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.118     1.603 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.370     1.974    serial_port_out_OBUF[4]
    N19                                                               r  serial_port_out_OBUF[4]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.287     3.261 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.261    serial_port_out[4]
    N19                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.789ns  (logic 1.428ns (79.802%)  route 0.361ns (20.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.627     1.484    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.118     1.602 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           0.361     1.964    serial_port_out_OBUF[0]
    P19                                                               r  serial_port_out_OBUF[0]_inst/I
    P19                  OBUF (Prop_obuf_I_O)         1.310     3.274 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.274    serial_port_out[0]
    P19                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.803ns  (logic 1.424ns (78.983%)  route 0.379ns (21.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.627     1.484    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.118     1.602 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           0.379     1.981    serial_port_out_OBUF[5]
    P25                                                               r  serial_port_out_OBUF[5]_inst/I
    P25                  OBUF (Prop_obuf_I_O)         1.306     3.287 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.287    serial_port_out[5]
    P25                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.397ns (77.321%)  route 0.410ns (22.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    clk_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  serial_port_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          FDRE (Prop_fdre_C_Q)         0.100     1.585 r  serial_port_out_reg[10]/Q
                         net (fo=1, routed)           0.410     1.995    serial_port_out_OBUF[10]
    P24                                                               r  serial_port_out_OBUF[10]_inst/I
    P24                  OBUF (Prop_obuf_I_O)         1.297     3.293 r  serial_port_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.293    serial_port_out[10]
    P24                                                               r  serial_port_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.810ns  (logic 1.435ns (79.251%)  route 0.376ns (20.749%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.627     1.484    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.118     1.602 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           0.376     1.978    serial_port_out_OBUF[2]
    M24                                                               r  serial_port_out_OBUF[2]_inst/I
    M24                  OBUF (Prop_obuf_I_O)         1.317     3.295 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.295    serial_port_out[2]
    M24                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.820ns  (logic 1.447ns (79.526%)  route 0.373ns (20.474%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.627     1.484    clk_IBUF_BUFG
    SLICE_X6Y33          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDRE (Prop_fdre_C_Q)         0.118     1.602 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.373     1.975    serial_port_out_OBUF[1]
    L24                                                               r  serial_port_out_OBUF[1]_inst/I
    L24                  OBUF (Prop_obuf_I_O)         1.329     3.304 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.304    serial_port_out[1]
    L24                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.822ns  (logic 1.443ns (79.211%)  route 0.379ns (20.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.118     1.603 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           0.379     1.982    serial_port_out_OBUF[7]
    M26                                                               r  serial_port_out_OBUF[7]_inst/I
    M26                  OBUF (Prop_obuf_I_O)         1.325     3.307 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.307    serial_port_out[7]
    M26                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.419ns (77.228%)  route 0.418ns (22.772%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    clk_IBUF_BUFG
    SLICE_X6Y34          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDRE (Prop_fdre_C_Q)         0.118     1.603 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           0.418     2.022    serial_port_out_OBUF[6]
    R25                                                               r  serial_port_out_OBUF[6]_inst/I
    R25                  OBUF (Prop_obuf_I_O)         1.301     3.322 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.322    serial_port_out[6]
    R25                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Destination:            serial_port_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.445ns (78.075%)  route 0.406ns (21.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.628     1.485    clk_IBUF_BUFG
    SLICE_X6Y35          FDRE                                         r  serial_port_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y35          FDRE (Prop_fdre_C_Q)         0.118     1.603 r  serial_port_out_reg[11]/Q
                         net (fo=1, routed)           0.406     2.009    serial_port_out_OBUF[11]
    L25                                                               r  serial_port_out_OBUF[11]_inst/I
    L25                  OBUF (Prop_obuf_I_O)         1.327     3.336 r  serial_port_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.336    serial_port_out[11]
    L25                                                               r  serial_port_out[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           663 Endpoints
Min Delay           663 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.560ns  (logic 1.138ns (24.944%)  route 3.423ns (75.056%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.848     4.086    dut_implementacion/S_RAM/ram_reg_0_31_3_3/A1
    SLICE_X10Y31                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_3_3/SP/RADR1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.065     4.151 r  dut_implementacion/S_RAM/ram_reg_0_31_3_3/SP/O
                         net (fo=1, routed)           0.242     4.392    dut_implementacion/expander/mixer/q_a0[3]
    SLICE_X9Y31                                                       r  dut_implementacion/expander/mixer/q_a[3]_i_1/I5
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.168     4.560 r  dut_implementacion/expander/mixer/q_a[3]_i_1/O
                         net (fo=1, routed)           0.000     4.560    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][3]
    SLICE_X9Y31          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.474     4.081    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[3]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.539ns  (logic 1.011ns (22.262%)  route 3.529ns (77.738%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.848     4.086    dut_implementacion/S_RAM/ram_reg_0_31_2_2/A1
    SLICE_X10Y31                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_2_2/SP/RADR1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.053     4.139 r  dut_implementacion/S_RAM/ram_reg_0_31_2_2/SP/O
                         net (fo=1, routed)           0.347     4.486    dut_implementacion/expander/mixer/q_a0[2]
    SLICE_X8Y30                                                       r  dut_implementacion/expander/mixer/q_a[2]_i_1/I5
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.053     4.539 r  dut_implementacion/expander/mixer/q_a[2]_i_1/O
                         net (fo=1, routed)           0.000     4.539    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][2]
    SLICE_X8Y30          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.473     4.080    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X8Y30          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[2]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.489ns  (logic 1.145ns (25.497%)  route 3.344ns (74.503%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.081ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.693     3.931    dut_implementacion/S_RAM/ram_reg_0_31_15_15/A1
    SLICE_X10Y30                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_15_15/SP/RADR1
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.068     3.999 r  dut_implementacion/S_RAM/ram_reg_0_31_15_15/SP/O
                         net (fo=1, routed)           0.317     4.317    dut_implementacion/expander/mixer/q_a0[15]
    SLICE_X9Y31                                                       r  dut_implementacion/expander/mixer/q_a[15]_i_1/I5
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.172     4.489 r  dut_implementacion/expander/mixer/q_a[15]_i_1/O
                         net (fo=1, routed)           0.000     4.489    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][15]
    SLICE_X9Y31          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.474     4.081    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X9Y31          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[15]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.472ns  (logic 1.011ns (22.595%)  route 3.462ns (77.405%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.693     3.931    dut_implementacion/S_RAM/ram_reg_0_31_1_1/A1
    SLICE_X10Y30                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_1_1/SP/RADR1
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.053     3.984 r  dut_implementacion/S_RAM/ram_reg_0_31_1_1/SP/O
                         net (fo=1, routed)           0.435     4.419    dut_implementacion/expander/mixer/q_a0[1]
    SLICE_X10Y32                                                      r  dut_implementacion/expander/mixer/q_a[1]_i_1/I5
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.053     4.472 r  dut_implementacion/expander/mixer/q_a[1]_i_1/O
                         net (fo=1, routed)           0.000     4.472    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][1]
    SLICE_X10Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.477     4.084    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[1]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.468ns  (logic 1.145ns (25.616%)  route 3.323ns (74.384%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.693     3.931    dut_implementacion/S_RAM/ram_reg_0_31_4_4/A1
    SLICE_X10Y31                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_4_4/SP/RADR1
    SLICE_X10Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.068     3.999 r  dut_implementacion/S_RAM/ram_reg_0_31_4_4/SP/O
                         net (fo=1, routed)           0.297     4.296    dut_implementacion/expander/mixer/q_a0[4]
    SLICE_X11Y31                                                      r  dut_implementacion/expander/mixer/q_a[4]_i_1/I5
    SLICE_X11Y31         LUT6 (Prop_lut6_I5_O)        0.172     4.468 r  dut_implementacion/expander/mixer/q_a[4]_i_1/O
                         net (fo=1, routed)           0.000     4.468    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][4]
    SLICE_X11Y31         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.475     4.082    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X11Y31         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[4]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.454ns  (logic 1.138ns (25.538%)  route 3.317ns (74.462%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.082ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.748     3.986    dut_implementacion/S_RAM/ram_reg_0_31_10_10/A1
    SLICE_X12Y31                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_10_10/SP/RADR1
    SLICE_X12Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.065     4.051 r  dut_implementacion/S_RAM/ram_reg_0_31_10_10/SP/O
                         net (fo=1, routed)           0.235     4.286    dut_implementacion/expander/mixer/q_a0[10]
    SLICE_X15Y31                                                      r  dut_implementacion/expander/mixer/q_a[10]_i_1/I5
    SLICE_X15Y31         LUT6 (Prop_lut6_I5_O)        0.168     4.454 r  dut_implementacion/expander/mixer/q_a[10]_i_1/O
                         net (fo=1, routed)           0.000     4.454    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][10]
    SLICE_X15Y31         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.475     4.082    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X15Y31         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[10]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 1.138ns (25.599%)  route 3.306ns (74.401%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.737     3.975    dut_implementacion/S_RAM/ram_reg_0_31_7_7/A1
    SLICE_X12Y32                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_7_7/SP/RADR1
    SLICE_X12Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.065     4.040 r  dut_implementacion/S_RAM/ram_reg_0_31_7_7/SP/O
                         net (fo=1, routed)           0.235     4.276    dut_implementacion/expander/mixer/q_a0[7]
    SLICE_X15Y32                                                      r  dut_implementacion/expander/mixer/q_a[7]_i_1/I5
    SLICE_X15Y32         LUT6 (Prop_lut6_I5_O)        0.168     4.444 r  dut_implementacion/expander/mixer/q_a[7]_i_1/O
                         net (fo=1, routed)           0.000     4.444    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][7]
    SLICE_X15Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.477     4.084    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X15Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[7]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.431ns  (logic 1.011ns (22.807%)  route 3.420ns (77.193%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.737     3.975    dut_implementacion/S_RAM/ram_reg_0_31_6_6/A1
    SLICE_X12Y32                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_6_6/SP/RADR1
    SLICE_X12Y32         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.053     4.028 r  dut_implementacion/S_RAM/ram_reg_0_31_6_6/SP/O
                         net (fo=1, routed)           0.349     4.378    dut_implementacion/expander/mixer/q_a0[6]
    SLICE_X10Y32                                                      r  dut_implementacion/expander/mixer/q_a[6]_i_1/I5
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.053     4.431 r  dut_implementacion/expander/mixer/q_a[6]_i_1/O
                         net (fo=1, routed)           0.000     4.431    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][6]
    SLICE_X10Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.477     4.084    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[6]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.421ns  (logic 1.011ns (22.856%)  route 3.411ns (77.144%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.084ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.748     3.986    dut_implementacion/S_RAM/ram_reg_0_31_0_0/A1
    SLICE_X12Y31                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_0_0/SP/RADR1
    SLICE_X12Y31         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.053     4.039 r  dut_implementacion/S_RAM/ram_reg_0_31_0_0/SP/O
                         net (fo=1, routed)           0.329     4.368    dut_implementacion/expander/mixer/q_a0[0]
    SLICE_X10Y32                                                      r  dut_implementacion/expander/mixer/q_a[0]_i_1/I5
    SLICE_X10Y32         LUT6 (Prop_lut6_I5_O)        0.053     4.421 r  dut_implementacion/expander/mixer/q_a[0]_i_1/O
                         net (fo=1, routed)           0.000     4.421    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][0]
    SLICE_X10Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.477     4.084    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X10Y32         FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[0]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/S_RAM/q_a_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.418ns  (logic 1.138ns (25.747%)  route 3.281ns (74.253%))
  Logic Levels:           4  (IBUF=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        4.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.080ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M22                                               0.000     0.000 r  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    M22                                                               r  iStartDecipher_IBUF_inst/I
    M22                  IBUF (Prop_ibuf_I_O)         0.852     0.852 r  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.334     3.185    dut_implementacion/expander/S__0/iStartDecipher_IBUF
    SLICE_X12Y30                                                      r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/I4
    SLICE_X12Y30         LUT6 (Prop_lut6_I4_O)        0.053     3.238 r  dut_implementacion/expander/S__0/ram_reg_0_31_0_0_i_4/O
                         net (fo=48, routed)          0.708     3.946    dut_implementacion/S_RAM/ram_reg_0_31_14_14/A1
    SLICE_X10Y30                                                      r  dut_implementacion/S_RAM/ram_reg_0_31_14_14/SP/RADR1
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.065     4.011 r  dut_implementacion/S_RAM/ram_reg_0_31_14_14/SP/O
                         net (fo=1, routed)           0.239     4.250    dut_implementacion/expander/mixer/q_a0[14]
    SLICE_X9Y30                                                       r  dut_implementacion/expander/mixer/q_a[14]_i_1/I5
    SLICE_X9Y30          LUT6 (Prop_lut6_I5_O)        0.168     4.418 r  dut_implementacion/expander/mixer/q_a[14]_i_1/O
                         net (fo=1, routed)           0.000     4.418    dut_implementacion/S_RAM/oS_sub_i_prima_reg[15][14]
    SLICE_X9Y30          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         1.473     4.080    dut_implementacion/S_RAM/clk_IBUF_BUFG
    SLICE_X9Y30          FDRE                                         r  dut_implementacion/S_RAM/q_a_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iKey_sub_i[7]
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.462ns  (logic 0.089ns (19.329%)  route 0.373ns (80.671%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P21                                               0.000     0.000 r  iKey_sub_i[7] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[7]
    P21                                                               r  iKey_sub_i_IBUF[7]_inst/I
    P21                  IBUF (Prop_ibuf_I_O)         0.089     0.089 r  iKey_sub_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.373     0.462    dut_implementacion/key_RAM/ram_reg_0_15_6_7/DIA1
    SLICE_X2Y25          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y25          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/CLK

Slack:                    inf
  Source:                 iKey_sub_i[6]
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.470ns  (logic 0.103ns (21.892%)  route 0.367ns (78.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R22                                               0.000     0.000 r  iKey_sub_i[6] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[6]
    R22                                                               r  iKey_sub_i_IBUF[6]_inst/I
    R22                  IBUF (Prop_ibuf_I_O)         0.103     0.103 r  iKey_sub_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.367     0.470    dut_implementacion/key_RAM/ram_reg_0_15_6_7/DIA0
    SLICE_X2Y25          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y25          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/CLK

Slack:                    inf
  Source:                 iKey_sub_i[1]
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.481ns  (logic 0.090ns (18.769%)  route 0.391ns (81.231%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R20                                               0.000     0.000 r  iKey_sub_i[1] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[1]
    R20                                                               r  iKey_sub_i_IBUF[1]_inst/I
    R20                  IBUF (Prop_ibuf_I_O)         0.090     0.090 r  iKey_sub_i_IBUF[1]_inst/O
                         net (fo=1, routed)           0.391     0.481    dut_implementacion/key_RAM/ram_reg_0_15_0_5/DIA1
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 iKey_sub_i[4]
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.101ns (20.674%)  route 0.388ns (79.326%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T24                                               0.000     0.000 r  iKey_sub_i[4] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[4]
    T24                                                               r  iKey_sub_i_IBUF[4]_inst/I
    T24                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  iKey_sub_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.388     0.489    dut_implementacion/key_RAM/ram_reg_0_15_0_5/DIC0
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/CLK

Slack:                    inf
  Source:                 iKey_sub_i[5]
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.492ns  (logic 0.101ns (20.572%)  route 0.391ns (79.428%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R23                                               0.000     0.000 r  iKey_sub_i[5] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[5]
    R23                                                               r  iKey_sub_i_IBUF[5]_inst/I
    R23                  IBUF (Prop_ibuf_I_O)         0.101     0.101 r  iKey_sub_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.391     0.492    dut_implementacion/key_RAM/ram_reg_0_15_0_5/DIC1
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/CLK

Slack:                    inf
  Source:                 iKey_sub_i[2]
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.086ns (17.421%)  route 0.410ns (82.579%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T20                                               0.000     0.000 r  iKey_sub_i[2] (IN)
                         net (fo=0)                   0.000     0.000    iKey_sub_i[2]
    T20                                                               r  iKey_sub_i_IBUF[2]_inst/I
    T20                  IBUF (Prop_ibuf_I_O)         0.086     0.086 r  iKey_sub_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.410     0.496    dut_implementacion/key_RAM/ram_reg_0_15_0_5/DIB0
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.108ns (20.757%)  route 0.414ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    M21                                                               r  iWen_IBUF_inst/I
    M21                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.414     0.522    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WE
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.108ns (20.757%)  route 0.414ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    M21                                                               r  iWen_IBUF_inst/I
    M21                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.414     0.522    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WE
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.108ns (20.757%)  route 0.414ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    M21                                                               r  iWen_IBUF_inst/I
    M21                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.414     0.522    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WE
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@1.325ns period=2.650ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.522ns  (logic 0.108ns (20.757%)  route 0.414ns (79.243%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    M21                                                               r  iWen_IBUF_inst/I
    M21                  IBUF (Prop_ibuf_I_O)         0.108     0.108 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.414     0.522    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WE
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=510, routed)         0.839     2.012    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y24          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/CLK





