Analysis & Synthesis report for C430_Test
Mon Apr 07 13:38:18 2014
Quartus II 32-bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl
 12. State Machine - |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw|CTRL
 13. State Machine - |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX|UART_TX_CS
 14. State Machine - |Test_top|DS1302Z_TOP:RTCt|RTC_FSM_CS
 15. State Machine - |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|SM_RTC_CS
 16. State Machine - |Test_top|IR_TOP:IR_TOP|ctrl
 17. State Machine - |Test_top|audio_wm:audio_wm|i2c_ctrl
 18. State Machine - |Test_top|video_saa:video_saa|i2c_ctrl
 19. State Machine - |Test_top|LCD_top:LCDt|dctrl
 20. State Machine - |Test_top|LCD_top:LCDt|pctrl
 21. State Machine - |Test_top|LCD_top:LCDt|wctrl
 22. State Machine - |Test_top|LCD_top:LCDt|ctrl
 23. State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next
 24. State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_state
 25. State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_next
 26. State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_state
 27. State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize
 28. Registers Protected by Synthesis
 29. Registers Removed During Synthesis
 30. Removed Registers Triggering Further Register Optimizations
 31. General Register Statistics
 32. Inverted Register Statistics
 33. Registers Packed Into Inferred Megafunctions
 34. Multiplexer Restructuring Statistics (Restructuring Performed)
 35. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated
 36. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_577:rdptr_g1p
 37. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p
 38. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|altsyncram_4f11:fifo_ram
 39. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_qe9:rs_brp
 40. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:rs_bwp
 41. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp
 42. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe13
 43. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr
 44. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_brp
 45. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_bwp
 46. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp
 47. Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe16
 48. Source assignments for dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component|altsyncram_i5k1:auto_generated
 49. Source assignments for NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom|altsyncram_sc31:auto_generated
 50. Source assignments for NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 51. Source assignments for NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1
 52. Source assignments for NIOSTOP:NIOSTOP_inst|sdram:the_sdram
 53. Source assignments for NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch
 54. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component
 55. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated
 56. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component
 57. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated
 58. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component
 59. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component
 60. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component
 61. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 62. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component
 63. Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated
 64. Source assignments for video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|altsyncram_0va1:altsyncram2
 65. Source assignments for video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|altsyncram_uua1:altsyncram2
 66. Parameter Settings for User Entity Instance: PLL1:PLL1|altpll:altpll_component
 67. Parameter Settings for User Entity Instance: PLL2:PLL2|altpll:altpll_component
 68. Parameter Settings for User Entity Instance: PLL3:PLL3|altpll:altpll_component
 69. Parameter Settings for User Entity Instance: DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
 70. Parameter Settings for User Entity Instance: dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component
 71. Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|epcs:the_epcs
 72. Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom
 73. Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo
 74. Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo
 75. Parameter Settings for User Entity Instance: LCD_top:LCDt
 76. Parameter Settings for User Entity Instance: video_saa:video_saa
 77. Parameter Settings for User Entity Instance: audio_wm:audio_wm
 78. Parameter Settings for User Entity Instance: IR_TOP:IR_TOP
 79. Parameter Settings for User Entity Instance: DS1302Z_TOP:RTCt
 80. Parameter Settings for User Entity Instance: DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL
 81. Parameter Settings for User Entity Instance: UART_TOP:UARTt|UART_TX:I_UART_TX
 82. Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_rw:ddr_rw
 83. Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl
 84. Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component
 85. Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component
 86. Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component
 87. Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component
 88. Parameter Settings for Inferred Entity Instance: video_saa:video_saa|altshift_taps:yuvwa1_rtl_0
 89. Parameter Settings for Inferred Entity Instance: video_saa:video_saa|altshift_taps:signy_rtl_0
 90. altpll Parameter Settings by Entity Instance
 91. altsyncram Parameter Settings by Entity Instance
 92. scfifo Parameter Settings by Entity Instance
 93. altshift_taps Parameter Settings by Entity Instance
 94. Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout"
 95. Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout"
 96. Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1"
 97. Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0"
 98. Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl"
 99. Port Connectivity Checks: "ddr_top:ddrtop|ddr_rw:ddr_rw"
100. Port Connectivity Checks: "ddr_top:ddrtop"
101. Port Connectivity Checks: "PS2_TOP:PS2t"
102. Port Connectivity Checks: "DS1302Z_TOP:RTCt"
103. Port Connectivity Checks: "IR_TOP:IR_TOP"
104. Port Connectivity Checks: "audio_wm:audio_wm"
105. Port Connectivity Checks: "video_saa:video_saa"
106. Port Connectivity Checks: "LCD_top:LCDt"
107. Port Connectivity Checks: "LED_SW:LED_SW"
108. Port Connectivity Checks: "dispctrl:dispctrl"
109. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch"
110. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sysid:the_sysid"
111. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
112. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
113. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
114. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
115. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
116. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port"
117. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|LAN_nINT:the_LAN_nINT"
118. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port"
119. Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst"
120. Port Connectivity Checks: "PLL3:PLL3"
121. Port Connectivity Checks: "PLL2:PLL2"
122. Port Connectivity Checks: "PLL1:PLL1"
123. Elapsed Time Per Partition
124. Analysis & Synthesis Messages
125. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 07 13:38:18 2014     ;
; Quartus II 32-bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; C430_Test                                 ;
; Top-level Entity Name              ; Test_top                                  ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 6,977                                     ;
;     Total combinational functions  ; 5,427                                     ;
;     Dedicated logic registers      ; 4,384                                     ;
; Total registers                    ; 4424                                      ;
; Total pins                         ; 227                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 90,533                                    ;
; Embedded Multiplier 9-bit elements ; 4                                         ;
; Total PLLs                         ; 3                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; Test_top           ; C430_Test          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                 ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                        ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                             ; Library ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------+---------+
; Src/Module/Ext_IO/EXT_IO.v                              ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Ext_IO/EXT_IO.v                                  ;         ;
; Src/Module/LED_SW/LED_SW.v                              ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/LED_SW/LED_SW.v                                  ;         ;
; Src/Module/PS2/PS2_TOP.v                                ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/PS2/PS2_TOP.v                                    ;         ;
; Src/Module/Uart_com/UART_TX.v                           ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Uart_com/UART_TX.v                               ;         ;
; Src/Module/Uart_com/UART_TOP.v                          ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Uart_com/UART_TOP.v                              ;         ;
; Src/Module/Uart_com/UART_RX.v                           ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Uart_com/UART_RX.v                               ;         ;
; Src/Module/VGA/VGA_TOP.v                                ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/VGA/VGA_TOP.v                                    ;         ;
; Src/Module/RTC/DS1302Z_TOP.v                            ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/RTC/DS1302Z_TOP.v                                ;         ;
; Src/Module/RTC/DS1302Z_CTL.v                            ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/RTC/DS1302Z_CTL.v                                ;         ;
; Src/Module/IR/IR_TOP.v                                  ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/IR/IR_TOP.v                                      ;         ;
; Src/Module/seg7_led/seg7_led.v                          ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/seg7_led/seg7_led.v                              ;         ;
; Src/Module/Audio_wm/audio_wm.v                          ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Audio_wm/audio_wm.v                              ;         ;
; Src/Module/Video_SAA/video_saa.v                        ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Video_SAA/video_saa.v                            ;         ;
; Src/Module/Other/dispctrl.v                             ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/Other/dispctrl.v                                 ;         ;
; Src/Module/DDR/ddr_top.v                                ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/DDR/ddr_top.v                                    ;         ;
; Src/Module/DDR/ddr_rw.v                                 ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/DDR/ddr_rw.v                                     ;         ;
; Src/Module/DDR/ddr_ctrl.v                               ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/DDR/ddr_ctrl.v                                   ;         ;
; Src/Module/LCD/LCD_top.v                                ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Module/LCD/LCD_top.v                                    ;         ;
; Src/Test_top.v                                          ; yes             ; User Verilog HDL File                                 ; E:/C430_Test/Src/Test_top.v                                              ;         ;
; PLL1.vhd                                                ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/PLL1.vhd                                                    ;         ;
; PLL2.vhd                                                ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/PLL2.vhd                                                    ;         ;
; mybidir.v                                               ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/mybidir.v                                                   ;         ;
; mydq.v                                                  ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/mydq.v                                                      ;         ;
; ckoutp.v                                                ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/ckoutp.v                                                    ;         ;
; DISP_FIFO.v                                             ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/DISP_FIFO.v                                                 ;         ;
; dpram_64w32_64r32.v                                     ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/dpram_64w32_64r32.v                                         ;         ;
; PLL3.v                                                  ; yes             ; User Wizard-Generated File                            ; E:/C430_Test/PLL3.v                                                      ;         ;
; altpll.tdf                                              ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altpll.tdf                ;         ;
; aglobal120.inc                                          ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/aglobal120.inc            ;         ;
; stratix_pll.inc                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_pll.inc           ;         ;
; stratixii_pll.inc                                       ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratixii_pll.inc         ;         ;
; cycloneii_pll.inc                                       ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/cycloneii_pll.inc         ;         ;
; db/pll1_altpll.v                                        ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/pll1_altpll.v                                            ;         ;
; db/pll2_altpll.v                                        ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/pll2_altpll.v                                            ;         ;
; db/pll3_altpll.v                                        ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/pll3_altpll.v                                            ;         ;
; dcfifo_mixed_widths.tdf                                 ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf   ;         ;
; db/dcfifo_bol1.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dcfifo_bol1.tdf                                          ;         ;
; db/a_gray2bin_7ib.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/a_gray2bin_7ib.tdf                                       ;         ;
; db/a_graycounter_577.tdf                                ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/a_graycounter_577.tdf                                    ;         ;
; db/a_graycounter_2lc.tdf                                ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/a_graycounter_2lc.tdf                                    ;         ;
; db/altsyncram_4f11.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_4f11.tdf                                      ;         ;
; db/dffpipe_qe9.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dffpipe_qe9.tdf                                          ;         ;
; db/dffpipe_pe9.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dffpipe_pe9.tdf                                          ;         ;
; db/alt_synch_pipe_rld.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/alt_synch_pipe_rld.tdf                                   ;         ;
; db/dffpipe_te9.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dffpipe_te9.tdf                                          ;         ;
; db/dffpipe_3dc.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dffpipe_3dc.tdf                                          ;         ;
; db/alt_synch_pipe_uld.tdf                               ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/alt_synch_pipe_uld.tdf                                   ;         ;
; db/dffpipe_ue9.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dffpipe_ue9.tdf                                          ;         ;
; db/cmpr_c66.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cmpr_c66.tdf                                             ;         ;
; db/cmpr_b66.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cmpr_b66.tdf                                             ;         ;
; db/cntr_54e.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_54e.tdf                                             ;         ;
; db/mux_j28.tdf                                          ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/mux_j28.tdf                                              ;         ;
; altsyncram.tdf                                          ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf            ;         ;
; stratix_ram_block.inc                                   ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_ram_block.inc     ;         ;
; lpm_mux.inc                                             ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.inc               ;         ;
; lpm_decode.inc                                          ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_decode.inc            ;         ;
; a_rdenreg.inc                                           ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_rdenreg.inc             ;         ;
; altrom.inc                                              ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altrom.inc                ;         ;
; altram.inc                                              ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altram.inc                ;         ;
; altdpram.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altdpram.inc              ;         ;
; db/altsyncram_i5k1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_i5k1.tdf                                      ;         ;
; niostop.v                                               ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/niostop.v                                                   ;         ;
; lan.v                                                   ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/lan.v                                                       ;         ;
; lan_cs.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/lan_cs.v                                                    ;         ;
; lan_rstn.v                                              ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/lan_rstn.v                                                  ;         ;
; lan_nint.v                                              ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/lan_nint.v                                                  ;         ;
; net_en.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/net_en.v                                                    ;         ;
; net_testdo.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/net_testdo.v                                                ;         ;
; usbsd_rdo.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usbsd_rdo.v                                                 ;         ;
; usbsd_rvld.v                                            ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usbsd_rvld.v                                                ;         ;
; usbsd_sel.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usbsd_sel.v                                                 ;         ;
; usb_en.v                                                ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usb_en.v                                                    ;         ;
; usb_int_i.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usb_int_i.v                                                 ;         ;
; usb_sck_o.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usb_sck_o.v                                                 ;         ;
; usb_scs_o.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usb_scs_o.v                                                 ;         ;
; usb_sdi_o.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usb_sdi_o.v                                                 ;         ;
; usb_sdo_i.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/usb_sdo_i.v                                                 ;         ;
; cpu.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File                 ; E:/C430_Test/cpu.v                                                       ;         ;
; cpu_test_bench.v                                        ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/cpu_test_bench.v                                            ;         ;
; db/altsyncram_cjd1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_cjd1.tdf                                      ;         ;
; db/altsyncram_k5g1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_k5g1.tdf                                      ;         ;
; cpu_ic_tag_ram.mif                                      ; yes             ; Auto-Found Memory Initialization File                 ; E:/C430_Test/cpu_ic_tag_ram.mif                                          ;         ;
; db/altsyncram_bpf1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_bpf1.tdf                                      ;         ;
; cpu_bht_ram.mif                                         ; yes             ; Auto-Found Memory Initialization File                 ; E:/C430_Test/cpu_bht_ram.mif                                             ;         ;
; db/altsyncram_b7f1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_b7f1.tdf                                      ;         ;
; cpu_rf_ram_a.mif                                        ; yes             ; Auto-Found Memory Initialization File                 ; E:/C430_Test/cpu_rf_ram_a.mif                                            ;         ;
; db/altsyncram_c7f1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_c7f1.tdf                                      ;         ;
; cpu_rf_ram_b.mif                                        ; yes             ; Auto-Found Memory Initialization File                 ; E:/C430_Test/cpu_rf_ram_b.mif                                            ;         ;
; cpu_mult_cell.v                                         ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/cpu_mult_cell.v                                             ;         ;
; altmult_add.tdf                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altmult_add.tdf           ;         ;
; stratix_mac_mult.inc                                    ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_mac_mult.inc      ;         ;
; stratix_mac_out.inc                                     ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_mac_out.inc       ;         ;
; db/mult_add_mgr2.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/mult_add_mgr2.tdf                                        ;         ;
; db/ded_mult_ks81.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/ded_mult_ks81.tdf                                        ;         ;
; db/dffpipe_93c.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dffpipe_93c.tdf                                          ;         ;
; db/mult_add_ogr2.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/mult_add_ogr2.tdf                                        ;         ;
; db/altsyncram_f572.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_f572.tdf                                      ;         ;
; cpu_ociram_default_contents.mif                         ; yes             ; Auto-Found Memory Initialization File                 ; E:/C430_Test/cpu_ociram_default_contents.mif                             ;         ;
; cpu_oci_test_bench.v                                    ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/cpu_oci_test_bench.v                                        ;         ;
; db/altsyncram_0a02.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_0a02.tdf                                      ;         ;
; cpu_jtag_debug_module_wrapper.v                         ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/cpu_jtag_debug_module_wrapper.v                             ;         ;
; cpu_jtag_debug_module_tck.v                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/cpu_jtag_debug_module_tck.v                                 ;         ;
; altera_std_synchronizer.v                               ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altera_std_synchronizer.v ;         ;
; cpu_jtag_debug_module_sysclk.v                          ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/cpu_jtag_debug_module_sysclk.v                              ;         ;
; sld_virtual_jtag_basic.v                                ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v  ;         ;
; epcs.v                                                  ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/epcs.v                                                      ;         ;
; db/altsyncram_sc31.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_sc31.tdf                                      ;         ;
; epcs_boot_rom_synth.hex                                 ; yes             ; Auto-Found Memory Initialization File                 ; E:/C430_Test/epcs_boot_rom_synth.hex                                     ;         ;
; jtag_uart.v                                             ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/jtag_uart.v                                                 ;         ;
; scfifo.tdf                                              ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/scfifo.tdf                ;         ;
; a_regfifo.inc                                           ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_regfifo.inc             ;         ;
; a_dpfifo.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_dpfifo.inc              ;         ;
; a_i2fifo.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_i2fifo.inc              ;         ;
; a_fffifo.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_fffifo.inc              ;         ;
; a_f2fifo.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/a_f2fifo.inc              ;         ;
; db/scfifo_jr21.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/scfifo_jr21.tdf                                          ;         ;
; db/a_dpfifo_q131.tdf                                    ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/a_dpfifo_q131.tdf                                        ;         ;
; db/a_fefifo_7cf.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/a_fefifo_7cf.tdf                                         ;         ;
; db/cntr_do7.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_do7.tdf                                             ;         ;
; db/dpram_nl21.tdf                                       ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/dpram_nl21.tdf                                           ;         ;
; db/altsyncram_r1m1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_r1m1.tdf                                      ;         ;
; db/cntr_1ob.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_1ob.tdf                                             ;         ;
; alt_jtag_atlantic.v                                     ; yes             ; Encrypted Megafunction                                ; d:/altera/12.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v       ;         ;
; pio_led.v                                               ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/pio_led.v                                                   ;         ;
; sdram.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/sdram.v                                                     ;         ;
; sysid.v                                                 ; yes             ; Auto-Found Verilog HDL File                           ; E:/C430_Test/sysid.v                                                     ;         ;
; altddio_bidir.tdf                                       ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altddio_bidir.tdf         ;         ;
; stratix_ddio.inc                                        ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_ddio.inc          ;         ;
; cyclone_ddio.inc                                        ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/cyclone_ddio.inc          ;         ;
; stratix_lcell.inc                                       ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/stratix_lcell.inc         ;         ;
; db/ddio_bidir_a4p.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/ddio_bidir_a4p.tdf                                       ;         ;
; altddio_out.tdf                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altddio_out.tdf           ;         ;
; db/ddio_out_p9j.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/ddio_out_p9j.tdf                                         ;         ;
; sld_hub.vhd                                             ; yes             ; Encrypted Megafunction                                ; d:/altera/12.0/quartus/libraries/megafunctions/sld_hub.vhd               ;         ;
; sld_rom_sr.vhd                                          ; yes             ; Encrypted Megafunction                                ; d:/altera/12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd            ;         ;
; altshift_taps.tdf                                       ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altshift_taps.tdf         ;         ;
; lpm_counter.inc                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_counter.inc           ;         ;
; lpm_compare.inc                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_compare.inc           ;         ;
; lpm_constant.inc                                        ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_constant.inc          ;         ;
; db/shift_taps_0jm.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/shift_taps_0jm.tdf                                       ;         ;
; db/altsyncram_0va1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_0va1.tdf                                      ;         ;
; db/cntr_6pf.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_6pf.tdf                                             ;         ;
; db/cmpr_ogc.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cmpr_ogc.tdf                                             ;         ;
; db/cntr_s8h.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_s8h.tdf                                             ;         ;
; db/shift_taps_1jm.tdf                                   ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/shift_taps_1jm.tdf                                       ;         ;
; db/altsyncram_uua1.tdf                                  ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_uua1.tdf                                      ;         ;
; db/cntr_4pf.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_4pf.tdf                                             ;         ;
; db/cntr_r8h.tdf                                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_r8h.tdf                                             ;         ;
; lpm_add_sub.tdf                                         ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf           ;         ;
; addcore.inc                                             ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/addcore.inc               ;         ;
; look_add.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/look_add.inc              ;         ;
; bypassff.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                                            ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/altshift.inc              ;         ;
; alt_stratix_add_sub.inc                                 ; yes             ; Megafunction                                          ; d:/altera/12.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc   ;         ;
; db/add_sub_qvi.tdf                                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/add_sub_qvi.tdf                                          ;         ;
; E:/C430_Test/db/altsyncram_8bk1.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_8bk1.tdf                                      ;         ;
; E:/C430_Test/db/altsyncram_vo61.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_vo61.tdf                                      ;         ;
; E:/C430_Test/db/c430_test.rom0_da_9708_9683afd4.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; E:/C430_Test/db/c430_test.rom0_da_9708_9683afd4.hdl.mif                  ;         ;
; E:/C430_Test/db/shift_taps_ckm.tdf                      ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/shift_taps_ckm.tdf                                       ;         ;
; E:/C430_Test/db/altsyncram_t861.tdf                     ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/altsyncram_t861.tdf                                      ;         ;
; E:/C430_Test/db/add_sub_24e.tdf                         ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/add_sub_24e.tdf                                          ;         ;
; E:/C430_Test/db/cntr_p8h.tdf                            ; yes             ; Auto-Generated Megafunction                           ; E:/C430_Test/db/cntr_p8h.tdf                                             ;         ;
+---------------------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                 ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                         ;
+---------------------------------------------+-------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,977                                                                         ;
;                                             ;                                                                               ;
; Total combinational functions               ; 5427                                                                          ;
; Logic element usage by number of LUT inputs ;                                                                               ;
;     -- 4 input functions                    ; 2653                                                                          ;
;     -- 3 input functions                    ; 1501                                                                          ;
;     -- <=2 input functions                  ; 1273                                                                          ;
;                                             ;                                                                               ;
; Logic elements by mode                      ;                                                                               ;
;     -- normal mode                          ; 4509                                                                          ;
;     -- arithmetic mode                      ; 918                                                                           ;
;                                             ;                                                                               ;
; Total registers                             ; 4424                                                                          ;
;     -- Dedicated logic registers            ; 4384                                                                          ;
;     -- I/O registers                        ; 80                                                                            ;
;                                             ;                                                                               ;
; I/O pins                                    ; 227                                                                           ;
; Total memory bits                           ; 90533                                                                         ;
; Embedded Multiplier 9-bit elements          ; 4                                                                             ;
; Total PLLs                                  ; 3                                                                             ;
;     -- PLLs                                 ; 3                                                                             ;
;                                             ;                                                                               ;
; Maximum fan-out node                        ; PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 2750                                                                          ;
; Total fan-out                               ; 38666                                                                         ;
; Average fan-out                             ; 3.65                                                                          ;
+---------------------------------------------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                           ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Test_top                                                                                                         ; 5427 (1)          ; 4384 (0)     ; 90533       ; 4            ; 0       ; 2         ; 227  ; 0            ; |Test_top                                                                                                                                                                                                                                                     ;              ;
;    |DISP_FIFO:dispfifo|                                                                                           ; 102 (0)           ; 145 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo                                                                                                                                                                                                                                  ;              ;
;       |dcfifo_mixed_widths:dcfifo_mixed_widths_component|                                                         ; 102 (0)           ; 145 (0)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                                                                                                                                ;              ;
;          |dcfifo_bol1:auto_generated|                                                                             ; 102 (6)           ; 145 (48)     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated                                                                                                                                                     ;              ;
;             |a_gray2bin_7ib:wrptr_g_gray2bin|                                                                     ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:wrptr_g_gray2bin                                                                                                                     ;              ;
;             |a_gray2bin_7ib:ws_dgrp_gray2bin|                                                                     ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:ws_dgrp_gray2bin                                                                                                                     ;              ;
;             |a_graycounter_2lc:wrptr_g1p|                                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p                                                                                                                         ;              ;
;             |a_graycounter_577:rdptr_g1p|                                                                         ; 21 (21)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_577:rdptr_g1p                                                                                                                         ;              ;
;             |alt_synch_pipe_rld:rs_dgwp|                                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp                                                                                                                          ;              ;
;                |dffpipe_te9:dffpipe13|                                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe13                                                                                                    ;              ;
;             |alt_synch_pipe_uld:ws_dgrp|                                                                          ; 0 (0)             ; 22 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp                                                                                                                          ;              ;
;                |dffpipe_ue9:dffpipe16|                                                                            ; 0 (0)             ; 22 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe16                                                                                                    ;              ;
;             |altsyncram_4f11:fifo_ram|                                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|altsyncram_4f11:fifo_ram                                                                                                                            ;              ;
;             |cmpr_c66:rdempty_eq_comp1_lsb|                                                                       ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb                                                                                                                       ;              ;
;             |cntr_54e:cntr_b|                                                                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cntr_54e:cntr_b                                                                                                                                     ;              ;
;             |dffpipe_3dc:wraclr|                                                                                  ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr                                                                                                                                  ;              ;
;             |dffpipe_pe9:ws_brp|                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_brp                                                                                                                                  ;              ;
;             |dffpipe_pe9:ws_bwp|                                                                                  ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_bwp                                                                                                                                  ;              ;
;             |mux_j28:rdemp_eq_comp_lsb_mux|                                                                       ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                                                                                                                       ;              ;
;             |mux_j28:rdemp_eq_comp_msb_mux|                                                                       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                                                                                                                       ;              ;
;             |mux_j28:wrfull_eq_comp_lsb_mux|                                                                      ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                                                                                                                      ;              ;
;             |mux_j28:wrfull_eq_comp_msb_mux|                                                                      ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                                                                                                                      ;              ;
;    |DS1302Z_TOP:RTCt|                                                                                             ; 93 (47)           ; 84 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DS1302Z_TOP:RTCt                                                                                                                                                                                                                                    ;              ;
;       |DS1302_CTL:I_DS1302_CTL|                                                                                   ; 46 (46)           ; 42 (42)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL                                                                                                                                                                                                            ;              ;
;    |EXT_IO:EXT_IO|                                                                                                ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|EXT_IO:EXT_IO                                                                                                                                                                                                                                       ;              ;
;    |IR_TOP:IR_TOP|                                                                                                ; 100 (100)         ; 105 (105)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|IR_TOP:IR_TOP                                                                                                                                                                                                                                       ;              ;
;    |LCD_top:LCDt|                                                                                                 ; 344 (344)         ; 134 (134)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|LCD_top:LCDt                                                                                                                                                                                                                                        ;              ;
;    |LED_SW:LED_SW|                                                                                                ; 247 (247)         ; 205 (205)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|LED_SW:LED_SW                                                                                                                                                                                                                                       ;              ;
;    |NIOSTOP:NIOSTOP_inst|                                                                                         ; 2903 (1)          ; 2132 (0)     ; 55680       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst                                                                                                                                                                                                                                ;              ;
;       |LAN:the_LAN|                                                                                               ; 105 (105)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN                                                                                                                                                                                                                    ;              ;
;       |LAN_CS:the_LAN_CS|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_CS:the_LAN_CS                                                                                                                                                                                                              ;              ;
;       |LAN_CS_s1_arbitrator:the_LAN_CS_s1|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_CS_s1_arbitrator:the_LAN_CS_s1                                                                                                                                                                                             ;              ;
;       |LAN_RSTN:the_LAN_RSTN|                                                                                     ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_RSTN:the_LAN_RSTN                                                                                                                                                                                                          ;              ;
;       |LAN_RSTN_s1_arbitrator:the_LAN_RSTN_s1|                                                                    ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_RSTN_s1_arbitrator:the_LAN_RSTN_s1                                                                                                                                                                                         ;              ;
;       |LAN_nINT:the_LAN_nINT|                                                                                     ; 4 (4)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_nINT:the_LAN_nINT                                                                                                                                                                                                          ;              ;
;       |LAN_nINT_s1_arbitrator:the_LAN_nINT_s1|                                                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_nINT_s1_arbitrator:the_LAN_nINT_s1                                                                                                                                                                                         ;              ;
;       |LAN_spi_control_port_arbitrator:the_LAN_spi_control_port|                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port                                                                                                                                                                       ;              ;
;       |NET_EN:the_NET_EN|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|NET_EN:the_NET_EN                                                                                                                                                                                                              ;              ;
;       |NET_EN_s1_arbitrator:the_NET_EN_s1|                                                                        ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|NET_EN_s1_arbitrator:the_NET_EN_s1                                                                                                                                                                                             ;              ;
;       |NET_TESTDO:the_NET_TESTDO|                                                                                 ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|NET_TESTDO:the_NET_TESTDO                                                                                                                                                                                                      ;              ;
;       |NET_TESTDO_s1_arbitrator:the_NET_TESTDO_s1|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|NET_TESTDO_s1_arbitrator:the_NET_TESTDO_s1                                                                                                                                                                                     ;              ;
;       |NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch|                                      ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch                                                                                                                                                           ;              ;
;       |USBSD_RDO:the_USBSD_RDO|                                                                                   ; 4 (4)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RDO:the_USBSD_RDO                                                                                                                                                                                                        ;              ;
;       |USBSD_RDO_s1_arbitrator:the_USBSD_RDO_s1|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RDO_s1_arbitrator:the_USBSD_RDO_s1                                                                                                                                                                                       ;              ;
;       |USBSD_RVLD:the_USBSD_RVLD|                                                                                 ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RVLD:the_USBSD_RVLD                                                                                                                                                                                                      ;              ;
;       |USBSD_RVLD_s1_arbitrator:the_USBSD_RVLD_s1|                                                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USBSD_RVLD_s1_arbitrator:the_USBSD_RVLD_s1                                                                                                                                                                                     ;              ;
;       |USBSD_SEL:the_USBSD_SEL|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USBSD_SEL:the_USBSD_SEL                                                                                                                                                                                                        ;              ;
;       |USB_EN:the_USB_EN|                                                                                         ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_EN:the_USB_EN                                                                                                                                                                                                              ;              ;
;       |USB_EN_s1_arbitrator:the_USB_EN_s1|                                                                        ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_EN_s1_arbitrator:the_USB_EN_s1                                                                                                                                                                                             ;              ;
;       |USB_INT_I:the_USB_INT_I|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_INT_I:the_USB_INT_I                                                                                                                                                                                                        ;              ;
;       |USB_INT_I_s1_arbitrator:the_USB_INT_I_s1|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_INT_I_s1_arbitrator:the_USB_INT_I_s1                                                                                                                                                                                       ;              ;
;       |USB_SCK_O:the_USB_SCK_O|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SCK_O:the_USB_SCK_O                                                                                                                                                                                                        ;              ;
;       |USB_SCK_O_s1_arbitrator:the_USB_SCK_O_s1|                                                                  ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SCK_O_s1_arbitrator:the_USB_SCK_O_s1                                                                                                                                                                                       ;              ;
;       |USB_SCS_O:the_USB_SCS_O|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SCS_O:the_USB_SCS_O                                                                                                                                                                                                        ;              ;
;       |USB_SCS_O_s1_arbitrator:the_USB_SCS_O_s1|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SCS_O_s1_arbitrator:the_USB_SCS_O_s1                                                                                                                                                                                       ;              ;
;       |USB_SDI_O:the_USB_SDI_O|                                                                                   ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SDI_O:the_USB_SDI_O                                                                                                                                                                                                        ;              ;
;       |USB_SDI_O_s1_arbitrator:the_USB_SDI_O_s1|                                                                  ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SDI_O_s1_arbitrator:the_USB_SDI_O_s1                                                                                                                                                                                       ;              ;
;       |USB_SDO_I:the_USB_SDO_I|                                                                                   ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SDO_I:the_USB_SDO_I                                                                                                                                                                                                        ;              ;
;       |USB_SDO_I_s1_arbitrator:the_USB_SDO_I_s1|                                                                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|USB_SDO_I_s1_arbitrator:the_USB_SDO_I_s1                                                                                                                                                                                       ;              ;
;       |cpu:the_cpu|                                                                                               ; 1677 (1384)       ; 1385 (1200)  ; 46464       ; 4            ; 0       ; 2         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu                                                                                                                                                                                                                    ;              ;
;          |cpu_bht_module:cpu_bht|                                                                                 ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht                                                                                                                                                                                             ;              ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                   ;              ;
;                |altsyncram_bpf1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated                                                                                                                                    ;              ;
;          |cpu_ic_data_module:cpu_ic_data|                                                                         ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data                                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                           ; 1 (0)             ; 1 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                           ;              ;
;                |altsyncram_cjd1:auto_generated|                                                                   ; 1 (1)             ; 1 (1)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated                                                                                                                            ;              ;
;          |cpu_ic_tag_module:cpu_ic_tag|                                                                           ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag                                                                                                                                                                                       ;              ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                             ;              ;
;                |altsyncram_k5g1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 2944        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated                                                                                                                              ;              ;
;          |cpu_mult_cell:the_cpu_mult_cell|                                                                        ; 0 (0)             ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell                                                                                                                                                                                    ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                 ;              ;
;                |mult_add_mgr2:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated                                                                                                                    ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                            ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                  ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                 ;              ;
;                |mult_add_ogr2:auto_generated|                                                                     ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated                                                                                                                    ;              ;
;                   |ded_mult_ks81:ded_mult1|                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated|ded_mult_ks81:ded_mult1                                                                                            ;              ;
;          |cpu_nios2_oci:the_cpu_nios2_oci|                                                                        ; 216 (20)          ; 184 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci                                                                                                                                                                                    ;              ;
;             |cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|                                     ; 93 (0)            ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper                                                                                                                    ;              ;
;                |cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|                                    ; 7 (7)             ; 49 (45)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk                                                      ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ;              ;
;                |cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|                                          ; 82 (82)           ; 47 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                          ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                           ; 0 (0)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer        ;              ;
;                |sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|                                                 ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy                                                                   ;              ;
;             |cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|                                                       ; 10 (10)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg                                                                                                                                      ;              ;
;             |cpu_nios2_oci_break:the_cpu_nios2_oci_break|                                                         ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break                                                                                                                                        ;              ;
;             |cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|                                                         ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug                                                                                                                                        ;              ;
;             |cpu_nios2_ocimem:the_cpu_nios2_ocimem|                                                               ; 53 (53)           ; 44 (44)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem                                                                                                                                              ;              ;
;                |cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|                       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component                                                                   ;              ;
;                   |altsyncram:the_altsyncram|                                                                     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                         ;              ;
;                      |altsyncram_f572:auto_generated|                                                             ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated          ;              ;
;          |cpu_register_bank_a_module:cpu_register_bank_a|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                           ;              ;
;                |altsyncram_b7f1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated                                                                                                            ;              ;
;          |cpu_register_bank_b_module:cpu_register_bank_b|                                                         ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b                                                                                                                                                                     ;              ;
;             |altsyncram:the_altsyncram|                                                                           ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                           ;              ;
;                |altsyncram_c7f1:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated                                                                                                            ;              ;
;          |cpu_test_bench:the_cpu_test_bench|                                                                      ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench                                                                                                                                                                                  ;              ;
;          |lpm_add_sub:Add10|                                                                                      ; 66 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|lpm_add_sub:Add10                                                                                                                                                                                                  ;              ;
;             |add_sub_qvi:auto_generated|                                                                          ; 66 (66)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|lpm_add_sub:Add10|add_sub_qvi:auto_generated                                                                                                                                                                       ;              ;
;       |cpu_data_master_arbitrator:the_cpu_data_master|                                                            ; 250 (250)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu_data_master_arbitrator:the_cpu_data_master                                                                                                                                                                                 ;              ;
;       |cpu_instruction_master_arbitrator:the_cpu_instruction_master|                                              ; 107 (107)         ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master                                                                                                                                                                   ;              ;
;       |cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|                                                ; 41 (41)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module                                                                                                                                                                     ;              ;
;       |epcs:the_epcs|                                                                                             ; 116 (6)           ; 116 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs                                                                                                                                                                                                                  ;              ;
;          |altsyncram:the_boot_copier_rom|                                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom                                                                                                                                                                                   ;              ;
;             |altsyncram_sc31:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom|altsyncram_sc31:auto_generated                                                                                                                                                    ;              ;
;          |epcs_sub:the_epcs_sub|                                                                                  ; 110 (110)         ; 116 (116)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub                                                                                                                                                                                            ;              ;
;       |epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|                                              ; 24 (24)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port                                                                                                                                                                   ;              ;
;       |jtag_uart:the_jtag_uart|                                                                                   ; 145 (41)          ; 112 (13)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart                                                                                                                                                                                                        ;              ;
;          |alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|                                                          ; 53 (53)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic                                                                                                                                                          ;              ;
;          |jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|                                                              ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r                                                                                                                                                              ;              ;
;             |scfifo:rfifo|                                                                                        ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                       ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 26 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 14 (8)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                  ;              ;
;          |jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|                                                              ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w                                                                                                                                                              ;              ;
;             |scfifo:wfifo|                                                                                        ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo                                                                                                                                                 ;              ;
;                |scfifo_jr21:auto_generated|                                                                       ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated                                                                                                                      ;              ;
;                   |a_dpfifo_q131:dpfifo|                                                                          ; 25 (0)            ; 20 (0)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo                                                                                                 ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                    ; 13 (7)            ; 8 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state                                                                         ;              ;
;                         |cntr_do7:count_usedw|                                                                    ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw                                                    ;              ;
;                      |cntr_1ob:rd_ptr_count|                                                                      ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count                                                                           ;              ;
;                      |cntr_1ob:wr_ptr|                                                                            ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr                                                                                 ;              ;
;                      |dpram_nl21:FIFOram|                                                                         ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram                                                                              ;              ;
;                         |altsyncram_r1m1:altsyncram1|                                                             ; 0 (0)             ; 0 (0)        ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1                                                  ;              ;
;       |jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave|                                    ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave                                                                                                                                                         ;              ;
;       |pio_led:the_pio_led|                                                                                       ; 3 (3)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|pio_led:the_pio_led                                                                                                                                                                                                            ;              ;
;       |pio_led_s1_arbitrator:the_pio_led_s1|                                                                      ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|pio_led_s1_arbitrator:the_pio_led_s1                                                                                                                                                                                           ;              ;
;       |sdram:the_sdram|                                                                                           ; 271 (220)         ; 247 (157)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram                                                                                                                                                                                                                ;              ;
;          |sdram_input_efifo_module:the_sdram_input_efifo_module|                                                  ; 51 (51)           ; 90 (90)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module                                                                                                                                                          ;              ;
;       |sdram_s1_arbitrator:the_sdram_s1|                                                                          ; 110 (60)          ; 42 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1                                                                                                                                                                                               ;              ;
;          |rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|               ; 25 (25)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1                                                                                                      ;              ;
;          |rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1| ; 25 (25)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1                                                                                        ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|NIOSTOP:NIOSTOP_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                         ;              ;
;    |PLL1:PLL1|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL1:PLL1                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL1:PLL1|altpll:altpll_component                                                                                                                                                                                                                   ;              ;
;          |PLL1_altpll:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated                                                                                                                                                                                        ;              ;
;    |PLL2:PLL2|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL2:PLL2                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL2:PLL2|altpll:altpll_component                                                                                                                                                                                                                   ;              ;
;          |PLL2_altpll:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated                                                                                                                                                                                        ;              ;
;    |PLL3:PLL3|                                                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL3:PLL3                                                                                                                                                                                                                                           ;              ;
;       |altpll:altpll_component|                                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL3:PLL3|altpll:altpll_component                                                                                                                                                                                                                   ;              ;
;          |PLL3_altpll:auto_generated|                                                                             ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PLL3:PLL3|altpll:altpll_component|PLL3_altpll:auto_generated                                                                                                                                                                                        ;              ;
;    |PS2_TOP:PS2t|                                                                                                 ; 98 (98)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|PS2_TOP:PS2t                                                                                                                                                                                                                                        ;              ;
;    |UART_TOP:UARTt|                                                                                               ; 125 (14)          ; 82 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|UART_TOP:UARTt                                                                                                                                                                                                                                      ;              ;
;       |UART_RX:I_UART_RX|                                                                                         ; 50 (50)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|UART_TOP:UARTt|UART_RX:I_UART_RX                                                                                                                                                                                                                    ;              ;
;       |UART_TX:I_UART_TX|                                                                                         ; 61 (61)           ; 36 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX                                                                                                                                                                                                                    ;              ;
;    |audio_wm:audio_wm|                                                                                            ; 229 (229)         ; 225 (225)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|audio_wm:audio_wm                                                                                                                                                                                                                                   ;              ;
;    |ddr_top:ddrtop|                                                                                               ; 361 (54)          ; 482 (63)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop                                                                                                                                                                                                                                      ;              ;
;       |ddr_ctrl:ddrctrl|                                                                                          ; 178 (178)         ; 240 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl                                                                                                                                                                                                                     ;              ;
;          |ckoutp:ck_nout|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout                                                                                                                                                                                                      ;              ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                    ;              ;
;                |ddio_out_p9j:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                        ;              ;
;          |ckoutp:ck_pout|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout                                                                                                                                                                                                      ;              ;
;             |altddio_out:ALTDDIO_OUT_component|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                    ;              ;
;                |ddio_out_p9j:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated                                                                                                                                        ;              ;
;          |mybidir:mybidir0|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0                                                                                                                                                                                                    ;              ;
;             |altddio_bidir:ALTDDIO_BIDIR_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component                                                                                                                                                              ;              ;
;                |ddio_bidir_a4p:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated                                                                                                                                ;              ;
;          |mybidir:mybidir1|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1                                                                                                                                                                                                    ;              ;
;             |altddio_bidir:ALTDDIO_BIDIR_component|                                                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component                                                                                                                                                              ;              ;
;                |ddio_bidir_a4p:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated                                                                                                                                ;              ;
;          |mydq:mydq0|                                                                                             ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0                                                                                                                                                                                                          ;              ;
;             |mydq_dq_a6o:mydq_dq_a6o_component|                                                                   ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component                                                                                                                                                                        ;              ;
;          |mydq:mydq1|                                                                                             ; 0 (0)             ; 24 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1                                                                                                                                                                                                          ;              ;
;             |mydq_dq_a6o:mydq_dq_a6o_component|                                                                   ; 0 (0)             ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component                                                                                                                                                                        ;              ;
;       |ddr_rw:ddr_rw|                                                                                             ; 129 (129)         ; 179 (179)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw                                                                                                                                                                                                                        ;              ;
;    |dispctrl:dispctrl|                                                                                            ; 89 (89)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|dispctrl:dispctrl                                                                                                                                                                                                                                   ;              ;
;    |dpram_64w32_64r32:saaout_ram|                                                                                 ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|dpram_64w32_64r32:saaout_ram                                                                                                                                                                                                                        ;              ;
;       |altsyncram:altsyncram_component|                                                                           ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component                                                                                                                                                                                        ;              ;
;          |altsyncram_i5k1:auto_generated|                                                                         ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component|altsyncram_i5k1:auto_generated                                                                                                                                                         ;              ;
;    |seg7_led:seg7_led|                                                                                            ; 123 (123)         ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|seg7_led:seg7_led                                                                                                                                                                                                                                   ;              ;
;    |sld_hub:auto_hub|                                                                                             ; 122 (81)          ; 76 (48)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|sld_hub:auto_hub                                                                                                                                                                                                                                    ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                   ; 24 (24)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                            ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                 ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                          ;              ;
;    |vga_top:VGAt|                                                                                                 ; 91 (91)           ; 69 (69)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|vga_top:VGAt                                                                                                                                                                                                                                        ;              ;
;    |video_saa:video_saa|                                                                                          ; 383 (371)         ; 470 (461)    ; 37          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa                                                                                                                                                                                                                                 ;              ;
;       |altshift_taps:signy_rtl_0|                                                                                 ; 4 (0)             ; 4 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:signy_rtl_0                                                                                                                                                                                                       ;              ;
;          |shift_taps_1jm:auto_generated|                                                                          ; 4 (0)             ; 4 (1)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated                                                                                                                                                                         ;              ;
;             |altsyncram_uua1:altsyncram2|                                                                         ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|altsyncram_uua1:altsyncram2                                                                                                                                             ;              ;
;             |cntr_4pf:cntr1|                                                                                      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|cntr_4pf:cntr1                                                                                                                                                          ;              ;
;             |cntr_r8h:cntr3|                                                                                      ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|cntr_r8h:cntr3                                                                                                                                                          ;              ;
;       |altshift_taps:yuvwa1_rtl_0|                                                                                ; 8 (0)             ; 5 (0)        ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:yuvwa1_rtl_0                                                                                                                                                                                                      ;              ;
;          |shift_taps_0jm:auto_generated|                                                                          ; 8 (0)             ; 5 (1)        ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated                                                                                                                                                                        ;              ;
;             |altsyncram_0va1:altsyncram2|                                                                         ; 0 (0)             ; 0 (0)        ; 21          ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|altsyncram_0va1:altsyncram2                                                                                                                                            ;              ;
;             |cntr_6pf:cntr1|                                                                                      ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|cntr_6pf:cntr1                                                                                                                                                         ;              ;
;             |cntr_s8h:cntr3|                                                                                      ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Test_top|video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|cntr_s8h:cntr3                                                                                                                                                         ;              ;
+-------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; Name                                                                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|altsyncram_4f11:fifo_ram|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 2048         ; 16           ; 32768 ; None                            ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; cpu_bht_ram.mif                 ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ALTSYNCRAM                                                                                                                   ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                            ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated|ALTSYNCRAM                                                                                                                     ; AUTO ; Simple Dual Port ; 128          ; 23           ; 128          ; 23           ; 2944  ; cpu_ic_tag_ram.mif              ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 256          ; 32           ; 256          ; 32           ; 8192  ; cpu_ociram_default_contents.mif ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_a.mif                ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated|ALTSYNCRAM                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; cpu_rf_ram_b.mif                ;
; NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom|altsyncram_sc31:auto_generated|ALTSYNCRAM                                                                                                                                           ; AUTO ; ROM              ; 256          ; 32           ; --           ; --           ; 8192  ; epcs_boot_rom_synth.hex         ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                            ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None                            ;
; dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component|altsyncram_i5k1:auto_generated|ALTSYNCRAM                                                                                                                                                ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048  ; None                            ;
; video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|altsyncram_uua1:altsyncram2|ALTSYNCRAM                                                                                                                                    ; AUTO ; Simple Dual Port ; 2            ; 8            ; 2            ; 8            ; 16    ; None                            ;
; video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|altsyncram_0va1:altsyncram2|ALTSYNCRAM                                                                                                                                   ; AUTO ; Simple Dual Port ; 3            ; 7            ; 3            ; 7            ; 21    ; None                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+---------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                          ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------+----------------------------------+
; Vendor ; IP Core Name                  ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                  ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------+----------------------------------+
; Altera ; FIFO                          ; 12.0    ; N/A          ; N/A          ; |Test_top|DISP_FIFO:dispfifo                               ; E:/C430_Test/DISP_FIFO.v         ;
; Altera ; sopc                          ; 12.0    ; N/A          ; N/A          ; |Test_top|NIOSTOP:NIOSTOP_inst                             ; E:/C430_Test/niostop.v           ;
; Altera ; Nios II Processor (6AF7_00A2) ; N/A     ; Apr 2004     ; Licensed     ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu                 ; E:/C430_Test/cpu.v               ;
; Altera ; ALTPLL                        ; 12.0    ; N/A          ; N/A          ; |Test_top|PLL1:PLL1                                        ; E:/C430_Test/PLL1.vhd            ;
; Altera ; ALTPLL                        ; 12.0    ; N/A          ; N/A          ; |Test_top|PLL2:PLL2                                        ; E:/C430_Test/PLL2.vhd            ;
; Altera ; ALTPLL                        ; 12.0    ; N/A          ; N/A          ; |Test_top|PLL3:PLL3                                        ; E:/C430_Test/PLL3.v              ;
; Altera ; ALTDDIO_OUT                   ; 12.0    ; N/A          ; N/A          ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout   ; E:/C430_Test/ckoutp.v            ;
; Altera ; ALTDDIO_OUT                   ; 12.0    ; N/A          ; N/A          ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout   ; E:/C430_Test/ckoutp.v            ;
; Altera ; ALTDDIO_BIDIR                 ; 12.0    ; N/A          ; N/A          ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0 ; E:/C430_Test/mybidir.v           ;
; Altera ; ALTDDIO_BIDIR                 ; 12.0    ; N/A          ; N/A          ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1 ; E:/C430_Test/mybidir.v           ;
; Altera ; ALTDQ                         ; 12.0    ; N/A          ; N/A          ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0       ; E:/C430_Test/mydq.v              ;
; Altera ; ALTDQ                         ; 12.0    ; N/A          ; N/A          ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1       ; E:/C430_Test/mydq.v              ;
; Altera ; RAM: 2-PORT                   ; 12.0    ; N/A          ; N/A          ; |Test_top|dpram_64w32_64r32:saaout_ram                     ; E:/C430_Test/dpram_64w32_64r32.v ;
+--------+-------------------------------+---------+--------------+--------------+------------------------------------------------------------+----------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+--------------+-------------+---------------+---------------+----------------+--------------+---------------+---------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+----------------+----------------+-----------------+-----------------+---------------+---------------+-----------------+
; Name               ; ictrl.RFRSH_WT1 ; ictrl.RFRSH_WT ; ictrl.INIT_END ; ictrl.RW_RFRSH ; ictrl.RPCH_NOP ; ictrl.RACT_NOP ; ictrl.WPCH_NOP ; ictrl.WACT_NOP ; ictrl.RD_PCH ; ictrl.READS ; ictrl.RACTIVE ; ictrl.WRT_PCH ; ictrl.WPCH_PRE ; ictrl.WRITES ; ictrl.ACTIVES ; ictrl.WAIT_OP ; ictrl.LOAD_EMROCT2 ; ictrl.LOAD_EMROCT1 ; ictrl.LOAD_MRSDLL ; ictrl.INIT_RFRSH1 ; ictrl.INIT_PCH2 ; ictrl.LOAD_MRDLL1 ; ictrl.LOAD_EMR ; ictrl.LOAD_MRS ; ictrl.LOAD_EMRS ; ictrl.INIT_PCH1 ; ictrl.DRINIT1 ; ictrl.DRINIT0 ; ictrl.INIT_IDLE ;
+--------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+--------------+-------------+---------------+---------------+----------------+--------------+---------------+---------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+----------------+----------------+-----------------+-----------------+---------------+---------------+-----------------+
; ictrl.INIT_IDLE    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 0               ;
; ictrl.DRINIT0      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 1             ; 1               ;
; ictrl.DRINIT1      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 1             ; 0             ; 1               ;
; ictrl.INIT_PCH1    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 1               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_EMRS    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 1               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_MRS     ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 1              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_EMR     ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 1              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_MRDLL1  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 1                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.INIT_PCH2    ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 1               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.INIT_RFRSH1  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 1                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_MRSDLL  ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 1                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_EMROCT1 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 1                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.LOAD_EMROCT2 ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 1                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.WAIT_OP      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 1             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.ACTIVES      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 1             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.WRITES       ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 1            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.WPCH_PRE     ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 1              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.WRT_PCH      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 1             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RACTIVE      ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 1             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.READS        ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 1           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RD_PCH       ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.WACT_NOP     ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.WPCH_NOP     ; 0               ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RACT_NOP     ; 0               ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RPCH_NOP     ; 0               ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RW_RFRSH     ; 0               ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.INIT_END     ; 0               ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RFRSH_WT     ; 0               ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
; ictrl.RFRSH_WT1    ; 1               ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0            ; 0           ; 0             ; 0             ; 0              ; 0            ; 0             ; 0             ; 0                  ; 0                  ; 0                 ; 0                 ; 0               ; 0                 ; 0              ; 0              ; 0               ; 0               ; 0             ; 0             ; 1               ;
+--------------------+-----------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+--------------+-------------+---------------+---------------+----------------+--------------+---------------+---------------+--------------------+--------------------+-------------------+-------------------+-----------------+-------------------+----------------+----------------+-----------------+-----------------+---------------+---------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw|CTRL                                                  ;
+--------------+--------------+-------------+------------+-------------+-------------+-------------+-----------+
; Name         ; CTRL.DRRFRSH ; CTRL.DRREAD ; CTRL.DRWRT ; CTRL.DRWAIT ; CTRL.DRWRT2 ; CTRL.DRWRT1 ; CTRL.IDLE ;
+--------------+--------------+-------------+------------+-------------+-------------+-------------+-----------+
; CTRL.IDLE    ; 0            ; 0           ; 0          ; 0           ; 0           ; 0           ; 0         ;
; CTRL.DRWRT1  ; 0            ; 0           ; 0          ; 0           ; 0           ; 1           ; 1         ;
; CTRL.DRWRT2  ; 0            ; 0           ; 0          ; 0           ; 1           ; 0           ; 1         ;
; CTRL.DRWAIT  ; 0            ; 0           ; 0          ; 1           ; 0           ; 0           ; 1         ;
; CTRL.DRWRT   ; 0            ; 0           ; 1          ; 0           ; 0           ; 0           ; 1         ;
; CTRL.DRREAD  ; 0            ; 1           ; 0          ; 0           ; 0           ; 0           ; 1         ;
; CTRL.DRRFRSH ; 1            ; 0           ; 0          ; 0           ; 0           ; 0           ; 1         ;
+--------------+--------------+-------------+------------+-------------+-------------+-------------+-----------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX|UART_TX_CS                                                                                       ;
+------------------------+-------------------+----------------------+------------------------+----------------------+-----------------------+-----------------+
; Name                   ; UART_TX_CS.FINISH ; UART_TX_CS.SEND_STOP ; UART_TX_CS.SEND_PARITY ; UART_TX_CS.SEND_DATA ; UART_TX_CS.SEND_START ; UART_TX_CS.IDLE ;
+------------------------+-------------------+----------------------+------------------------+----------------------+-----------------------+-----------------+
; UART_TX_CS.IDLE        ; 0                 ; 0                    ; 0                      ; 0                    ; 0                     ; 0               ;
; UART_TX_CS.SEND_START  ; 0                 ; 0                    ; 0                      ; 0                    ; 1                     ; 1               ;
; UART_TX_CS.SEND_DATA   ; 0                 ; 0                    ; 0                      ; 1                    ; 0                     ; 1               ;
; UART_TX_CS.SEND_PARITY ; 0                 ; 0                    ; 1                      ; 0                    ; 0                     ; 1               ;
; UART_TX_CS.SEND_STOP   ; 0                 ; 1                    ; 0                      ; 0                    ; 0                     ; 1               ;
; UART_TX_CS.FINISH      ; 1                 ; 0                    ; 0                      ; 0                    ; 0                     ; 1               ;
+------------------------+-------------------+----------------------+------------------------+----------------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|DS1302Z_TOP:RTCt|RTC_FSM_CS                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------+---------------------+-----------------------+----------------------+--------------------+---------------------+---------------------+-------------------------+-------------------------+----------------------+---------------------+-----------------------+----------------------+--------------------+---------------------+---------------------+----------------------+
; Name                    ; RTC_FSM_CS.READ_DAY ; RTC_FSM_CS.READ_MONTH ; RTC_FSM_CS.READ_DATE ; RTC_FSM_CS.READ_HR ; RTC_FSM_CS.READ_MIN ; RTC_FSM_CS.INIT_SEC ; RTC_FSM_CS.INIT_TRICKLE ; RTC_FSM_CS.INIT_CONTROL ; RTC_FSM_CS.INIT_YEAR ; RTC_FSM_CS.INIT_DAY ; RTC_FSM_CS.INIT_MONTH ; RTC_FSM_CS.INIT_DATE ; RTC_FSM_CS.INIT_HR ; RTC_FSM_CS.INIT_MIN ; RTC_FSM_CS.READ_SEC ; RTC_FSM_CS.READ_YEAR ;
+-------------------------+---------------------+-----------------------+----------------------+--------------------+---------------------+---------------------+-------------------------+-------------------------+----------------------+---------------------+-----------------------+----------------------+--------------------+---------------------+---------------------+----------------------+
; RTC_FSM_CS.READ_SEC     ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                    ;
; RTC_FSM_CS.INIT_MIN     ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 1                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_HR      ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 1                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_DATE    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 1                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_MONTH   ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 1                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_DAY     ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 1                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_YEAR    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 1                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_CONTROL ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 1                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_TRICKLE ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 1                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.INIT_SEC     ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.READ_MIN     ; 0                   ; 0                     ; 0                    ; 0                  ; 1                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.READ_HR      ; 0                   ; 0                     ; 0                    ; 1                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.READ_DATE    ; 0                   ; 0                     ; 1                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.READ_MONTH   ; 0                   ; 1                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.READ_DAY     ; 1                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 0                    ;
; RTC_FSM_CS.READ_YEAR    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 0                   ; 0                       ; 0                       ; 0                    ; 0                   ; 0                     ; 0                    ; 0                  ; 0                   ; 1                   ; 1                    ;
+-------------------------+---------------------+-----------------------+----------------------+--------------------+---------------------+---------------------+-------------------------+-------------------------+----------------------+---------------------+-----------------------+----------------------+--------------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|SM_RTC_CS                                                ;
+---------------------+---------------------+---------------------+---------------------+----------------+--------------------+
; Name                ; SM_RTC_CS.READ_DATA ; SM_RTC_CS.SEND_DATA ; SM_RTC_CS.SEND_ADDR ; SM_RTC_CS.IDLE ; SM_RTC_CS.FINISHED ;
+---------------------+---------------------+---------------------+---------------------+----------------+--------------------+
; SM_RTC_CS.IDLE      ; 0                   ; 0                   ; 0                   ; 0              ; 0                  ;
; SM_RTC_CS.SEND_ADDR ; 0                   ; 0                   ; 1                   ; 1              ; 0                  ;
; SM_RTC_CS.SEND_DATA ; 0                   ; 1                   ; 0                   ; 1              ; 0                  ;
; SM_RTC_CS.READ_DATA ; 1                   ; 0                   ; 0                   ; 1              ; 0                  ;
; SM_RTC_CS.FINISHED  ; 0                   ; 0                   ; 0                   ; 1              ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+----------------+--------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |Test_top|IR_TOP:IR_TOP|ctrl                               ;
+----------------+----------------+-------------+-------------+--------------+
; Name           ; ctrl.IR_REPEAT ; ctrl.IR_END ; ctrl.IR_BIN ; ctrl.IR_IDLE ;
+----------------+----------------+-------------+-------------+--------------+
; ctrl.IR_IDLE   ; 0              ; 0           ; 0           ; 0            ;
; ctrl.IR_BIN    ; 0              ; 0           ; 1           ; 1            ;
; ctrl.IR_END    ; 0              ; 1           ; 0           ; 1            ;
; ctrl.IR_REPEAT ; 1              ; 0           ; 0           ; 1            ;
+----------------+----------------+-------------+-------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Test_top|audio_wm:audio_wm|i2c_ctrl                        ;
+-------------------+-------------------+------------------+------------------+
; Name              ; i2c_ctrl.I2C_IDLE ; i2c_ctrl.I2C_END ; i2c_ctrl.I2C_SET ;
+-------------------+-------------------+------------------+------------------+
; i2c_ctrl.I2C_IDLE ; 0                 ; 0                ; 0                ;
; i2c_ctrl.I2C_SET  ; 1                 ; 0                ; 1                ;
; i2c_ctrl.I2C_END  ; 1                 ; 1                ; 0                ;
+-------------------+-------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |Test_top|video_saa:video_saa|i2c_ctrl                      ;
+-------------------+-------------------+------------------+------------------+
; Name              ; i2c_ctrl.I2C_IDLE ; i2c_ctrl.I2C_END ; i2c_ctrl.I2C_SET ;
+-------------------+-------------------+------------------+------------------+
; i2c_ctrl.I2C_IDLE ; 0                 ; 0                ; 0                ;
; i2c_ctrl.I2C_SET  ; 1                 ; 0                ; 1                ;
; i2c_ctrl.I2C_END  ; 1                 ; 1                ; 0                ;
+-------------------+-------------------+------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Test_top|LCD_top:LCDt|dctrl                                               ;
+------------------+------------------+------------------+-----------------+-----------------+
; Name             ; dctrl.DISP_FRMW1 ; dctrl.DISP_FRMW0 ; dctrl.DISP_FRMI ; dctrl.DISP_IDLE ;
+------------------+------------------+------------------+-----------------+-----------------+
; dctrl.DISP_IDLE  ; 0                ; 0                ; 0               ; 0               ;
; dctrl.DISP_FRMI  ; 0                ; 0                ; 1               ; 1               ;
; dctrl.DISP_FRMW0 ; 0                ; 1                ; 0               ; 1               ;
; dctrl.DISP_FRMW1 ; 1                ; 0                ; 0               ; 1               ;
+------------------+------------------+------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|LCD_top:LCDt|pctrl                                                                                                         ;
+-----------------+---------------+---------------+----------------+---------------+---------------+----------------+-----------------+----------------+
; Name            ; pctrl.PAR_END ; pctrl.PAR_8MS ; pctrl.PAR_DLY1 ; pctrl.PAR_DLY ; pctrl.PAR_NXT ; pctrl.PAR_WAIT ; pctrl.PAR_WINIT ; pctrl.PAR_IDLE ;
+-----------------+---------------+---------------+----------------+---------------+---------------+----------------+-----------------+----------------+
; pctrl.PAR_IDLE  ; 0             ; 0             ; 0              ; 0             ; 0             ; 0              ; 0               ; 0              ;
; pctrl.PAR_WINIT ; 0             ; 0             ; 0              ; 0             ; 0             ; 0              ; 1               ; 1              ;
; pctrl.PAR_WAIT  ; 0             ; 0             ; 0              ; 0             ; 0             ; 1              ; 0               ; 1              ;
; pctrl.PAR_NXT   ; 0             ; 0             ; 0              ; 0             ; 1             ; 0              ; 0               ; 1              ;
; pctrl.PAR_DLY   ; 0             ; 0             ; 0              ; 1             ; 0             ; 0              ; 0               ; 1              ;
; pctrl.PAR_DLY1  ; 0             ; 0             ; 1              ; 0             ; 0             ; 0              ; 0               ; 1              ;
; pctrl.PAR_8MS   ; 0             ; 1             ; 0              ; 0             ; 0             ; 0              ; 0               ; 1              ;
; pctrl.PAR_END   ; 1             ; 0             ; 0              ; 0             ; 0             ; 0              ; 0               ; 1              ;
+-----------------+---------------+---------------+----------------+---------------+---------------+----------------+-----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|LCD_top:LCDt|wctrl                                                                                                                                                ;
+----------------+---------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+---------------+--------------+--------------+
; Name           ; wctrl.W_WTPIX ; wctrl.W_END4 ; wctrl.W_END3 ; wctrl.W_END2 ; wctrl.W_END1 ; wctrl.W_SETWR3 ; wctrl.W_SETWR2 ; wctrl.W_SETWR1 ; wctrl.W_SETWR ; wctrl.W_INIT ; wctrl.W_IDLE ;
+----------------+---------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+---------------+--------------+--------------+
; wctrl.W_IDLE   ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0             ; 0            ; 0            ;
; wctrl.W_INIT   ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0             ; 1            ; 1            ;
; wctrl.W_SETWR  ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 1             ; 0            ; 1            ;
; wctrl.W_SETWR1 ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 1              ; 0             ; 0            ; 1            ;
; wctrl.W_SETWR2 ; 0             ; 0            ; 0            ; 0            ; 0            ; 0              ; 1              ; 0              ; 0             ; 0            ; 1            ;
; wctrl.W_SETWR3 ; 0             ; 0            ; 0            ; 0            ; 0            ; 1              ; 0              ; 0              ; 0             ; 0            ; 1            ;
; wctrl.W_END1   ; 0             ; 0            ; 0            ; 0            ; 1            ; 0              ; 0              ; 0              ; 0             ; 0            ; 1            ;
; wctrl.W_END2   ; 0             ; 0            ; 0            ; 1            ; 0            ; 0              ; 0              ; 0              ; 0             ; 0            ; 1            ;
; wctrl.W_END3   ; 0             ; 0            ; 1            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0             ; 0            ; 1            ;
; wctrl.W_END4   ; 0             ; 1            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0             ; 0            ; 1            ;
; wctrl.W_WTPIX  ; 1             ; 0            ; 0            ; 0            ; 0            ; 0              ; 0              ; 0              ; 0             ; 0            ; 1            ;
+----------------+---------------+--------------+--------------+--------------+--------------+----------------+----------------+----------------+---------------+--------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|LCD_top:LCDt|ctrl                                                                                                         ;
+---------------+-------------+-------------+--------------+-------------+--------------+--------------+---------------+---------------+--------------+
; Name          ; ctrl.DE_LAY ; ctrl.WT_PIX ; ctrl.WRT_PIX ; ctrl.WT_PAR ; ctrl.SET_PAR ; ctrl.SET_RST ; ctrl.LCD_INIT ; ctrl.LCD_IDLE ; ctrl.DE_LAY1 ;
+---------------+-------------+-------------+--------------+-------------+--------------+--------------+---------------+---------------+--------------+
; ctrl.LCD_IDLE ; 0           ; 0           ; 0            ; 0           ; 0            ; 0            ; 0             ; 0             ; 0            ;
; ctrl.LCD_INIT ; 0           ; 0           ; 0            ; 0           ; 0            ; 0            ; 1             ; 1             ; 0            ;
; ctrl.SET_RST  ; 0           ; 0           ; 0            ; 0           ; 0            ; 1            ; 0             ; 1             ; 0            ;
; ctrl.SET_PAR  ; 0           ; 0           ; 0            ; 0           ; 1            ; 0            ; 0             ; 1             ; 0            ;
; ctrl.WT_PAR   ; 0           ; 0           ; 0            ; 1           ; 0            ; 0            ; 0             ; 1             ; 0            ;
; ctrl.WRT_PIX  ; 0           ; 0           ; 1            ; 0           ; 0            ; 0            ; 0             ; 1             ; 0            ;
; ctrl.WT_PIX   ; 0           ; 1           ; 0            ; 0           ; 0            ; 0            ; 0             ; 1             ; 0            ;
; ctrl.DE_LAY   ; 1           ; 0           ; 0            ; 0           ; 0            ; 0            ; 0             ; 1             ; 0            ;
; ctrl.DE_LAY1  ; 0           ; 0           ; 0            ; 0           ; 0            ; 0            ; 0             ; 1             ; 1            ;
+---------------+-------------+-------------+--------------+-------------+--------------+--------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next                        ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_state                                                                                                                                ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_next ;
+------------+------------+------------+------------+-------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000        ;
+------------+------------+------------+------------+-------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                 ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                 ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                 ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                 ;
+------------+------------+------------+------------+-------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_state                          ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                  ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                           ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                           ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                           ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                           ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                           ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                           ;
+------------+------------+------------+------------+------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                               ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch|data_out                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]        ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch|data_in_d1                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer|din_s1         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                  ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                                                                                      ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                         ; yes                                                              ; yes                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                       ; Reason for Removal                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace|itm[0..35]                                                                           ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|dqs_l                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|cmd[3]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; DS1302Z_TOP:RTCt|OP_ADDR[7]                                                                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; DS1302Z_TOP:RTCt|OP_ADDR[5,6]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; DS1302Z_TOP:RTCt|DATA_W[0..7]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|signy[8]                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|signy1[8]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|signy2[8]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|signy3[8]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|vd96[0..4]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|ud80[0..3]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|ud192[0..5]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|ud6[0]                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; LCD_top:LCDt|dlyback[1,2]                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; LCD_top:LCDt|lcd_rd                                                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; LCD_top:LCDt|wdata[14]                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_addr[4,5]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[3..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[3..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_wrap                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto0                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|USB_SDO_I:the_USB_SDO_I|readdata[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|USB_INT_I:the_USB_INT_I|readdata[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|USB_EN:the_USB_EN|readdata[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|USBSD_SEL:the_USBSD_SEL|readdata[1..31]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|NET_EN:the_NET_EN|readdata[1..31]                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|LAN_nINT:the_LAN_nINT|readdata[1..31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated|pll_lock_sync                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                          ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|mem_cs_n                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|trc_jtag_addr[0..16]                                                                         ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|drwnum[5]                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|drrnum[5..7]                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; audio_wm:audio_wm|i2c_waddr[0,5..7]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; audio_wm:audio_wm|i2c_wdata[7]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|i2c_waddr[5,7]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_bwp|dffe12a[10]                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_brp|dffe12a[10]                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst1                                                                                                     ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|clr_break_line                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[5]                                                                       ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[6]                                                                       ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[7]                                                                       ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[8]                                                                       ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[9]                                                                       ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[10]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[11]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[12]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[13]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[14]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[15]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[16]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[17]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[18]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[19]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[21]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[22]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[23]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[24]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[25]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[20]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[27]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[28]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[29]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[30]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[31]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[26]                                                                      ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[3]                                                                       ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[4]                                                                       ;
; ddr_top:ddrtop|vfifoclr                                                                                                                                                                             ; Merged with ddr_top:ddrtop|vfifofrmi                                                                                                                                                                            ;
; video_saa:video_saa|ud6[10]                                                                                                                                                                         ; Merged with video_saa:video_saa|signu1[7]                                                                                                                                                                       ;
; video_saa:video_saa|ud192[15]                                                                                                                                                                       ; Merged with video_saa:video_saa|signu1[7]                                                                                                                                                                       ;
; video_saa:video_saa|ud80[14]                                                                                                                                                                        ; Merged with video_saa:video_saa|signu1[7]                                                                                                                                                                       ;
; video_saa:video_saa|ud80[5]                                                                                                                                                                         ; Merged with video_saa:video_saa|signu1[1]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[1]                                                                                                                                                                          ; Merged with video_saa:video_saa|signu1[0]                                                                                                                                                                       ;
; video_saa:video_saa|ud192[6]                                                                                                                                                                        ; Merged with video_saa:video_saa|signu1[0]                                                                                                                                                                       ;
; video_saa:video_saa|ud80[4]                                                                                                                                                                         ; Merged with video_saa:video_saa|signu1[0]                                                                                                                                                                       ;
; video_saa:video_saa|vd96[14]                                                                                                                                                                        ; Merged with video_saa:video_saa|signv1[7]                                                                                                                                                                       ;
; video_saa:video_saa|vd96[5]                                                                                                                                                                         ; Merged with video_saa:video_saa|signv1[0]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[9]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[14]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[8]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[13]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[7]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[12]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[6]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[11]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[5]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[10]                                                                                                                                                                       ;
; video_saa:video_saa|ud6[4]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[9]                                                                                                                                                                        ;
; video_saa:video_saa|ud6[3]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[8]                                                                                                                                                                        ;
; video_saa:video_saa|ud6[2]                                                                                                                                                                          ; Merged with video_saa:video_saa|ud192[7]                                                                                                                                                                        ;
; LED_SW:LED_SW|dispext                                                                                                                                                                               ; Merged with LED_SW:LED_SW|disptype[1]                                                                                                                                                                           ;
; dispctrl:dispctrl|tmpdata[11..14]                                                                                                                                                                   ; Merged with dispctrl:dispctrl|tmpdata[15]                                                                                                                                                                       ;
; dispctrl:dispctrl|tmpdata[5..9]                                                                                                                                                                     ; Merged with dispctrl:dispctrl|tmpdata[10]                                                                                                                                                                       ;
; dispctrl:dispctrl|tmpdata[0..3]                                                                                                                                                                     ; Merged with dispctrl:dispctrl|tmpdata[4]                                                                                                                                                                        ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_addr[0..3,6..11]                                                                                                                                             ; Merged with NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_addr[12]                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|d1_epcs_epcs_control_port_end_xfer                                                                                ; Merged with NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|d1_reasons_to_wait                                                                                                ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_cpu_jtag_debug_module_end_xfer                                                                                   ; Merged with NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|d1_reasons_to_wait                                                                                                  ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|drwnum[1..4]                                                                                                                                                           ; Merged with ddr_top:ddrtop|ddr_rw:ddr_rw|drwnum[0]                                                                                                                                                              ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|drrnum[1..4]                                                                                                                                                           ; Merged with ddr_top:ddrtop|ddr_rw:ddr_rw|drrnum[0]                                                                                                                                                              ;
; seg7_led:seg7_led|timecnt[16]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[16]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[15]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[15]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[14]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[14]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[13]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[13]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[12]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[12]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[11]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[11]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[10]                                                                                                                                                                       ; Merged with dispctrl:dispctrl|timecnt[10]                                                                                                                                                                       ;
; seg7_led:seg7_led|timecnt[9]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[9]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[8]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[8]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[7]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[7]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[6]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[6]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[5]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[5]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[4]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[4]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[3]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[3]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[2]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[2]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[1]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[1]                                                                                                                                                                        ;
; seg7_led:seg7_led|timecnt[0]                                                                                                                                                                        ; Merged with dispctrl:dispctrl|timecnt[0]                                                                                                                                                                        ;
; seg7_led:seg7_led|time1ms                                                                                                                                                                           ; Merged with dispctrl:dispctrl|time1ms                                                                                                                                                                           ;
; video_saa:video_saa|clkcnt[8]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[8]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[7]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[7]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[6]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[6]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[5]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[5]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[4]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[4]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[3]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[3]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[2]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[2]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[1]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[1]                                                                                                                                                                         ;
; video_saa:video_saa|clkcnt[0]                                                                                                                                                                       ; Merged with audio_wm:audio_wm|clkcnt[0]                                                                                                                                                                         ;
; audio_wm:audio_wm|i2c_wdata[6]                                                                                                                                                                      ; Merged with audio_wm:audio_wm|i2c_wdata[3]                                                                                                                                                                      ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_6                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_6                                               ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_5                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_5                                               ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_4                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_4                                               ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_3                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_3                                               ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_2                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_2                                               ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_1                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_1                                               ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|full_0                                 ; Merged with NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|full_0                                               ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_ctrl_jmp_direct                                                                                                                                                  ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_ctrl_a_not_src                                                                                                                                                   ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_ctrl_b_not_src                                                                                                                                                   ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_ctrl_b_is_dst                                                                                                                                                    ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_rdv_counter[0]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[0]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[0]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; video_saa:video_saa|vd7[0]                                                                                                                                                                          ; Merged with video_saa:video_saa|signv1[0]                                                                                                                                                                       ;
; PS2_TOP:PS2t|DATA_SHIFT[16..23]                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_arb_share_counter[1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_slavearbiterlockenable                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_epcs_control_port                                            ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_epcs_control_port                                                   ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module                                                      ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_instruction_master_granted_slave_cpu_jtag_debug_module                                               ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_arb_share_counter[0]                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_reg_firsttransfer                                                                          ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_saved_chosen_master_vector[1]                                                              ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[0]                                                                          ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                             ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                 ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl~16                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl~17                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl~18                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl~19                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl~20                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|CTRL~11                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|CTRL~12                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|CTRL~13                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|CTRL~14                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; UART_TOP:UARTt|UART_TX:I_UART_TX|UART_TX_CS~4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; UART_TOP:UARTt|UART_TX:I_UART_TX|UART_TX_CS~5                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; UART_TOP:UARTt|UART_TX:I_UART_TX|UART_TX_CS~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; DS1302Z_TOP:RTCt|RTC_FSM_CS~4                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; DS1302Z_TOP:RTCt|RTC_FSM_CS~5                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; DS1302Z_TOP:RTCt|RTC_FSM_CS~6                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; DS1302Z_TOP:RTCt|RTC_FSM_CS~7                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|SM_RTC_CS~4                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|SM_RTC_CS~5                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; IR_TOP:IR_TOP|ctrl~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; IR_TOP:IR_TOP|ctrl~9                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; IR_TOP:IR_TOP|ctrl~10                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; audio_wm:audio_wm|i2c_ctrl~9                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                     ;
; video_saa:video_saa|i2c_ctrl~9                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|dctrl~8                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|dctrl~9                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|dctrl~10                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|pctrl~12                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|pctrl~13                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|pctrl~14                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|pctrl~15                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|wctrl~15                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|wctrl~16                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|wctrl~17                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|wctrl~18                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|ctrl~13                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|ctrl~14                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; LCD_top:LCDt|ctrl~15                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next~9                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next~10                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next~13                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next~14                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_next~16                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_next~4                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_next~5                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_next~6                                                                                                                                                       ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_state~14                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_state~15                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_state~16                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl.LOAD_EMR                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl.LOAD_MRDLL1                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl.LOAD_EMROCT1                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl.LOAD_EMROCT2                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.011 ; Merged with NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|ictrl.RPCH_NOP                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                          ;
; dispctrl:dispctrl|tmscnt[0]                                                                                                                                                                         ; Merged with seg7_led:seg7_led|ledsel[0]                                                                                                                                                                         ;
; audio_wm:audio_wm|clkcnt[0]                                                                                                                                                                         ; Merged with dispctrl:dispctrl|timecnt[0]                                                                                                                                                                        ;
; ddr_top:ddrtop|ddr_rw:ddr_rw|wcnt[6,7]                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                     ;
; Total Number of Removed Registers = 580                                                                                                                                                             ;                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_latency_counter                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_slavearbiterlockenable,                                                                    ;
;                                                                                                                                                                                                   ; due to stuck port data_in ; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_slavearbiterlockenable,                                                                       ;
;                                                                                                                                                                                                   ;                           ; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|last_cycle_cpu_instruction_master_granted_slave_epcs_epcs_control_port,                                           ;
;                                                                                                                                                                                                   ;                           ; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|last_cycle_cpu_data_master_granted_slave_epcs_epcs_control_port,                                                  ;
;                                                                                                                                                                                                   ;                           ; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|last_cycle_cpu_data_master_granted_slave_cpu_jtag_debug_module,                                                     ;
;                                                                                                                                                                                                   ;                           ; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_saved_chosen_master_vector[1],                                                             ;
;                                                                                                                                                                                                   ;                           ; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[1]                                                                 ;
; video_saa:video_saa|signy[8]                                                                                                                                                                      ; Stuck at GND              ; video_saa:video_saa|signy1[8], video_saa:video_saa|signy2[8],                                                                                                                                       ;
;                                                                                                                                                                                                   ; due to stuck port data_in ; video_saa:video_saa|signy3[8]                                                                                                                                                                       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                       ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_break,                                                                              ;
;                                                                                                                                                                                                   ; due to stuck port data_in ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigbrktype                                                                            ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|xbrk_break                                                                             ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto0,                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                             ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[29]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[29]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[28]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[28]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[27]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[27]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[26]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[26]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[25]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[25]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[24]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[24]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[23]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[23]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[22]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[22]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[21]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[21]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[20]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[20]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[19]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[19]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[18]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[18]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[17]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[17]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[16]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[16]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[15]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[15]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[14]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[14]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[13]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[13]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[12]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[12]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[11]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[11]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[10]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[10]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[9]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[9]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[8]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[8]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[7]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[7]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[6]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[6]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[5]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[5]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[4]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[4]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[3]                                                                                                                                          ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[3]                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_ctrl_br_always_pred_taken                                                                                                                                      ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_ctrl_br_always_pred_taken                                                                                                                                        ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk|dbrk_goto1                                                                             ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|trigger_state                                                                          ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|cmd[3]                                                                                                                                                            ; Stuck at GND              ; ddr_top:ddrtop|ddr_ctrl:ddrctrl|mem_cs_n                                                                                                                                                            ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[31]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[31]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[30]                                                                                                                                         ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_control_reg_rddata[30]                                                                                                                                           ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_arb_share_counter[1]                                                                     ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_reg_firsttransfer                                                                          ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter[1]                                                                        ; Stuck at GND              ; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_reg_firsttransfer                                                                             ;
;                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                                     ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize~3 ; Lost Fanouts              ; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|DRsize.101 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4384  ;
; Number of registers using Synchronous Clear  ; 461   ;
; Number of registers using Synchronous Load   ; 267   ;
; Number of registers using Asynchronous Clear ; 3988  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2434  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                 ; Fan out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; vga_top:VGAt|frmdtmp[2]                                                                                                                                                           ; 4       ;
; vga_top:VGAt|frmdtmp[5]                                                                                                                                                           ; 4       ;
; vga_top:VGAt|frmdtmp[6]                                                                                                                                                           ; 4       ;
; UART_TOP:UARTt|BYTE_CNT[2]                                                                                                                                                        ; 8       ;
; UART_TOP:UARTt|BYTE_CNT[3]                                                                                                                                                        ; 8       ;
; UART_TOP:UARTt|BYTE_CNT[1]                                                                                                                                                        ; 8       ;
; UART_TOP:UARTt|BYTE_CNT[4]                                                                                                                                                        ; 10      ;
; NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|epcs_slave_select_reg[0]                                                                                                 ; 2       ;
; NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|stateZero                                                                                                                ; 1       ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|mem_ras_n                                                                                                                                         ; 1       ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|mem_we_n                                                                                                                                          ; 1       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_cmd[3]                                                                                                                                     ; 1       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_cmd[2]                                                                                                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_cmd[1]                                                                                                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_cmd[0]                                                                                                                                     ; 2       ;
; LCD_top:LCDt|lcd_rst                                                                                                                                                              ; 2       ;
; LCD_top:LCDt|lcd_cs                                                                                                                                                               ; 2       ;
; LCD_top:LCDt|lcd_rs                                                                                                                                                               ; 4       ;
; LCD_top:LCDt|lcd_wr                                                                                                                                                               ; 3       ;
; video_saa:video_saa|i2c_sclk                                                                                                                                                      ; 1       ;
; audio_wm:audio_wm|i2c_sclk                                                                                                                                                        ; 1       ;
; audio_wm:audio_wm|i2c_sdat                                                                                                                                                        ; 3       ;
; UART_TOP:UARTt|UART_TX:I_UART_TX|UART_TX_O                                                                                                                                        ; 1       ;
; vga_top:VGAt|vga_hs                                                                                                                                                               ; 4       ;
; vga_top:VGAt|vga_vs                                                                                                                                                               ; 1       ;
; NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|epcs_slave_select_holding_reg[0]                                                                                         ; 1       ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|fifo_contains_ones_n ; 17      ;
; NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_arb_addend[0]                                                            ; 6       ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|cmd[2]                                                                                                                                            ; 1       ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|cmd[1]                                                                                                                                            ; 1       ;
; ddr_top:ddrtop|ddr_ctrl:ddrctrl|cmd[0]                                                                                                                                            ; 1       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_cmd[3]                                                                                                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_addr[12]                                                                                                                                   ; 11      ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_cmd[2]                                                                                                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_cmd[1]                                                                                                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|i_cmd[0]                                                                                                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest                                                                                   ; 13      ;
; NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_addend[0]                                                               ; 5       ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|fifo_contains_ones_n               ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                                      ; 6       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_pipe_flush                                                                                                                                     ; 52      ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|refresh_counter[13]                                                                                                                          ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|refresh_counter[10]                                                                                                                          ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|refresh_counter[9]                                                                                                                           ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|refresh_counter[8]                                                                                                                           ; 2       ;
; NIOSTOP:NIOSTOP_inst|sdram:the_sdram|refresh_counter[4]                                                                                                                           ; 2       ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|av_waitrequest                                                                                                                       ; 2       ;
; DS1302Z_TOP:RTCt|OP_WR                                                                                                                                                            ; 5       ;
; DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|RTC_BUSY                                                                                                                                 ; 2       ;
; LED_SW:LED_SW|sw4rsp                                                                                                                                                              ; 2       ;
; LED_SW:LED_SW|sw1rsp                                                                                                                                                              ; 2       ;
; LED_SW:LED_SW|sw2rsp                                                                                                                                                              ; 2       ;
; LED_SW:LED_SW|sw3rsp                                                                                                                                                              ; 2       ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                               ; 11      ;
; video_saa:video_saa|i2c_sdat                                                                                                                                                      ; 1       ;
; video_saa:video_saa|i2c_oe                                                                                                                                                        ; 1       ;
; NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_reg_firsttransfer                                                                                                  ; 1       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|hbreak_enabled                                                                                                                                   ; 12      ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|rdemp_eq_comp_lsb_aeb                                                             ; 2       ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|rdemp_eq_comp_msb_aeb                                                             ; 2       ;
; UART_TOP:UARTt|UART_TX_DATA[0]                                                                                                                                                    ; 1       ;
; UART_TOP:UARTt|UART_RX:I_UART_RX|START_REG[0]                                                                                                                                     ; 3       ;
; UART_TOP:UARTt|UART_RX:I_UART_RX|START_REG[1]                                                                                                                                     ; 2       ;
; PS2_TOP:PS2t|PS2_CLK_REG[0]                                                                                                                                                       ; 3       ;
; PS2_TOP:PS2t|PS2_CLK_REG[1]                                                                                                                                                       ; 2       ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|t_dav                                                                                                                                ; 3       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|ic_tag_clr_valid_bits                                                                                                                            ; 1       ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                            ; 7       ;
; UART_TOP:UARTt|UART_TX_DATA[1]                                                                                                                                                    ; 1       ;
; UART_TOP:UARTt|BYTE_CNT[0]                                                                                                                                                        ; 9       ;
; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                   ; 3       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|A_wr_dst_reg_from_M                                                                                                                              ; 66      ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[2]                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                     ; 2       ;
; NIOSTOP:NIOSTOP_inst|cpu:the_cpu|clr_break_line                                                                                                                                   ; 5       ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                               ; 4       ;
; DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                                         ; 1       ;
; UART_TOP:UARTt|UART_TX_DATA[2]                                                                                                                                                    ; 1       ;
; NIOSTOP:NIOSTOP_inst|LAN:the_LAN|spi_slave_select_reg[0]                                                                                                                          ; 1       ;
; UART_TOP:UARTt|UART_TX_DATA[3]                                                                                                                                                    ; 1       ;
; NIOSTOP:NIOSTOP_inst|LAN:the_LAN|spi_slave_select_holding_reg[0]                                                                                                                  ; 1       ;
; UART_TOP:UARTt|UART_TX_DATA[4]                                                                                                                                                    ; 1       ;
; UART_TOP:UARTt|UART_TX_DATA[5]                                                                                                                                                    ; 1       ;
; UART_TOP:UARTt|UART_TX_DATA[6]                                                                                                                                                    ; 1       ;
; video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|dffe4                                                                                                ; 7       ;
; UART_TOP:UARTt|UART_TX_DATA[7]                                                                                                                                                    ; 1       ;
; video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|dffe4                                                                                                 ; 8       ;
; sld_hub:auto_hub|tdo                                                                                                                                                              ; 2       ;
; Total number of inverted registers = 89                                                                                                                                           ;         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                     ;
+----------------------------------+----------------------------------+------------+
; Register Name                    ; Megafunction                     ; Type       ;
+----------------------------------+----------------------------------+------------+
; video_saa:video_saa|yuvwa5[0..6] ; video_saa:video_saa|yuvwa1_rtl_0 ; SHIFT_TAPS ;
; video_saa:video_saa|yuvwa4[0..6] ; video_saa:video_saa|yuvwa1_rtl_0 ; SHIFT_TAPS ;
; video_saa:video_saa|yuvwa3[0..6] ; video_saa:video_saa|yuvwa1_rtl_0 ; SHIFT_TAPS ;
; video_saa:video_saa|yuvwa2[0..6] ; video_saa:video_saa|yuvwa1_rtl_0 ; SHIFT_TAPS ;
; video_saa:video_saa|yuvwa1[0..6] ; video_saa:video_saa|yuvwa1_rtl_0 ; SHIFT_TAPS ;
; video_saa:video_saa|signy3[0..7] ; video_saa:video_saa|signy_rtl_0  ; SHIFT_TAPS ;
; video_saa:video_saa|signy2[0..7] ; video_saa:video_saa|signy_rtl_0  ; SHIFT_TAPS ;
; video_saa:video_saa|signy1[0..7] ; video_saa:video_saa|signy_rtl_0  ; SHIFT_TAPS ;
; video_saa:video_saa|signy[0..7]  ; video_saa:video_saa|signy_rtl_0  ; SHIFT_TAPS ;
+----------------------------------+----------------------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX|BIT_CNT[0]                                                                                                                                                     ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|DS1302Z_TOP:RTCt|TIME_CNT[3]                                                                                                                                                                    ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|TIME_CNT[2]                                                                                                                                            ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|vga_top:VGAt|vga_b[2]                                                                                                                                                                           ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Test_top|vga_top:VGAt|vga_b[1]                                                                                                                                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|vga_top:VGAt|vga_g[0]                                                                                                                                                                           ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Test_top|vga_top:VGAt|vga_g[4]                                                                                                                                                                           ;                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Test_top|LED_SW:LED_SW|seg7_dusbsd[11]                                                                                                                                                                   ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX|SHIFT_DATA[0]                                                                                                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX|SHIFT_DATA[8]                                                                                                                                                  ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[3]                                                                                             ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Test_top|PS2_TOP:PS2t|BIT_SHIFT[5]                                                                                                                                                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Test_top|PS2_TOP:PS2t|TIME_CNT[8]                                                                                                                                                                        ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |Test_top|UART_TOP:UARTt|UART_RX:I_UART_RX|TIME_CNT[9]                                                                                                                                                    ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Test_top|LED_SW:LED_SW|rspcnt1[5]                                                                                                                                                                        ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Test_top|LED_SW:LED_SW|rspcnt2[17]                                                                                                                                                                       ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Test_top|LED_SW:LED_SW|rspcnt3[4]                                                                                                                                                                        ;                            ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; |Test_top|LED_SW:LED_SW|rspcnt4[16]                                                                                                                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                               ;                            ;
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_iw[22]                                                                                                                                                       ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Test_top|LED_SW:LED_SW|brspcnt2[11]                                                                                                                                                                      ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Test_top|LED_SW:LED_SW|brspcnt3[9]                                                                                                                                                                       ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |Test_top|LED_SW:LED_SW|brspcnt6[4]                                                                                                                                                                       ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|A_slow_inst_result[8]                                                                                                                                          ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|A_slow_inst_result[29]                                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|video_saa:video_saa|vin0_wcnt[4]                                                                                                                                                                ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|video_saa:video_saa|vin0_wa00[1]                                                                                                                                                                ;                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; |Test_top|video_saa:video_saa|rowrspcnt[9]                                                                                                                                                                ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Test_top|video_saa:video_saa|bdata[7]                                                                                                                                                                    ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Test_top|video_saa:video_saa|gdata[6]                                                                                                                                                                    ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Test_top|video_saa:video_saa|rdata[3]                                                                                                                                                                    ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|vga_top:VGAt|vga_r[2]                                                                                                                                                                           ;                            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; |Test_top|vga_top:VGAt|vga_r[7]                                                                                                                                                                           ;                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; |Test_top|UART_TOP:UARTt|UART_TX:I_UART_TX|TIME_CNT[5]                                                                                                                                                    ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Test_top|video_saa:video_saa|i2c_cnt[0]                                                                                                                                                                  ;                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Test_top|audio_wm:audio_wm|i2c_cnt[5]                                                                                                                                                                    ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                              ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                           ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|PS2_TOP:PS2t|DATA_REC0[0]                                                                                                                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|ddr_top:ddrtop|frmidly[1]                                                                                                                                                                       ;                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Test_top|LCD_top:LCDt|dly1ms[6]                                                                                                                                                                          ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|BIT_CNT[2]                                                                                                                                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|shift_reg[5]                                                                                                                           ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN|data_to_cpu[13]                                                                                                                                                ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN|data_to_cpu[8]                                                                                                                                                 ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN|data_to_cpu[2]                                                                                                                                                 ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN|data_to_cpu[6]                                                                                                                                                 ;                            ;
; 8:1                ; 5 bits    ; 25 LEs        ; 10 LEs               ; 15 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|data_to_cpu[11]                                                                                                                        ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|data_to_cpu[8]                                                                                                                         ;                            ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|data_to_cpu[1]                                                                                                                         ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub|data_to_cpu[7]                                                                                                                         ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|LAN:the_LAN|shift_reg[7]                                                                                                                                                   ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|dispctrl:dispctrl|disprow[5]                                                                                                                                                                    ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Test_top|dispctrl:dispctrl|dispcol[0]                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Test_top|audio_wm:audio_wm|rdocnt[4]                                                                                                                                                                     ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Test_top|audio_wm:audio_wm|ldocnt[2]                                                                                                                                                                     ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[8]                                                                                          ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|ic_tag_wraddress[6]                                                                                                                                            ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|PS2_TOP:PS2t|BIT_CNT[0]                                                                                                                                                                         ;                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 38 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[23]                                                                              ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[26]                                                                              ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|SHIFT_REG_W[3]                                                                                                                                         ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_control_reg_rddata[1]                                                                                                                                        ;                            ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_src2[16]                                                                                                                                                     ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Test_top|audio_wm:audio_wm|rrspcnt[3]                                                                                                                                                                    ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |Test_top|audio_wm:audio_wm|lrspcnt[0]                                                                                                                                                                    ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|A_slow_inst_result[6]                                                                                                                                          ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Test_top|video_saa:video_saa|vin01_wa[4]                                                                                                                                                                 ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_st_data[24]                                                                                                                                                  ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonDReg[29]                                                                              ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Test_top|IR_TOP:IR_TOP|bincnt[5]                                                                                                                                                                         ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Test_top|audio_wm:audio_wm|i2cwcnt[1]                                                                                                                                                                    ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; |Test_top|video_saa:video_saa|i2cwcnt[1]                                                                                                                                                                  ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|LCD_top:LCDt|pdlycnt1[1]                                                                                                                                                                        ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[36] ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ;                            ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[2]  ;                            ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ;                            ;
; 16:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; |Test_top|seg7_led:seg7_led|led_data1[2]                                                                                                                                                                  ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |Test_top|seg7_led:seg7_led|led_data2[3]                                                                                                                                                                  ;                            ;
; 16:1               ; 4 bits    ; 40 LEs        ; 32 LEs               ; 8 LEs                  ; |Test_top|seg7_led:seg7_led|led_data3[2]                                                                                                                                                                  ;                            ;
; 16:1               ; 3 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; |Test_top|LED_SW:LED_SW|led_04                                                                                                                                                                            ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_src1[25]                                                                                                                                                     ;                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonAReg[7]                                                                               ;                            ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; |Test_top|video_saa:video_saa|vin0_cwa0[4]                                                                                                                                                                ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|LCD_top:LCDt|pdlycnt1[0]                                                                                                                                                                        ;                            ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw|wcnt[4]                                                                                                                                                            ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; |Test_top|LCD_top:LCDt|wpixcnt[3]                                                                                                                                                                         ;                            ;
; 5:1                ; 17 bits   ; 51 LEs        ; 17 LEs               ; 34 LEs                 ; |Test_top|LCD_top:LCDt|dlycnt[4]                                                                                                                                                                          ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_dqm[0]                                                                                                                                                   ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break|break_readreg[11]                                                                  ;                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_mem_byte_en[3]                                                                                                                                               ;                            ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|F_pc[14]                                                                                                                                                       ;                            ;
; 6:1                ; 25 bits   ; 100 LEs       ; 100 LEs              ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|M_pipe_flush_waddr[23]                                                                                                                                         ;                            ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw|rcnt[0]                                                                                                                                                            ;                            ;
; 64:1               ; 4 bits    ; 168 LEs       ; 12 LEs               ; 156 LEs                ; |Test_top|audio_wm:audio_wm|i2c_wdata[5]                                                                                                                                                                  ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_addr[9]                                                                                                                                                  ;                            ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|addr[3]                                                                                                                                                         ;                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|n[3]                                                                                                                                                            ;                            ;
; 128:1              ; 6 bits    ; 510 LEs       ; 36 LEs               ; 474 LEs                ; |Test_top|audio_wm:audio_wm|i2c_wdata[1]                                                                                                                                                                  ;                            ;
; 128:1              ; 13 bits   ; 1105 LEs      ; 533 LEs              ; 572 LEs                ; |Test_top|video_saa:video_saa|i2c_waddr[0]                                                                                                                                                                ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; |Test_top|LCD_top:LCDt|wparacnt[1]                                                                                                                                                                        ;                            ;
; 128:1              ; 17 bits   ; 1445 LEs      ; 1139 LEs             ; 306 LEs                ; |Test_top|LCD_top:LCDt|wdata[8]                                                                                                                                                                           ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; |Test_top|LCD_top:LCDt|wdly[1]                                                                                                                                                                            ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_addr[4]                                                                                                                                                  ;                            ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_addr[7]                                                                                                                                                  ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|addr[5]                                                                                                                                                         ;                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[3]                                                                                          ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[5]                                                                                          ;                            ;
; 23:1               ; 6 bits    ; 90 LEs        ; 42 LEs               ; 48 LEs                 ; |Test_top|LCD_top:LCDt|lcd_dat[3]                                                                                                                                                                         ;                            ;
; 12:1               ; 43 bits   ; 344 LEs       ; 0 LEs                ; 344 LEs                ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|active_dqm[1]                                                                                                                                              ;                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 2 LEs                ; 14 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|cnt[2]                                                                                                                                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|UART_TOP:UARTt|UART_RX:I_UART_RX|START_REG[1]                                                                                                                                                   ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|m_data[10]                                                                                                                                                 ;                            ;
; 32:1               ; 6 bits    ; 126 LEs       ; 60 LEs               ; 66 LEs                 ; |Test_top|UART_TOP:UARTt|UART_TX_DATA[6]                                                                                                                                                                  ;                            ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; |Test_top|seg7_led:seg7_led|Mux0                                                                                                                                                                          ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|comb                                                                                                                                                       ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port|epcs_epcs_control_port_arb_share_counter_next_value[1]                                                        ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |Test_top|PS2_TOP:PS2t|DATA_SHIFT_N[14]                                                                                                                                                                   ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|E_logic_result[26]                                                                                                                                             ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_arb_share_counter_next_value[1]                                                           ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |Test_top|DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL|SHIFT_REG_W_N                                                                                                                                          ;                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|F_iw[13]                                                                                                                                                       ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1|updated_one_count                  ;                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1|updated_one_count                                ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_dst_regnum[3]                                                                                                                                                ;                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|readdata[0]                                                                                                                    ;                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|A_wr_data_unfiltered[20]                                                                                                                                       ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|D_src2_reg[9]                                                                                                                                                  ;                            ;
; 6:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; |Test_top|NIOSTOP:NIOSTOP_inst|cpu:the_cpu|F_ic_data_rd_addr_nxt[1]                                                                                                                                       ;                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |Test_top|LCD_top:LCDt|Selector85                                                                                                                                                                         ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |Test_top|LCD_top:LCDt|Selector3                                                                                                                                                                          ;                            ;
; 8:1                ; 4 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |Test_top|LCD_top:LCDt|Selector119                                                                                                                                                                        ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |Test_top|LCD_top:LCDt|Selector84                                                                                                                                                                         ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |Test_top|LCD_top:LCDt|Selector6                                                                                                                                                                          ;                            ;
; 9:1                ; 4 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; |Test_top|IR_TOP:IR_TOP|Selector11                                                                                                                                                                        ;                            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 4 LEs                ; 10 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|Selector35                                                                                                                                                 ;                            ;
; 15:1               ; 5 bits    ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw|Selector1                                                                                                                                                          ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_rw:ddr_rw|Selector2                                                                                                                                                          ;                            ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; |Test_top|NIOSTOP:NIOSTOP_inst|sdram:the_sdram|Selector28                                                                                                                                                 ;                            ;
; 30:1               ; 13 bits   ; 260 LEs       ; 91 LEs               ; 169 LEs                ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|Selector5                                                                                                                                                       ;                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 8 LEs                ; 34 LEs                 ; |Test_top|ddr_top:ddrtop|ddr_ctrl:ddrctrl|Selector7                                                                                                                                                       ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                             ;
+---------------------------------------+------------------------+------+------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                              ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                              ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                              ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                          ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                          ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                    ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                    ;
+---------------------------------------+------------------------+------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_577:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                 ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                         ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                            ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|altsyncram_4f11:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_qe9:rs_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:rs_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe13 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_brp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:ws_bwp ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                       ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                        ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe16 ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                     ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                      ;
+---------------------------------+-------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component|altsyncram_i5k1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom|altsyncram_sc31:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for NIOSTOP:NIOSTOP_inst|sdram:the_sdram   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                            ;
+-------------------+-------+------+-------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; ON    ; -    ; data_out                                                                      ;
; PRESERVE_REGISTER ; ON    ; -    ; data_out~reg0                                                                 ;
; PRESERVE_REGISTER ; ON    ; -    ; data_in_d1                                                                    ;
+-------------------+-------+------+-------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component ;
+-------------------------+-------------+------+----------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                            ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                   ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                   ;
+-------------------------+-------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                             ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                              ;
; DDIO_INPUT_REGISTER         ; HIGH  ; -    ; input_cell_h                                                                                   ;
; DDIO_INPUT_REGISTER         ; LOW   ; -    ; input_cell_l                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component ;
+-------------------------+-------------+------+----------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                             ;
+-------------------------+-------------+------+----------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                              ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                  ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                  ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                            ;
; DDIO_INPUT_REGISTER     ; LOW         ; -    ; input_cell_L                                                   ;
; DDIO_INPUT_REGISTER     ; HIGH        ; -    ; input_cell_H                                                   ;
+-------------------------+-------------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                             ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                              ;
; DDIO_INPUT_REGISTER         ; HIGH  ; -    ; input_cell_h                                                                                   ;
; DDIO_INPUT_REGISTER         ; LOW   ; -    ; input_cell_l                                                                                   ;
+-----------------------------+-------+------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component ;
+---------------------+-------+------+----------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                             ;
+---------------------+-------+------+----------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[0]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[0]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[1]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[2]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[3]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[4]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[5]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[6]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[7]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[1]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[2]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[3]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[4]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[5]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[6]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[7]                                                ;
+---------------------+-------+------+----------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq1|mydq_dq_a6o:mydq_dq_a6o_component ;
+---------------------+-------+------+----------------------------------------------------------------+
; Assignment          ; Value ; From ; To                                                             ;
+---------------------+-------+------+----------------------------------------------------------------+
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[0]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[0]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[1]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[2]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[3]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[4]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[5]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[6]                                                ;
; DDIO_INPUT_REGISTER ; LOW   ; -    ; input_cell_l[7]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[1]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[2]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[3]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[4]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[5]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[6]                                                ;
; DDIO_INPUT_REGISTER ; HIGH  ; -    ; input_cell_h[7]                                                ;
+---------------------+-------+------+----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                       ;
+-------------------------+-------------+------+----------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                      ;
+-------------------------+-------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component ;
+-------------------------+-------------+------+----------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                       ;
+-------------------------+-------------+------+----------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                        ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                            ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                            ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                      ;
+-------------------------+-------------+------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                     ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -                                                                                      ;
+-----------------------------+-------+------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_saa:video_saa|altshift_taps:yuvwa1_rtl_0|shift_taps_0jm:auto_generated|altsyncram_0va1:altsyncram2 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for video_saa:video_saa|altshift_taps:signy_rtl_0|shift_taps_1jm:auto_generated|altsyncram_uua1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL1:PLL1|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL1 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 5                      ; Signed Integer        ;
; CLK3_MULTIPLY_BY              ; 1                      ; Signed Integer        ;
; CLK2_MULTIPLY_BY              ; 4                      ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 2                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 2                      ; Signed Integer        ;
; CLK3_DIVIDE_BY                ; 2                      ; Signed Integer        ;
; CLK2_DIVIDE_BY                ; 3                      ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 1                      ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; -2000                  ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK3_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_USED              ; Untyped               ;
; PORT_CLK3                     ; PORT_USED              ; Untyped               ;
; PORT_CLK4                     ; PORT_USED              ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; PLL1_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL2:PLL2|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL2 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 25000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 25                     ; Signed Integer        ;
; CLK1_MULTIPLY_BY              ; 25                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 25                     ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 8                      ; Signed Integer        ;
; CLK1_DIVIDE_BY                ; 8                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 8                      ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 500                    ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 1500                   ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_USED              ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_USED              ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; PLL2_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL3:PLL3|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL3 ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 40000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 16                     ; Signed Integer        ;
; CLK0_MULTIPLY_BY              ; 6                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 5                      ; Signed Integer        ;
; CLK0_DIVIDE_BY                ; 5                      ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E           ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_USED              ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_USED              ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; PLL3_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; Cyclone IV E           ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+--------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                     ;
+--------------------------+-------------+--------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                  ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                  ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                  ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                  ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                  ;
; LPM_NUMWORDS             ; 1024        ; Signed Integer                                                           ;
; LPM_SHOWAHEAD            ; ON          ; Untyped                                                                  ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                           ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                           ;
; LPM_WIDTHU               ; 10          ; Signed Integer                                                           ;
; LPM_WIDTHU_R             ; 11          ; Signed Integer                                                           ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                  ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                  ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                  ;
; RDSYNC_DELAYPIPE         ; 5           ; Signed Integer                                                           ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                  ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                  ;
; USE_EAB                  ; ON          ; Untyped                                                                  ;
; WRITE_ACLR_SYNCH         ; ON          ; Untyped                                                                  ;
; WRSYNC_DELAYPIPE         ; 5           ; Signed Integer                                                           ;
; CBXI_PARAMETER           ; dcfifo_bol1 ; Untyped                                                                  ;
+--------------------------+-------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                          ;
+------------------------------------+----------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                       ;
; WIDTH_A                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                       ;
; WIDTH_B                            ; 32                   ; Signed Integer                                ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_i5k1      ; Untyped                                       ;
+------------------------------------+----------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|epcs:the_epcs ;
+----------------+-------------------+--------------------------------------------+
; Parameter Name ; Value             ; Type                                       ;
+----------------+-------------------+--------------------------------------------+
; INIT_FILE      ; epcs_boot_rom.hex ; String                                     ;
+----------------+-------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom ;
+------------------------------------+-------------------------+-------------------------------------------------+
; Parameter Name                     ; Value                   ; Type                                            ;
+------------------------------------+-------------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                       ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                      ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                     ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                      ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                     ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                       ; Untyped                                         ;
; OPERATION_MODE                     ; ROM                     ; Untyped                                         ;
; WIDTH_A                            ; 32                      ; Signed Integer                                  ;
; WIDTHAD_A                          ; 8                       ; Signed Integer                                  ;
; NUMWORDS_A                         ; 256                     ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED            ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                    ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                    ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                    ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                    ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                    ; Untyped                                         ;
; WIDTH_B                            ; 1                       ; Untyped                                         ;
; WIDTHAD_B                          ; 1                       ; Untyped                                         ;
; NUMWORDS_B                         ; 1                       ; Untyped                                         ;
; INDATA_REG_B                       ; CLOCK1                  ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                  ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1                  ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1                  ; Untyped                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED            ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1                  ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                    ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                    ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                    ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                    ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                    ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                    ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                       ; Untyped                                         ;
; WIDTH_BYTEENA_B                    ; 1                       ; Untyped                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                    ; Untyped                                         ;
; BYTE_SIZE                          ; 8                       ; Signed Integer                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ    ; Untyped                                         ;
; INIT_FILE                          ; epcs_boot_rom_synth.hex ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                  ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                       ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                  ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN         ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN         ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                   ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                   ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                       ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E            ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_sc31         ; Untyped                                         ;
+------------------------------------+-------------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 8            ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; OFF          ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; OFF          ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 0            ; Untyped                                                                                                 ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_jr21  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_top:LCDt ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; LCD_IDLE       ; 0000  ; Unsigned Binary                  ;
; LCD_INIT       ; 0001  ; Unsigned Binary                  ;
; SET_RST        ; 0010  ; Unsigned Binary                  ;
; SET_PAR        ; 0011  ; Unsigned Binary                  ;
; WT_PAR         ; 0100  ; Unsigned Binary                  ;
; WRT_PIX        ; 0101  ; Unsigned Binary                  ;
; WT_PIX         ; 0110  ; Unsigned Binary                  ;
; DE_LAY         ; 0111  ; Unsigned Binary                  ;
; DE_LAY1        ; 1000  ; Unsigned Binary                  ;
; W_IDLE         ; 0000  ; Unsigned Binary                  ;
; W_INIT         ; 0001  ; Unsigned Binary                  ;
; W_SETNCS       ; 0010  ; Unsigned Binary                  ;
; W_SETWR        ; 0011  ; Unsigned Binary                  ;
; W_SETWR1       ; 0100  ; Unsigned Binary                  ;
; W_SETWR2       ; 0101  ; Unsigned Binary                  ;
; W_SETWR3       ; 0110  ; Unsigned Binary                  ;
; W_END1         ; 0111  ; Unsigned Binary                  ;
; W_END2         ; 1000  ; Unsigned Binary                  ;
; W_END3         ; 1001  ; Unsigned Binary                  ;
; W_END4         ; 1010  ; Unsigned Binary                  ;
; W_WTPIX        ; 1011  ; Unsigned Binary                  ;
; PAR_IDLE       ; 0000  ; Unsigned Binary                  ;
; PAR_WINIT      ; 0001  ; Unsigned Binary                  ;
; PAR_WAIT       ; 0010  ; Unsigned Binary                  ;
; PAR_NXT        ; 0011  ; Unsigned Binary                  ;
; PAR_DLY        ; 0100  ; Unsigned Binary                  ;
; PAR_DLY1       ; 0101  ; Unsigned Binary                  ;
; PAR_8MS        ; 0110  ; Unsigned Binary                  ;
; PAR_END        ; 0111  ; Unsigned Binary                  ;
; DISP_IDLE      ; 000   ; Unsigned Binary                  ;
; DISP_FRMI      ; 001   ; Unsigned Binary                  ;
; DISP_FRMW0     ; 010   ; Unsigned Binary                  ;
; DISP_FRMW1     ; 011   ; Unsigned Binary                  ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: video_saa:video_saa ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; I2C_IDLE       ; 000   ; Unsigned Binary                         ;
; I2C_SET        ; 001   ; Unsigned Binary                         ;
; I2C_END        ; 010   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_wm:audio_wm ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; I2C_IDLE       ; 000   ; Unsigned Binary                       ;
; I2C_SET        ; 001   ; Unsigned Binary                       ;
; I2C_END        ; 010   ; Unsigned Binary                       ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IR_TOP:IR_TOP ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IR_IDLE        ; 000   ; Unsigned Binary                   ;
; IR_BIN         ; 001   ; Unsigned Binary                   ;
; IR_END         ; 010   ; Unsigned Binary                   ;
; IR_REPEAT      ; 011   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DS1302Z_TOP:RTCt ;
+---------------------+----------+------------------------------+
; Parameter Name      ; Value    ; Type                         ;
+---------------------+----------+------------------------------+
; FUNC_SEC_ADDR       ; 10000000 ; Unsigned Binary              ;
; FUNC_MIN_ADDR       ; 10000010 ; Unsigned Binary              ;
; FUNC_HR_ADDR        ; 10000100 ; Unsigned Binary              ;
; FUNC_DATE_ADDR      ; 10000110 ; Unsigned Binary              ;
; FUNC_MONTH_ADDR     ; 10001000 ; Unsigned Binary              ;
; FUNC_DAY_ADDR       ; 10001010 ; Unsigned Binary              ;
; FUNC_YEAR_ADDR      ; 10001100 ; Unsigned Binary              ;
; FUNC_CONTROL_ADDR   ; 10001110 ; Unsigned Binary              ;
; FUNC_TRICKLE_ADDR   ; 10010000 ; Unsigned Binary              ;
; FUNC_CLK_BURST_ADDR ; 10111110 ; Unsigned Binary              ;
; INIT_SEC            ; 00000    ; Unsigned Binary              ;
; INIT_MIN            ; 00001    ; Unsigned Binary              ;
; INIT_HR             ; 00010    ; Unsigned Binary              ;
; INIT_DATE           ; 00011    ; Unsigned Binary              ;
; INIT_MONTH          ; 00100    ; Unsigned Binary              ;
; INIT_DAY            ; 00101    ; Unsigned Binary              ;
; INIT_YEAR           ; 00110    ; Unsigned Binary              ;
; INIT_CONTROL        ; 00111    ; Unsigned Binary              ;
; INIT_TRICKLE        ; 01000    ; Unsigned Binary              ;
; READ_SEC            ; 01010    ; Unsigned Binary              ;
; READ_MIN            ; 01011    ; Unsigned Binary              ;
; READ_HR             ; 01100    ; Unsigned Binary              ;
; READ_DATE           ; 01101    ; Unsigned Binary              ;
; READ_MONTH          ; 01110    ; Unsigned Binary              ;
; READ_DAY            ; 01111    ; Unsigned Binary              ;
; READ_YEAR           ; 10000    ; Unsigned Binary              ;
; INIT_SEC_DATA       ; 00000000 ; Unsigned Binary              ;
; INIT_MIN_DATA       ; 00000000 ; Unsigned Binary              ;
; INIT_HR_DATA        ; 00000000 ; Unsigned Binary              ;
; INIT_DATE_DATA      ; 00000000 ; Unsigned Binary              ;
; INIT_MONTH_DATA     ; 00000000 ; Unsigned Binary              ;
; INIT_DAY_DATA       ; 00000000 ; Unsigned Binary              ;
; INIT_YEAR_DATA      ; 00000000 ; Unsigned Binary              ;
; INIT_CONTROL_DATA   ; 00000000 ; Unsigned Binary              ;
; INIT_TRICKLE_DATA   ; 00000000 ; Unsigned Binary              ;
; INIT_CLK_BURST_DATA ; 00000000 ; Unsigned Binary              ;
+---------------------+----------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL ;
+----------------+-------+--------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                         ;
+----------------+-------+--------------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                              ;
; SEND_ADDR      ; 001   ; Unsigned Binary                                              ;
; SEND_DATA      ; 010   ; Unsigned Binary                                              ;
; READ_DATA      ; 011   ; Unsigned Binary                                              ;
; FINISHED       ; 100   ; Unsigned Binary                                              ;
+----------------+-------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: UART_TOP:UARTt|UART_TX:I_UART_TX ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                                      ;
; SEND_START     ; 001   ; Unsigned Binary                                      ;
; SEND_DATA      ; 010   ; Unsigned Binary                                      ;
; SEND_PARITY    ; 011   ; Unsigned Binary                                      ;
; SEND_STOP      ; 100   ; Unsigned Binary                                      ;
; FINISH         ; 101   ; Unsigned Binary                                      ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_rw:ddr_rw ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; IDLE           ; 0000  ; Unsigned Binary                                  ;
; DRWRT1         ; 0001  ; Unsigned Binary                                  ;
; DRWRT2         ; 0010  ; Unsigned Binary                                  ;
; DRWAIT         ; 0011  ; Unsigned Binary                                  ;
; DRWRT          ; 0100  ; Unsigned Binary                                  ;
; DRREAD         ; 0101  ; Unsigned Binary                                  ;
; DRRFRSH        ; 0110  ; Unsigned Binary                                  ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; nop            ; 0111  ; Unsigned Binary                                     ;
; active         ; 0011  ; Unsigned Binary                                     ;
; refresh        ; 0001  ; Unsigned Binary                                     ;
; load           ; 0000  ; Unsigned Binary                                     ;
; read           ; 0101  ; Unsigned Binary                                     ;
; write          ; 0100  ; Unsigned Binary                                     ;
; prechg         ; 0010  ; Unsigned Binary                                     ;
; INIT_IDLE      ; 00000 ; Unsigned Binary                                     ;
; DRINIT0        ; 00001 ; Unsigned Binary                                     ;
; DRINIT1        ; 00010 ; Unsigned Binary                                     ;
; INIT_PCH1      ; 00011 ; Unsigned Binary                                     ;
; LOAD_EMRS      ; 00100 ; Unsigned Binary                                     ;
; LOAD_MRS       ; 00101 ; Unsigned Binary                                     ;
; LOAD_EMR       ; 00110 ; Unsigned Binary                                     ;
; LOAD_MRDLL1    ; 00111 ; Unsigned Binary                                     ;
; INIT_PCH2      ; 01000 ; Unsigned Binary                                     ;
; INIT_RFRSH1    ; 01001 ; Unsigned Binary                                     ;
; RFRSH_WT       ; 11110 ; Unsigned Binary                                     ;
; LOAD_MRSDLL    ; 01010 ; Unsigned Binary                                     ;
; LOAD_EMROCT1   ; 01011 ; Unsigned Binary                                     ;
; LOAD_EMROCT2   ; 01100 ; Unsigned Binary                                     ;
; INIT_END       ; 11101 ; Unsigned Binary                                     ;
; WAIT_OP        ; 01101 ; Unsigned Binary                                     ;
; ACTIVES        ; 01110 ; Unsigned Binary                                     ;
; WACT_NOP       ; 11000 ; Unsigned Binary                                     ;
; WRITES         ; 01111 ; Unsigned Binary                                     ;
; WRT_NOP        ; 10000 ; Unsigned Binary                                     ;
; WPCH_PRE       ; 10001 ; Unsigned Binary                                     ;
; WRT_PCH        ; 10010 ; Unsigned Binary                                     ;
; WPCH_NOP       ; 11001 ; Unsigned Binary                                     ;
; RACTIVE        ; 10011 ; Unsigned Binary                                     ;
; RACT_NOP       ; 11010 ; Unsigned Binary                                     ;
; READS          ; 10100 ; Unsigned Binary                                     ;
; RD_NOP         ; 10101 ; Unsigned Binary                                     ;
; RPCH_PRE       ; 10110 ; Unsigned Binary                                     ;
; RD_PCH         ; 10111 ; Unsigned Binary                                     ;
; RPCH_NOP       ; 11011 ; Unsigned Binary                                     ;
; RW_RFRSH       ; 11100 ; Unsigned Binary                                     ;
; RFRSH_WT1      ; 11111 ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                    ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                          ;
; WIDTH                    ; 1              ; Signed Integer                                                                          ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                 ;
; OE_REG                   ; UNREGISTERED   ; Untyped                                                                                 ;
; extend_oe_disable        ; OFF            ; Untyped                                                                                 ;
; IMPLEMENT_INPUT_IN_LCELL ; OFF            ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY   ; Cyclone IV E   ; Untyped                                                                                 ;
; DEVICE_FAMILY            ; Cyclone IV E   ; Untyped                                                                                 ;
; CBXI_PARAMETER           ; ddio_bidir_a4p ; Untyped                                                                                 ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1|altddio_bidir:ALTDDIO_BIDIR_component ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------+
; Parameter Name           ; Value          ; Type                                                                                    ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS        ; ON             ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS     ; OFF            ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS      ; ON             ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS   ; OFF            ; IGNORE_CASCADE                                                                          ;
; WIDTH                    ; 1              ; Signed Integer                                                                          ;
; POWER_UP_HIGH            ; OFF            ; Untyped                                                                                 ;
; OE_REG                   ; UNREGISTERED   ; Untyped                                                                                 ;
; extend_oe_disable        ; OFF            ; Untyped                                                                                 ;
; IMPLEMENT_INPUT_IN_LCELL ; OFF            ; Untyped                                                                                 ;
; INTENDED_DEVICE_FAMILY   ; Cyclone IV E   ; Untyped                                                                                 ;
; DEVICE_FAMILY            ; Cyclone IV E   ; Untyped                                                                                 ;
; CBXI_PARAMETER           ; ddio_bidir_a4p ; Untyped                                                                                 ;
+--------------------------+----------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                               ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                               ;
; extend_oe_disable      ; OFF          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout|altddio_out:ALTDDIO_OUT_component ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                  ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                            ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                          ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                          ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                        ;
; WIDTH                  ; 1            ; Signed Integer                                                                        ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                               ;
; OE_REG                 ; UNREGISTERED ; Untyped                                                                               ;
; extend_oe_disable      ; OFF          ; Untyped                                                                               ;
; INTENDED_DEVICE_FAMILY ; Cyclone IV E ; Untyped                                                                               ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                               ;
; CBXI_PARAMETER         ; ddio_out_p9j ; Untyped                                                                               ;
+------------------------+--------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_saa:video_saa|altshift_taps:yuvwa1_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                          ;
+----------------+----------------+---------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                       ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                       ;
; TAP_DISTANCE   ; 5              ; Untyped                                                       ;
; WIDTH          ; 7              ; Untyped                                                       ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                       ;
; CBXI_PARAMETER ; shift_taps_0jm ; Untyped                                                       ;
+----------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: video_saa:video_saa|altshift_taps:signy_rtl_0 ;
+----------------+----------------+--------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                         ;
+----------------+----------------+--------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                      ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                      ;
; TAP_DISTANCE   ; 4              ; Untyped                                                      ;
; WIDTH          ; 8              ; Untyped                                                      ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                      ;
; CBXI_PARAMETER ; shift_taps_1jm ; Untyped                                                      ;
+----------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 3                                 ;
; Entity Instance               ; PLL1:PLL1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
; Entity Instance               ; PLL2:PLL2|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 25000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
; Entity Instance               ; PLL3:PLL3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 40000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                              ;
+-------------------------------------------+-------------------------------------------------------------------+
; Name                                      ; Value                                                             ;
+-------------------------------------------+-------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                 ;
; Entity Instance                           ; dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                         ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 64                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 32                                                                ;
;     -- NUMWORDS_B                         ; 64                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
; Entity Instance                           ; NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom ;
;     -- OPERATION_MODE                     ; ROM                                                               ;
;     -- WIDTH_A                            ; 32                                                                ;
;     -- NUMWORDS_A                         ; 256                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                      ;
;     -- WIDTH_B                            ; 1                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                         ;
+-------------------------------------------+-------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                   ;
; Entity Instance            ; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                        ;
;     -- lpm_width           ; 8                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                  ;
; Entity Instance            ; NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                        ;
;     -- lpm_width           ; 8                                                                                                   ;
;     -- LPM_NUMWORDS        ; 64                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                 ;
;     -- USE_EAB             ; ON                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                         ;
+----------------------------+------------------------------------------------+
; Name                       ; Value                                          ;
+----------------------------+------------------------------------------------+
; Number of entity instances ; 2                                              ;
; Entity Instance            ; video_saa:video_saa|altshift_taps:yuvwa1_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                              ;
;     -- TAP_DISTANCE        ; 5                                              ;
;     -- WIDTH               ; 7                                              ;
; Entity Instance            ; video_saa:video_saa|altshift_taps:signy_rtl_0  ;
;     -- NUMBER_OF_TAPS      ; 1                                              ;
;     -- TAP_DISTANCE        ; 4                                              ;
;     -- WIDTH               ; 8                                              ;
+----------------------------+------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_nout" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at VCC                                 ;
; datain_l ; Input ; Info     ; Stuck at GND                                 ;
+----------+-------+----------+----------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout" ;
+----------+-------+----------+----------------------------------------------+
; Port     ; Type  ; Severity ; Details                                      ;
+----------+-------+----------+----------------------------------------------+
; datain_h ; Input ; Info     ; Stuck at GND                                 ;
; datain_l ; Input ; Info     ; Stuck at VCC                                 ;
+----------+-------+----------+----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir1" ;
+-----------+--------+----------+----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                      ;
+-----------+--------+----------+----------------------------------------------+
; inclock   ; Input  ; Info     ; Explicitly unconnected                       ;
; dataout_h ; Output ; Info     ; Explicitly unconnected                       ;
; dataout_l ; Output ; Info     ; Explicitly unconnected                       ;
+-----------+--------+----------+----------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0" ;
+-----------+--------+----------+----------------------------------------------+
; Port      ; Type   ; Severity ; Details                                      ;
+-----------+--------+----------+----------------------------------------------+
; inclock   ; Input  ; Info     ; Explicitly unconnected                       ;
; dataout_h ; Output ; Info     ; Explicitly unconnected                       ;
; dataout_l ; Output ; Info     ; Explicitly unconnected                       ;
+-----------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop|ddr_ctrl:ddrctrl"                                  ;
+--------+---------+------------------+--------------------------------------------------------+
; Port   ; Type    ; Severity         ; Details                                                ;
+--------+---------+------------------+--------------------------------------------------------+
; mem_dm ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity ;
; test   ; Output  ; Info             ; Explicitly unconnected                                 ;
+--------+---------+------------------+--------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop|ddr_rw:ddr_rw" ;
+------+--------+----------+-------------------------------+
; Port ; Type   ; Severity ; Details                       ;
+------+--------+----------+-------------------------------+
; test ; Output ; Info     ; Explicitly unconnected        ;
+------+--------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ddr_top:ddrtop"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; viewrdfi ; Input  ; Info     ; Explicitly unconnected                                                              ;
; viewrdrq ; Input  ; Info     ; Explicitly unconnected                                                              ;
; loc_done ; Output ; Info     ; Explicitly unconnected                                                              ;
; loc_rdy  ; Output ; Info     ; Explicitly unconnected                                                              ;
; drrdata  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; drrvld   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test     ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_TOP:PS2t"                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; DATA_VLD ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DS1302Z_TOP:RTCt"                                                                               ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; rtc_time[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IR_TOP:IR_TOP"                                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_data[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ir_data[7..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "audio_wm:audio_wm"     ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; test ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "video_saa:video_saa"                                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; test ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LCD_top:LCDt"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; test ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LED_SW:LED_SW"                                                                         ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; adda_en ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dispctrl:dispctrl"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; adcdisprq ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; adcdispra ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; test      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch" ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------+
; data_in ; Input ; Info     ; Stuck at VCC                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sysid:the_sysid" ;
+-------+-------+----------+---------------------------------------+
; Port  ; Type  ; Severity ; Details                               ;
+-------+-------+----------+---------------------------------------+
; clock ; Input ; Info     ; Stuck at GND                          ;
+-------+-------+----------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1" ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                 ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                                  ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                                            ;
+------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1" ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                   ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+
; clear_fifo ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
; empty      ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; full       ; Output ; Info     ; Explicitly unconnected                                                                                                                    ;
; sync_reset ; Input  ; Info     ; Stuck at GND                                                                                                                              ;
+------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"                                                            ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tck            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rti            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; shift          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; update         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; irq            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"                                     ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                              ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; jtag_uart_avalon_jtag_slave_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; jtag_uart_avalon_jtag_slave_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port"                                          ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                         ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; epcs_epcs_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_epcs_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; epcs_epcs_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|LAN_nINT:the_LAN_nINT"                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; irq  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port"                                            ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; LAN_spi_control_port_dataavailable_from_sa ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LAN_spi_control_port_endofpacket_from_sa   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; LAN_spi_control_port_readyfordata_from_sa  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOSTOP:NIOSTOP_inst"                       ;
+---------------------------+--------+----------+------------------------+
; Port                      ; Type   ; Severity ; Details                ;
+---------------------------+--------+----------+------------------------+
; out_port_from_the_pio_led ; Output ; Info     ; Explicitly unconnected ;
; SS_n_from_the_LAN         ; Output ; Info     ; Explicitly unconnected ;
+---------------------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL3:PLL3"                                                                            ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; c1     ; Output ; Info     ; Explicitly unconnected                                                              ;
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL2:PLL2"                                                                                                                                    ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; areset ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "PLL1:PLL1"             ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; c4   ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Mon Apr 07 13:37:03 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off C430_Test -c C430_Test
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/module/ext_io/ext_io.v
    Info (12023): Found entity 1: EXT_IO
Warning (12019): Can't analyze file -- file Src/Module/VGA/vga_data.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/module/led_sw/led_sw.v
    Info (12023): Found entity 1: LED_SW
Warning (12019): Can't analyze file -- file Src/Module/SPI_Flash/flash_top.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/module/ps2/ps2_top.v
    Info (12023): Found entity 1: PS2_TOP
Info (12021): Found 1 design units, including 1 entities, in source file src/module/uart_com/uart_tx.v
    Info (12023): Found entity 1: UART_TX
Info (12021): Found 1 design units, including 1 entities, in source file src/module/uart_com/uart_top.v
    Info (12023): Found entity 1: UART_TOP
Info (12021): Found 1 design units, including 1 entities, in source file src/module/uart_com/uart_rx.v
    Info (12023): Found entity 1: UART_RX
Info (12021): Found 1 design units, including 1 entities, in source file src/module/vga/vga_top.v
    Info (12023): Found entity 1: vga_top
Info (12021): Found 1 design units, including 1 entities, in source file src/module/rtc/ds1302z_top.v
    Info (12023): Found entity 1: DS1302Z_TOP
Info (12021): Found 1 design units, including 1 entities, in source file src/module/rtc/ds1302z_ctl.v
    Info (12023): Found entity 1: DS1302_CTL
Info (12021): Found 1 design units, including 1 entities, in source file src/module/ir/ir_top.v
    Info (12023): Found entity 1: IR_TOP
Info (12021): Found 1 design units, including 1 entities, in source file src/module/seg7_led/seg7_led.v
    Info (12023): Found entity 1: seg7_led
Warning (12019): Can't analyze file -- file Src/Module/AD_9280/AD_9280.v is missing
Warning (12019): Can't analyze file -- file Src/Module/DA_9708/DA_9708.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/module/audio_wm/audio_wm.v
    Info (12023): Found entity 1: audio_wm
Info (12021): Found 1 design units, including 1 entities, in source file src/module/video_saa/video_saa.v
    Info (12023): Found entity 1: video_saa
Info (12021): Found 1 design units, including 1 entities, in source file src/module/other/dispctrl.v
    Info (12023): Found entity 1: dispctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/module/ddr/ddr_top.v
    Info (12023): Found entity 1: ddr_top
Info (12021): Found 1 design units, including 1 entities, in source file src/module/ddr/ddr_rw.v
    Info (12023): Found entity 1: ddr_rw
Info (12021): Found 1 design units, including 1 entities, in source file src/module/ddr/ddr_ctrl.v
    Info (12023): Found entity 1: ddr_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file src/module/lcd/lcd_top.v
    Info (12023): Found entity 1: LCD_top
Warning (12019): Can't analyze file -- file Src/Module/LED/LED_top.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/test_top.v
    Info (12023): Found entity 1: Test_top
Info (12021): Found 2 design units, including 1 entities, in source file pll1.vhd
    Info (12022): Found design unit 1: pll1-SYN
    Info (12023): Found entity 1: PLL1
Info (12021): Found 2 design units, including 1 entities, in source file pll2.vhd
    Info (12022): Found design unit 1: pll2-SYN
    Info (12023): Found entity 1: PLL2
Info (12021): Found 1 design units, including 1 entities, in source file mybidir.v
    Info (12023): Found entity 1: mybidir
Info (12021): Found 2 design units, including 2 entities, in source file mydq.v
    Info (12023): Found entity 1: mydq_dq_a6o
    Info (12023): Found entity 2: mydq
Info (12021): Found 1 design units, including 1 entities, in source file ckoutp.v
    Info (12023): Found entity 1: ckoutp
Info (12021): Found 1 design units, including 1 entities, in source file disp_fifo.v
    Info (12023): Found entity 1: DISP_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file dpram_128w16_64r32.v
    Info (12023): Found entity 1: dpram_128w16_64r32
Info (12021): Found 1 design units, including 1 entities, in source file dpram_64w32_64r32.v
    Info (12023): Found entity 1: dpram_64w32_64r32
Info (12021): Found 1 design units, including 1 entities, in source file dpram_1024w8_1024r8.v
    Info (12023): Found entity 1: dpram_1024w8_1024r8
Info (12021): Found 1 design units, including 1 entities, in source file pll3.v
    Info (12023): Found entity 1: PLL3
Warning (10236): Verilog HDL Implicit Net warning at Test_top.v(498): created implicit net for "vfifoclr"
Warning (10236): Verilog HDL Implicit Net warning at Test_top.v(682): created implicit net for "lcdtest"
Info (12127): Elaborating entity "Test_top" for the top level hierarchy
Info (12128): Elaborating entity "PLL1" for hierarchy "PLL1:PLL1"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL1:PLL1|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL1:PLL1|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL1:PLL1|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "-2000"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "3"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "4"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "2"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "5"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll1_altpll.v
    Info (12023): Found entity 1: PLL1_altpll
Info (12128): Elaborating entity "PLL1_altpll" for hierarchy "PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated"
Info (12128): Elaborating entity "PLL2" for hierarchy "PLL2:PLL2"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL2:PLL2|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL2:PLL2|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL2:PLL2|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "8"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "8"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "25"
    Info (12134): Parameter "clk1_phase_shift" = "1500"
    Info (12134): Parameter "clk2_divide_by" = "8"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "25"
    Info (12134): Parameter "clk2_phase_shift" = "500"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "25000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL2"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll2_altpll.v
    Info (12023): Found entity 1: PLL2_altpll
Info (12128): Elaborating entity "PLL2_altpll" for hierarchy "PLL2:PLL2|altpll:altpll_component|PLL2_altpll:auto_generated"
Info (12128): Elaborating entity "PLL3" for hierarchy "PLL3:PLL3"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL3:PLL3|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL3:PLL3|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL3:PLL3|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "5"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "5"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "16"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "40000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL3"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll3_altpll.v
    Info (12023): Found entity 1: PLL3_altpll
Info (12128): Elaborating entity "PLL3_altpll" for hierarchy "PLL3:PLL3|altpll:altpll_component|PLL3_altpll:auto_generated"
Info (12128): Elaborating entity "DISP_FIFO" for hierarchy "DISP_FIFO:dispfifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "1024"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "10"
    Info (12134): Parameter "lpm_widthu_r" = "11"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_bol1.tdf
    Info (12023): Found entity 1: dcfifo_bol1
Info (12128): Elaborating entity "dcfifo_bol1" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_7ib.tdf
    Info (12023): Found entity 1: a_gray2bin_7ib
Info (12128): Elaborating entity "a_gray2bin_7ib" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_gray2bin_7ib:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf
    Info (12023): Found entity 1: a_graycounter_577
Info (12128): Elaborating entity "a_graycounter_577" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_577:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_2lc.tdf
    Info (12023): Found entity 1: a_graycounter_2lc
Info (12128): Elaborating entity "a_graycounter_2lc" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|a_graycounter_2lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4f11.tdf
    Info (12023): Found entity 1: altsyncram_4f11
Info (12128): Elaborating entity "altsyncram_4f11" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|altsyncram_4f11:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf
    Info (12023): Found entity 1: dffpipe_qe9
Info (12128): Elaborating entity "dffpipe_qe9" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_qe9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf
    Info (12023): Found entity 1: dffpipe_pe9
Info (12128): Elaborating entity "dffpipe_pe9" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_pe9:rs_bwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_rld
Info (12128): Elaborating entity "alt_synch_pipe_rld" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_rld:rs_dgwp|dffpipe_te9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|dffpipe_3dc:wraclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf
    Info (12023): Found entity 1: dffpipe_ue9
Info (12128): Elaborating entity "dffpipe_ue9" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_ue9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c66.tdf
    Info (12023): Found entity 1: cmpr_c66
Info (12128): Elaborating entity "cmpr_c66" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_c66:rdempty_eq_comp1_lsb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_b66.tdf
    Info (12023): Found entity 1: cmpr_b66
Info (12128): Elaborating entity "cmpr_b66" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cmpr_b66:rdempty_eq_comp1_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|cntr_54e:cntr_b"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_j28.tdf
    Info (12023): Found entity 1: mux_j28
Info (12128): Elaborating entity "mux_j28" for hierarchy "DISP_FIFO:dispfifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_bol1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux"
Info (12128): Elaborating entity "dpram_64w32_64r32" for hierarchy "dpram_64w32_64r32:saaout_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i5k1.tdf
    Info (12023): Found entity 1: altsyncram_i5k1
Info (12128): Elaborating entity "altsyncram_i5k1" for hierarchy "dpram_64w32_64r32:saaout_ram|altsyncram:altsyncram_component|altsyncram_i5k1:auto_generated"
Warning (12125): Using design file niostop.v, which is not specified as a design file for the current project, but contains definitions for 27 design units and 27 entities in project
    Info (12023): Found entity 1: LAN_spi_control_port_arbitrator
    Info (12023): Found entity 2: LAN_CS_s1_arbitrator
    Info (12023): Found entity 3: LAN_RSTN_s1_arbitrator
    Info (12023): Found entity 4: LAN_nINT_s1_arbitrator
    Info (12023): Found entity 5: NET_EN_s1_arbitrator
    Info (12023): Found entity 6: NET_TESTDO_s1_arbitrator
    Info (12023): Found entity 7: USBSD_RDO_s1_arbitrator
    Info (12023): Found entity 8: USBSD_RVLD_s1_arbitrator
    Info (12023): Found entity 9: USBSD_SEL_s1_arbitrator
    Info (12023): Found entity 10: USB_EN_s1_arbitrator
    Info (12023): Found entity 11: USB_INT_I_s1_arbitrator
    Info (12023): Found entity 12: USB_SCK_O_s1_arbitrator
    Info (12023): Found entity 13: USB_SCS_O_s1_arbitrator
    Info (12023): Found entity 14: USB_SDI_O_s1_arbitrator
    Info (12023): Found entity 15: USB_SDO_I_s1_arbitrator
    Info (12023): Found entity 16: cpu_jtag_debug_module_arbitrator
    Info (12023): Found entity 17: cpu_data_master_arbitrator
    Info (12023): Found entity 18: cpu_instruction_master_arbitrator
    Info (12023): Found entity 19: epcs_epcs_control_port_arbitrator
    Info (12023): Found entity 20: jtag_uart_avalon_jtag_slave_arbitrator
    Info (12023): Found entity 21: pio_led_s1_arbitrator
    Info (12023): Found entity 22: rdv_fifo_for_cpu_data_master_to_sdram_s1_module
    Info (12023): Found entity 23: rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module
    Info (12023): Found entity 24: sdram_s1_arbitrator
    Info (12023): Found entity 25: sysid_control_slave_arbitrator
    Info (12023): Found entity 26: NIOSTOP_reset_clk_domain_synch_module
    Info (12023): Found entity 27: NIOSTOP
Info (12128): Elaborating entity "NIOSTOP" for hierarchy "NIOSTOP:NIOSTOP_inst"
Info (12128): Elaborating entity "LAN_spi_control_port_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_spi_control_port_arbitrator:the_LAN_spi_control_port"
Warning (12125): Using design file lan.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LAN
Info (12128): Elaborating entity "LAN" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN:the_LAN"
Info (12128): Elaborating entity "LAN_CS_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_CS_s1_arbitrator:the_LAN_CS_s1"
Warning (12125): Using design file lan_cs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LAN_CS
Info (12128): Elaborating entity "LAN_CS" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_CS:the_LAN_CS"
Info (12128): Elaborating entity "LAN_RSTN_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_RSTN_s1_arbitrator:the_LAN_RSTN_s1"
Warning (12125): Using design file lan_rstn.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LAN_RSTN
Info (12128): Elaborating entity "LAN_RSTN" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_RSTN:the_LAN_RSTN"
Info (12128): Elaborating entity "LAN_nINT_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_nINT_s1_arbitrator:the_LAN_nINT_s1"
Warning (12125): Using design file lan_nint.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: LAN_nINT
Info (12128): Elaborating entity "LAN_nINT" for hierarchy "NIOSTOP:NIOSTOP_inst|LAN_nINT:the_LAN_nINT"
Info (12128): Elaborating entity "NET_EN_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|NET_EN_s1_arbitrator:the_NET_EN_s1"
Warning (12125): Using design file net_en.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: NET_EN
Info (12128): Elaborating entity "NET_EN" for hierarchy "NIOSTOP:NIOSTOP_inst|NET_EN:the_NET_EN"
Info (12128): Elaborating entity "NET_TESTDO_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|NET_TESTDO_s1_arbitrator:the_NET_TESTDO_s1"
Warning (12125): Using design file net_testdo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: NET_TESTDO
Info (12128): Elaborating entity "NET_TESTDO" for hierarchy "NIOSTOP:NIOSTOP_inst|NET_TESTDO:the_NET_TESTDO"
Info (12128): Elaborating entity "USBSD_RDO_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USBSD_RDO_s1_arbitrator:the_USBSD_RDO_s1"
Warning (12125): Using design file usbsd_rdo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USBSD_RDO
Info (12128): Elaborating entity "USBSD_RDO" for hierarchy "NIOSTOP:NIOSTOP_inst|USBSD_RDO:the_USBSD_RDO"
Info (12128): Elaborating entity "USBSD_RVLD_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USBSD_RVLD_s1_arbitrator:the_USBSD_RVLD_s1"
Warning (12125): Using design file usbsd_rvld.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USBSD_RVLD
Info (12128): Elaborating entity "USBSD_RVLD" for hierarchy "NIOSTOP:NIOSTOP_inst|USBSD_RVLD:the_USBSD_RVLD"
Info (12128): Elaborating entity "USBSD_SEL_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USBSD_SEL_s1_arbitrator:the_USBSD_SEL_s1"
Warning (12125): Using design file usbsd_sel.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USBSD_SEL
Info (12128): Elaborating entity "USBSD_SEL" for hierarchy "NIOSTOP:NIOSTOP_inst|USBSD_SEL:the_USBSD_SEL"
Info (12128): Elaborating entity "USB_EN_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_EN_s1_arbitrator:the_USB_EN_s1"
Warning (12125): Using design file usb_en.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USB_EN
Info (12128): Elaborating entity "USB_EN" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_EN:the_USB_EN"
Info (12128): Elaborating entity "USB_INT_I_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_INT_I_s1_arbitrator:the_USB_INT_I_s1"
Warning (12125): Using design file usb_int_i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USB_INT_I
Info (12128): Elaborating entity "USB_INT_I" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_INT_I:the_USB_INT_I"
Info (12128): Elaborating entity "USB_SCK_O_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SCK_O_s1_arbitrator:the_USB_SCK_O_s1"
Warning (12125): Using design file usb_sck_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USB_SCK_O
Info (12128): Elaborating entity "USB_SCK_O" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SCK_O:the_USB_SCK_O"
Info (12128): Elaborating entity "USB_SCS_O_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SCS_O_s1_arbitrator:the_USB_SCS_O_s1"
Warning (12125): Using design file usb_scs_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USB_SCS_O
Info (12128): Elaborating entity "USB_SCS_O" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SCS_O:the_USB_SCS_O"
Info (12128): Elaborating entity "USB_SDI_O_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SDI_O_s1_arbitrator:the_USB_SDI_O_s1"
Warning (12125): Using design file usb_sdi_o.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USB_SDI_O
Info (12128): Elaborating entity "USB_SDI_O" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SDI_O:the_USB_SDI_O"
Info (12128): Elaborating entity "USB_SDO_I_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SDO_I_s1_arbitrator:the_USB_SDO_I_s1"
Warning (12125): Using design file usb_sdo_i.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: USB_SDO_I
Info (12128): Elaborating entity "USB_SDO_I" for hierarchy "NIOSTOP:NIOSTOP_inst|USB_SDO_I:the_USB_SDO_I"
Info (12128): Elaborating entity "cpu_jtag_debug_module_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module"
Info (12128): Elaborating entity "cpu_data_master_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu_data_master_arbitrator:the_cpu_data_master"
Info (12128): Elaborating entity "cpu_instruction_master_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu_instruction_master_arbitrator:the_cpu_instruction_master"
Info (12021): Found 25 design units, including 25 entities, in source file cpu.v
    Info (12023): Found entity 1: cpu_ic_data_module
    Info (12023): Found entity 2: cpu_ic_tag_module
    Info (12023): Found entity 3: cpu_bht_module
    Info (12023): Found entity 4: cpu_register_bank_a_module
    Info (12023): Found entity 5: cpu_register_bank_b_module
    Info (12023): Found entity 6: cpu_nios2_oci_debug
    Info (12023): Found entity 7: cpu_ociram_lpm_dram_bdp_component_module
    Info (12023): Found entity 8: cpu_nios2_ocimem
    Info (12023): Found entity 9: cpu_nios2_avalon_reg
    Info (12023): Found entity 10: cpu_nios2_oci_break
    Info (12023): Found entity 11: cpu_nios2_oci_xbrk
    Info (12023): Found entity 12: cpu_nios2_oci_dbrk
    Info (12023): Found entity 13: cpu_nios2_oci_itrace
    Info (12023): Found entity 14: cpu_nios2_oci_td_mode
    Info (12023): Found entity 15: cpu_nios2_oci_dtrace
    Info (12023): Found entity 16: cpu_nios2_oci_compute_tm_count
    Info (12023): Found entity 17: cpu_nios2_oci_fifowp_inc
    Info (12023): Found entity 18: cpu_nios2_oci_fifocount_inc
    Info (12023): Found entity 19: cpu_nios2_oci_fifo
    Info (12023): Found entity 20: cpu_nios2_oci_pib
    Info (12023): Found entity 21: cpu_traceram_lpm_dram_bdp_component_module
    Info (12023): Found entity 22: cpu_nios2_oci_im
    Info (12023): Found entity 23: cpu_nios2_performance_monitors
    Info (12023): Found entity 24: cpu_nios2_oci
    Info (12023): Found entity 25: cpu
Info (12128): Elaborating entity "cpu" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu"
Warning (12125): Using design file cpu_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_test_bench
Info (12128): Elaborating entity "cpu_test_bench" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_test_bench:the_cpu_test_bench"
Info (12128): Elaborating entity "cpu_ic_data_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf
    Info (12023): Found entity 1: altsyncram_cjd1
Info (12128): Elaborating entity "altsyncram_cjd1" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_data_module:cpu_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated"
Info (12128): Elaborating entity "cpu_ic_tag_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_ic_tag_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "23"
    Info (12134): Parameter "width_b" = "23"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5g1.tdf
    Info (12023): Found entity 1: altsyncram_k5g1
Info (12128): Elaborating entity "altsyncram_k5g1" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_ic_tag_module:cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_k5g1:auto_generated"
Info (12128): Elaborating entity "cpu_bht_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_bht_ram.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bpf1.tdf
    Info (12023): Found entity 1: altsyncram_bpf1
Info (12128): Elaborating entity "altsyncram_bpf1" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_bht_module:cpu_bht|altsyncram:the_altsyncram|altsyncram_bpf1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_a_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_a.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b7f1.tdf
    Info (12023): Found entity 1: altsyncram_b7f1
Info (12128): Elaborating entity "altsyncram_b7f1" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_a_module:cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_b7f1:auto_generated"
Info (12128): Elaborating entity "cpu_register_bank_b_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "cpu_rf_ram_b.mif"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7f1.tdf
    Info (12023): Found entity 1: altsyncram_c7f1
Info (12128): Elaborating entity "altsyncram_c7f1" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_register_bank_b_module:cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_c7f1:auto_generated"
Warning (12125): Using design file cpu_mult_cell.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_mult_cell
Info (12128): Elaborating entity "cpu_mult_cell" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell"
Info (12128): Elaborating entity "altmult_add" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_mgr2.tdf
    Info (12023): Found entity 1: mult_add_mgr2
Info (12128): Elaborating entity "mult_add_mgr2" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_ks81.tdf
    Info (12023): Found entity 1: ded_mult_ks81
Info (12128): Elaborating entity "ded_mult_ks81" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf
    Info (12023): Found entity 1: dffpipe_93c
Info (12128): Elaborating entity "dffpipe_93c" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_mgr2:auto_generated|ded_mult_ks81:ded_mult1|dffpipe_93c:pre_result"
Info (12128): Elaborating entity "altmult_add" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_ogr2.tdf
    Info (12023): Found entity 1: mult_add_ogr2
Info (12128): Elaborating entity "mult_add_ogr2" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_mult_cell:the_cpu_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_ogr2:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_oci" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci"
Info (12128): Elaborating entity "cpu_nios2_oci_debug" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "cpu_nios2_ocimem" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem"
Info (12128): Elaborating entity "cpu_ociram_lpm_dram_bdp_component_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "cpu_ociram_default_contents.mif"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_f572.tdf
    Info (12023): Found entity 1: altsyncram_f572
Info (12128): Elaborating entity "altsyncram_f572" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|cpu_ociram_lpm_dram_bdp_component_module:cpu_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_f572:auto_generated"
Info (12128): Elaborating entity "cpu_nios2_avalon_reg" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "cpu_nios2_oci_break" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_break:the_cpu_nios2_oci_break"
Info (12128): Elaborating entity "cpu_nios2_oci_xbrk" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_xbrk:the_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_dbrk" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dbrk:the_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "cpu_nios2_oci_itrace" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_itrace:the_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "cpu_nios2_oci_dtrace" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "cpu_nios2_oci_td_mode" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_dtrace:the_cpu_nios2_oci_dtrace|cpu_nios2_oci_td_mode:cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "cpu_nios2_oci_fifo" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "cpu_nios2_oci_compute_tm_count" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_compute_tm_count:cpu_nios2_oci_compute_tm_count_tm_count"
Info (12128): Elaborating entity "cpu_nios2_oci_fifowp_inc" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifowp_inc:cpu_nios2_oci_fifowp_inc_fifowp"
Info (12128): Elaborating entity "cpu_nios2_oci_fifocount_inc" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_nios2_oci_fifocount_inc:cpu_nios2_oci_fifocount_inc_fifocount"
Warning (12125): Using design file cpu_oci_test_bench.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_oci_test_bench
Info (12128): Elaborating entity "cpu_oci_test_bench" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_fifo:the_cpu_nios2_oci_fifo|cpu_oci_test_bench:the_cpu_oci_test_bench"
Info (12128): Elaborating entity "cpu_nios2_oci_pib" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_pib:the_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "cpu_nios2_oci_im" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im"
Info (12128): Elaborating entity "cpu_traceram_lpm_dram_bdp_component_module" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_aclr_a" = "NONE"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "CYCLONEIVE"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "36"
    Info (12134): Parameter "width_b" = "36"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
    Info (12134): Parameter "wrcontrol_aclr_a" = "NONE"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0a02.tdf
    Info (12023): Found entity 1: altsyncram_0a02
Info (12128): Elaborating entity "altsyncram_0a02" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated"
Warning (12125): Using design file cpu_jtag_debug_module_wrapper.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_wrapper
Info (12128): Elaborating entity "cpu_jtag_debug_module_wrapper" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper"
Warning (12125): Using design file cpu_jtag_debug_module_tck.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_tck
Info (12128): Elaborating entity "cpu_jtag_debug_module_tck" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Warning (12125): Using design file cpu_jtag_debug_module_sysclk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cpu_jtag_debug_module_sysclk
Info (12128): Elaborating entity "cpu_jtag_debug_module_sysclk" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_jtag_debug_module_phy"
Info (12128): Elaborating entity "epcs_epcs_control_port_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|epcs_epcs_control_port_arbitrator:the_epcs_epcs_control_port"
Warning (12125): Using design file epcs.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: epcs_sub
    Info (12023): Found entity 2: epcs
Info (12128): Elaborating entity "epcs" for hierarchy "NIOSTOP:NIOSTOP_inst|epcs:the_epcs"
Info (12128): Elaborating entity "epcs_sub" for hierarchy "NIOSTOP:NIOSTOP_inst|epcs:the_epcs|epcs_sub:the_epcs_sub"
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "epcs_boot_rom_synth.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sc31.tdf
    Info (12023): Found entity 1: altsyncram_sc31
Info (12128): Elaborating entity "altsyncram_sc31" for hierarchy "NIOSTOP:NIOSTOP_inst|epcs:the_epcs|altsyncram:the_boot_copier_rom|altsyncram_sc31:auto_generated"
Info (12128): Elaborating entity "jtag_uart_avalon_jtag_slave_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart_avalon_jtag_slave_arbitrator:the_jtag_uart_avalon_jtag_slave"
Warning (12125): Using design file jtag_uart.v, which is not specified as a design file for the current project, but contains definitions for 7 design units and 7 entities in project
    Info (12023): Found entity 1: jtag_uart_log_module
    Info (12023): Found entity 2: jtag_uart_sim_scfifo_w
    Info (12023): Found entity 3: jtag_uart_scfifo_w
    Info (12023): Found entity 4: jtag_uart_drom_module
    Info (12023): Found entity 5: jtag_uart_sim_scfifo_r
    Info (12023): Found entity 6: jtag_uart_scfifo_r
    Info (12023): Found entity 7: jtag_uart
Info (12128): Elaborating entity "jtag_uart" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart"
Info (12128): Elaborating entity "jtag_uart_scfifo_w" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w"
Info (12128): Elaborating entity "scfifo" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf
    Info (12023): Found entity 1: scfifo_jr21
Info (12128): Elaborating entity "scfifo_jr21" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf
    Info (12023): Found entity 1: a_dpfifo_q131
Info (12128): Elaborating entity "a_dpfifo_q131" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw"
Info (12021): Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf
    Info (12023): Found entity 1: dpram_nl21
Info (12128): Elaborating entity "dpram_nl21" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf
    Info (12023): Found entity 1: altsyncram_r1m1
Info (12128): Elaborating entity "altsyncram_r1m1" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count"
Info (12128): Elaborating entity "jtag_uart_scfifo_r" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r"
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic" with the following parameter:
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "pio_led_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|pio_led_s1_arbitrator:the_pio_led_s1"
Warning (12125): Using design file pio_led.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: pio_led
Info (12128): Elaborating entity "pio_led" for hierarchy "NIOSTOP:NIOSTOP_inst|pio_led:the_pio_led"
Info (12128): Elaborating entity "sdram_s1_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_data_master_to_sdram_s1_module" for hierarchy "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_data_master_to_sdram_s1_module:rdv_fifo_for_cpu_data_master_to_sdram_s1"
Info (12128): Elaborating entity "rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module" for hierarchy "NIOSTOP:NIOSTOP_inst|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_cpu_instruction_master_to_sdram_s1_module:rdv_fifo_for_cpu_instruction_master_to_sdram_s1"
Warning (12125): Using design file sdram.v, which is not specified as a design file for the current project, but contains definitions for 2 design units and 2 entities in project
    Info (12023): Found entity 1: sdram_input_efifo_module
    Info (12023): Found entity 2: sdram
Info (12128): Elaborating entity "sdram" for hierarchy "NIOSTOP:NIOSTOP_inst|sdram:the_sdram"
Info (12128): Elaborating entity "sdram_input_efifo_module" for hierarchy "NIOSTOP:NIOSTOP_inst|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module"
Info (12128): Elaborating entity "sysid_control_slave_arbitrator" for hierarchy "NIOSTOP:NIOSTOP_inst|sysid_control_slave_arbitrator:the_sysid_control_slave"
Warning (12125): Using design file sysid.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sysid
Info (12128): Elaborating entity "sysid" for hierarchy "NIOSTOP:NIOSTOP_inst|sysid:the_sysid"
Info (12128): Elaborating entity "NIOSTOP_reset_clk_domain_synch_module" for hierarchy "NIOSTOP:NIOSTOP_inst|NIOSTOP_reset_clk_domain_synch_module:NIOSTOP_reset_clk_domain_synch"
Info (12128): Elaborating entity "dispctrl" for hierarchy "dispctrl:dispctrl"
Warning (10036): Verilog HDL or VHDL warning at dispctrl.v(82): object "adwavedo" assigned a value but never read
Warning (10034): Output port "test" at dispctrl.v(63) has no driver
Info (12128): Elaborating entity "LED_SW" for hierarchy "LED_SW:LED_SW"
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(157): object "btn1rsp0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(160): object "btn4rsp0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(161): object "btn5rsp0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(164): object "brspcnt1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(167): object "brspcnt4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(168): object "brspcnt5" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(171): object "btn1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(174): object "btn4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LED_SW.v(175): object "btn5" assigned a value but never read
Warning (10240): Verilog HDL Always Construct warning at LED_SW.v(595): inferring latch(es) for variable "btn1rsp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LED_SW.v(595): inferring latch(es) for variable "btn4rsp", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LED_SW.v(595): inferring latch(es) for variable "btn5rsp", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "LCD_top" for hierarchy "LCD_top:LCDt"
Warning (10036): Verilog HDL or VHDL warning at LCD_top.v(148): object "dispcoln" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_top.v(150): object "wlast" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at LCD_top.v(152): object "wpixdata" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at LCD_top.v(213): truncated value with size 18 to match size of target (17)
Warning (10230): Verilog HDL assignment warning at LCD_top.v(224): truncated value with size 18 to match size of target (17)
Info (12128): Elaborating entity "video_saa" for hierarchy "video_saa:video_saa"
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(74): object "i2c_init" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(75): object "i2c_init1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(78): object "i2c_rdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(92): object "vin1d1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(93): object "vin1d2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(94): object "vin1d3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(95): object "vin1d4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(102): object "ch1_syni" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(103): object "ch1_sav" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(104): object "ch1_odd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(105): object "ch1_fldi" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(118): object "vin0_wtrowf" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at video_saa.v(119): object "vin0_fstd" assigned a value but never read
Info (12128): Elaborating entity "audio_wm" for hierarchy "audio_wm:audio_wm"
Warning (10036): Verilog HDL or VHDL warning at audio_wm.v(57): object "i2c_init" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at audio_wm.v(58): object "i2c_init1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at audio_wm.v(61): object "i2c_rdata" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at audio_wm.v(64): object "i2c_oe" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at audio_wm.v(438): object "linvld" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at audio_wm.v(546): object "rinvld" assigned a value but never read
Warning (10034): Output port "test" at audio_wm.v(41) has no driver
Info (12128): Elaborating entity "IR_TOP" for hierarchy "IR_TOP:IR_TOP"
Info (12128): Elaborating entity "DS1302Z_TOP" for hierarchy "DS1302Z_TOP:RTCt"
Info (10264): Verilog HDL Case Statement information at DS1302Z_TOP.v(445): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "DS1302_CTL" for hierarchy "DS1302Z_TOP:RTCt|DS1302_CTL:I_DS1302_CTL"
Info (12128): Elaborating entity "vga_top" for hierarchy "vga_top:VGAt"
Info (12128): Elaborating entity "UART_TOP" for hierarchy "UART_TOP:UARTt"
Info (12128): Elaborating entity "UART_TX" for hierarchy "UART_TOP:UARTt|UART_TX:I_UART_TX"
Info (12128): Elaborating entity "UART_RX" for hierarchy "UART_TOP:UARTt|UART_RX:I_UART_RX"
Info (12128): Elaborating entity "PS2_TOP" for hierarchy "PS2_TOP:PS2t"
Info (12128): Elaborating entity "seg7_led" for hierarchy "seg7_led:seg7_led"
Warning (10036): Verilog HDL or VHDL warning at seg7_led.v(89): object "tmscnt" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at seg7_led.v(280): truncated value with size 5 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at seg7_led.v(288): truncated value with size 5 to match size of target (4)
Info (12128): Elaborating entity "EXT_IO" for hierarchy "EXT_IO:EXT_IO"
Info (12128): Elaborating entity "ddr_top" for hierarchy "ddr_top:ddrtop"
Warning (10034): Output port "test" at ddr_top.v(104) has no driver
Info (12128): Elaborating entity "ddr_rw" for hierarchy "ddr_top:ddrtop|ddr_rw:ddr_rw"
Warning (10034): Output port "test" at ddr_rw.v(59) has no driver
Info (12128): Elaborating entity "ddr_ctrl" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl"
Warning (10036): Verilog HDL or VHDL warning at ddr_ctrl.v(119): object "dqrflg6" assigned a value but never read
Info (10264): Verilog HDL Case Statement information at ddr_ctrl.v(442): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at ddr_ctrl.v(518): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "mybidir" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0"
Info (12128): Elaborating entity "altddio_bidir" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component"
Info (12130): Elaborated megafunction instantiation "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component"
Info (12133): Instantiated megafunction "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "implement_input_in_lcell" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_bidir"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_bidir_a4p.tdf
    Info (12023): Found entity 1: ddio_bidir_a4p
Info (12128): Elaborating entity "ddio_bidir_a4p" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mybidir:mybidir0|altddio_bidir:ALTDDIO_BIDIR_component|ddio_bidir_a4p:auto_generated"
Info (12128): Elaborating entity "mydq" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0"
Info (12128): Elaborating entity "mydq_dq_a6o" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|mydq:mydq0|mydq_dq_a6o:mydq_dq_a6o_component"
Info (12128): Elaborating entity "ckoutp" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout"
Info (12128): Elaborating entity "altddio_out" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component"
Info (12130): Elaborated megafunction instantiation "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component"
Info (12133): Instantiated megafunction "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component" with the following parameter:
    Info (12134): Parameter "extend_oe_disable" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNREGISTERED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_p9j.tdf
    Info (12023): Found entity 1: ddio_out_p9j
Info (12128): Elaborating entity "ddio_out_p9j" for hierarchy "ddr_top:ddrtop|ddr_ctrl:ddrctrl|ckoutp:ck_pout|altddio_out:ALTDDIO_OUT_component|ddio_out_p9j:auto_generated"
Warning (12020): Port "address_b" on the entity instantiation of "cpu_traceram_lpm_dram_bdp_component" is connected to a signal of width 17. The formal width of the signal in the module is 7.  The extra bits will be ignored.
Warning (12020): Port "jdo" on the entity instantiation of "the_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[0]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[1]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[2]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[3]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[4]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[5]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[6]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[7]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[8]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[9]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[10]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[11]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[12]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[13]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[15]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[16]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[17]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[18]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[19]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[20]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[23]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[24]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[25]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[26]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[27]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[28]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[29]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[30]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[31]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[32]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[33]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[34]"
        Warning (14320): Synthesized away node "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_im:the_cpu_nios2_oci_im|cpu_traceram_lpm_dram_bdp_component_module:cpu_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|q_a[35]"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "video_saa:video_saa|yuvwa1_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 5
        Info (286033): Parameter WIDTH set to 7
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "video_saa:video_saa|signy_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 8
Info (278001): Inferred 1 megafunctions from design logic
    Info (278002): Inferred adder/subtractor megafunction ("lpm_add_sub") from the following logic: "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|Add10"
Info (12130): Elaborated megafunction instantiation "video_saa:video_saa|altshift_taps:yuvwa1_rtl_0"
Info (12133): Instantiated megafunction "video_saa:video_saa|altshift_taps:yuvwa1_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "5"
    Info (12134): Parameter "WIDTH" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_0jm.tdf
    Info (12023): Found entity 1: shift_taps_0jm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0va1.tdf
    Info (12023): Found entity 1: altsyncram_0va1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_s8h.tdf
    Info (12023): Found entity 1: cntr_s8h
Info (12130): Elaborated megafunction instantiation "video_saa:video_saa|altshift_taps:signy_rtl_0"
Info (12133): Instantiated megafunction "video_saa:video_saa|altshift_taps:signy_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_1jm.tdf
    Info (12023): Found entity 1: shift_taps_1jm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf
    Info (12023): Found entity 1: altsyncram_uua1
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf
    Info (12023): Found entity 1: cntr_r8h
Info (12130): Elaborated megafunction instantiation "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|lpm_add_sub:Add10"
Info (12133): Instantiated megafunction "NIOSTOP:NIOSTOP_inst|cpu:the_cpu|lpm_add_sub:Add10" with the following parameter:
    Info (12134): Parameter "LPM_WIDTH" = "33"
    Info (12134): Parameter "LPM_DIRECTION" = "DEFAULT"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "ONE_INPUT_IS_CONSTANT" = "NO"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qvi.tdf
    Info (12023): Found entity 1: add_sub_qvi
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "sdr_udm" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "sdr_ldm" and its non-tri-state driver.
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ddr_udm" is fed by GND
    Warning (13033): The pin "ddr_ldm" is fed by GND
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "sdr_udm~synth"
    Warning (13010): Node "sdr_ldm~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ddr_csn" is stuck at GND
    Warning (13410): Pin "sdr_cke" is stuck at VCC
    Warning (13410): Pin "lcd_rd" is stuck at VCC
    Warning (13410): Pin "vga_syn" is stuck at GND
    Warning (13410): Pin "seg7_ledh" is stuck at VCC
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 127 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file E:/C430_Test/C430_Test.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 3 node(s), including 0 DDIO, 3 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "PLL1:PLL1|altpll:altpll_component|PLL1_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected
Warning (15899): PLL "PLL3:PLL3|altpll:altpll_component|PLL3_altpll:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "net_woln"
Info (21057): Implemented 7965 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 36 input pins
    Info (21059): Implemented 155 output pins
    Info (21060): Implemented 40 bidirectional pins
    Info (21061): Implemented 7442 logic cells
    Info (21064): Implemented 264 RAM segments
    Info (21065): Implemented 3 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 139 warnings
    Info: Peak virtual memory: 399 megabytes
    Info: Processing ended: Mon Apr 07 13:38:18 2014
    Info: Elapsed time: 00:01:15
    Info: Total CPU time (on all processors): 00:01:09


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/C430_Test/C430_Test.map.smsg.


