
*** Running vivado
    with args -log busloader.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source busloader.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/zach/.Xilinx/Vivado/2018.1/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source busloader.tcl -notrace
Command: synth_design -top busloader -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4074 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.559 ; gain = 71.930 ; free physical = 6309 ; free virtual = 10033
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'busloader' [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
	Parameter hold_threshold bound to: 5000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:23]
	Parameter hold_threshold bound to: 5000000 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter UP bound to: 2'b10 
	Parameter TRIG bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-6157] synthesizing module 'register' [/home/zach/busses/busses.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (2#1) [/home/zach/busses/busses.srcs/sources_1/new/register.v:23]
INFO: [Synth 8-6157] synthesizing module 'mode_set' [/home/zach/busses/busses.srcs/sources_1/new/mode.v:23]
	Parameter M_STORE bound to: 2'b00 
	Parameter M_DISPLAY bound to: 2'b01 
	Parameter M_SWAP bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [/home/zach/busses/busses.srcs/sources_1/new/mode.v:32]
INFO: [Synth 8-6155] done synthesizing module 'mode_set' (3#1) [/home/zach/busses/busses.srcs/sources_1/new/mode.v:23]
INFO: [Synth 8-6157] synthesizing module 'register_controller' [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter STORE_IN bound to: 3'b001 
	Parameter STORE_OUT bound to: 3'b010 
	Parameter DISPLAY bound to: 3'b011 
	Parameter SWAP_IN bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:55]
INFO: [Synth 8-155] case statement is not full and has no default [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:63]
WARNING: [Synth 8-567] referenced signal 'last_mode' should be on the sensitivity list [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:44]
WARNING: [Synth 8-567] referenced signal 'mode' should be on the sensitivity list [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:44]
WARNING: [Synth 8-3848] Net r_in in module/entity register_controller does not have driver. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:28]
WARNING: [Synth 8-3848] Net r_out in module/entity register_controller does not have driver. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:29]
WARNING: [Synth 8-3848] Net d_in in module/entity register_controller does not have driver. [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:30]
INFO: [Synth 8-6155] done synthesizing module 'register_controller' (4#1) [/home/zach/busses/busses.srcs/sources_1/new/register_controller.v:23]
INFO: [Synth 8-6155] done synthesizing module 'busloader' (5#1) [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
WARNING: [Synth 8-3331] design register_controller has unconnected port r_in[2]
WARNING: [Synth 8-3331] design register_controller has unconnected port r_in[1]
WARNING: [Synth 8-3331] design register_controller has unconnected port r_in[0]
WARNING: [Synth 8-3331] design register_controller has unconnected port r_out[2]
WARNING: [Synth 8-3331] design register_controller has unconnected port r_out[1]
WARNING: [Synth 8-3331] design register_controller has unconnected port r_out[0]
WARNING: [Synth 8-3331] design register_controller has unconnected port d_in
WARNING: [Synth 8-3331] design register_controller has unconnected port clk
WARNING: [Synth 8-3331] design register_controller has unconnected port n_rst
WARNING: [Synth 8-3331] design register_controller has unconnected port mode[1]
WARNING: [Synth 8-3331] design register_controller has unconnected port mode[0]
WARNING: [Synth 8-3331] design register_controller has unconnected port func[2]
WARNING: [Synth 8-3331] design register_controller has unconnected port func[1]
WARNING: [Synth 8-3331] design register_controller has unconnected port func[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1305.168 ; gain = 117.539 ; free physical = 6322 ; free virtual = 10047
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1305.168 ; gain = 117.539 ; free physical = 6320 ; free virtual = 10045
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1305.168 ; gain = 117.539 ; free physical = 6320 ; free virtual = 10045
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
Finished Parsing XDC File [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/zach/busses/busses.srcs/constrs_1/imports/verilog_multiplier/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/busloader_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/busloader_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1624.473 ; gain = 0.000 ; free physical = 5931 ; free virtual = 9783
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 6001 ; free virtual = 9855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 6001 ; free virtual = 9855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 6003 ; free virtual = 9856
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'next_mode_reg' [/home/zach/busses/busses.srcs/sources_1/new/mode.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:51 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5993 ; free virtual = 9847
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module busloader 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   8 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module register 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module mode_set 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3332] Sequential element (DB1/next_state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/next_state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/next_state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/next_state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/next_state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/next_state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB1/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB2/state_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/state_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (DB3/state_reg[0]) is unused and will be removed from module busloader.
INFO: [Synth 8-3886] merging instance 'DB0/next_state_reg[1]' (FD) to 'DB0/state_reg[1]'
INFO: [Synth 8-3886] merging instance 'DB0/next_state_reg[0]' (FD) to 'DB0/state_reg[0]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5979 ; free virtual = 9837
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5853 ; free virtual = 9718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : i_16/I9[1]
INFO: [Synth 8-620] skipping inversion-propagation across instance 'i_16/i_2' with timing assertions on output pin 'O'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (R1/store_reg[3]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R1/store_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R1/store_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R1/store_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R2/store_reg[3]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R2/store_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R2/store_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R2/store_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[3]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[2]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[1]) is unused and will be removed from module busloader.
WARNING: [Synth 8-3332] Sequential element (R3/store_reg[0]) is unused and will be removed from module busloader.
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \DB0/__0/i___8 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \DB0/__0/i___14 /O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through \DB0/__0/i___8 /O'
Found timing loop:
     0: i_36/O (LUT2)
     1: i_36/I1 (LUT2)
     2: i_19/O (LUT4)
     3: i_19/I3 (LUT4)
     4: i_36/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
Inferred a: "set_disable_timing -from I1 -to O i_36"
Found timing loop:
     0: i_36/O (LUT2)
     1: i_36/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
Found timing loop:
     0: i_37/O (LUT2)
     1: i_37/I1 (LUT2)
     2: i_20/O (LUT4)
     3: i_20/I2 (LUT4)
     4: i_36/O (LUT2)
     5: i_36/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
Inferred a: "set_disable_timing -from I1 -to O i_37"
Found timing loop:
     0: i_36/O (LUT2)
     1: i_36/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
Found timing loop:
     0: i_36/O (LUT2)
     1: i_36/I0 (LUT2)
     2: i_18/O (LUT2)
     3: i_18/I1 (LUT2)
     4: i_36/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
Inferred a: "set_disable_timing -from I0 -to O i_36"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:01:03 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin i_0:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_5:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_6:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_7:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_8:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_9:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_10:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_11:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_12:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_13:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_14:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_15:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_1:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_2:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_3:en to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_4:en to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net DB0/state[0] with 1st driver pin 'i_0/O' [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:38]
CRITICAL WARNING: [Synth 8-3352] multi-driven net DB0/state[0] with 2nd driver pin 'DB0/state_reg[0]/Q' [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
CRITICAL WARNING: [Synth 8-3352] multi-driven net DB0/state[1] with 1st driver pin 'i_1/O' [/home/zach/busses/busses.srcs/sources_1/new/debouncer.v:38]
CRITICAL WARNING: [Synth 8-3352] multi-driven net DB0/state[1] with 2nd driver pin 'DB0/state_reg[1]/Q' [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        2|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: led2_b_OBUF_inst_i_3/O (LUT4)
     1: led2_b_OBUF_inst_i_3/I2 (LUT4)
     2: led2_b_OBUF_inst_i_3/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/zach/busses/busses.srcs/sources_1/new/busloader.v:23]
Inferred a: "set_disable_timing -from I2 -to O led2_b_OBUF_inst_i_3"
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |     2|
|4     |LUT2   |    10|
|5     |LUT3   |     2|
|6     |LUT4   |     3|
|7     |LUT5   |     2|
|8     |LUT6   |     6|
|9     |FDRE   |    28|
|10    |LDC    |     2|
|11    |IBUF   |     7|
|12    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------+------+
|      |Instance |Module    |Cells |
+------+---------+----------+------+
|1     |top      |          |    77|
|2     |  DB0    |debouncer |    43|
|3     |  MODE   |mode_set  |     8|
+------+---------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.473 ; gain = 436.844 ; free physical = 5851 ; free virtual = 9716
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 44 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 1624.473 ; gain = 117.539 ; free physical = 5902 ; free virtual = 9767
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:01:04 . Memory (MB): peak = 1624.480 ; gain = 436.844 ; free physical = 5912 ; free virtual = 9777
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LDC => LDCE: 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 64 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:01:06 . Memory (MB): peak = 1624.480 ; gain = 436.922 ; free physical = 5903 ; free virtual = 9768
INFO: [Common 17-1381] The checkpoint '/home/zach/busses/busses.runs/synth_1/busloader.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file busloader_utilization_synth.rpt -pb busloader_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1648.484 ; gain = 0.000 ; free physical = 5903 ; free virtual = 9768
INFO: [Common 17-206] Exiting Vivado at Thu Jun 28 17:01:59 2018...
