// Seed: 3224179771
module module_0;
  wire  id_1;
  logic id_2;
  ;
  wire id_3;
  assign module_1.id_0 = 0;
  parameter id_4 = 1, id_5 = -1'b0;
  logic id_6;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    output uwire id_0,
    input  tri1  id_1,
    output wire  id_2
);
  logic _id_4;
  module_0 modCall_1 ();
  wire [id_4  ===  1 : ~  id_4] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  module_0 modCall_1 ();
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  xnor primCall (id_1, id_10, id_13, id_2, id_4, id_5, id_6, id_7, id_9);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_14;
endmodule
