$date
	Thu Jul 11 19:46:41 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module not_1b_test $end
$var reg 1 ! clk $end
$upscope $end
$scope module not_1b_test $end
$var reg 1 " x $end
$upscope $end
$scope module not_1b_test $end
$var wire 1 # o $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1#
0"
0!
$end
#5
1!
#10
0!
0#
1"
#15
1!
#20
0!
1#
0"
#25
1!
#30
0!
