<html>
<head>
<meta charset="UTF-8">
<title>Vl-propif</title>
<link rel="stylesheet" type="text/css" href="../style.css"/>
</head>
<body>

<h3><a href="../index.html?topic=VL____VL-PROPIF">Click for Vl-propif in the Full Manual</a></h3>

<p>An <span class="v">if</span>-<span class="v">else</span> property expression.</p><p>This is a product type, introduced by <a href="FTY____DEFTAGSUM.html">deftagsum</a> in support of <a href="VL____VL-PROPEXPR.html">vl-propexpr</a>.</p> 
<h5>Fields</h5> 
<dl>
<dt>condition  <a href="VL____VL-EXPRDIST.html">vl-exprdist</a>
</dt> 
 
<dt>then  <a href="VL____VL-PROPEXPR.html">vl-propexpr</a>
</dt> 
 
<dt>else  <a href="VL____VL-PROPEXPR.html">vl-propexpr</a>
</dt> 
<dd>In the SystemVerilog grammar the else branch is optional. 
                  But an assertion of the form <span class="v">if (foo) bar</span> is equivalent 
                  to <span class="v">if (foo) bar else 1</span>, so to keep our internal 
                  representation simpler we require that the <span class="v">else</span> branch 
                  is present, and if it is missing our parser just fills in 
                  an explicit <span class="v">1</span> here.</dd> 
 
</dl>
</body>
</html>
