// Verilog netlist generated by RFSiP netlister
// Cadence Design Systems, Inc.

module Audio_model (
speaker_p,speaker_m,MIC_p,MIC_m,audio_out );
inout  speaker_p;
inout  speaker_m;
inout  MIC_p;
inout  MIC_m;
inout  audio_out;
wire speaker_m;
wire net019;
wire \gnd! ;
wire net13;
wire audio_out;
wire MIC_p;
wire speaker_p;
wire net2;
wire MIC_m;
wire net016;
wire net013;
wire net08;
wire net020;
wire net015;
wire net014;
wire net18;
wire net09;
wire net3;

ind    
 L1  ( .PLUS( net3 ), .MINUS( net2 ) );

ind    
 L0  ( .PLUS( speaker_p ), .MINUS( net18 ) );

res    
 Airplane_noise  ( .PLUS( net09 ), .MINUS( net016 ) );

res    
 MIC_Noise  ( .PLUS( net013 ), .MINUS( MIC_p ) );

res    
 Speaker_noise_2  ( .PLUS( net3 ), .MINUS( net2 ) );

res    
 Speaker_noise1  ( .PLUS( net18 ), .MINUS( speaker_m ) );

mind    
 K0  (  );

vcvs    
 E3  ( .PLUS( net019 ), .\NC+ ( net08 ), .MINUS( net3 ), .\NC- ( net09 ) );

vcvs    
 E1  ( .PLUS( audio_out ), .\NC+ ( net019 ), .MINUS( \gnd!  ), .\NC- ( net2 ) );

vcvs    
 E0  ( .PLUS( net13 ), .\NC+ ( net019 ), .MINUS( MIC_m ), .\NC- ( net2 ) );

vsin    
 V5  ( .PLUS( net013 ), .MINUS( net13 ) );

vsin    
 V4  ( .PLUS( net020 ), .MINUS( net08 ) );

vsin    
 V3  ( .PLUS( net014 ), .MINUS( net020 ) );

vsin    
 V2  ( .PLUS( net015 ), .MINUS( net014 ) );

vsin    
 V0  ( .PLUS( net016 ), .MINUS( net015 ) );

endmodule

