/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] _00_;
  reg [3:0] _01_;
  wire [22:0] _02_;
  wire celloutsig_0_10z;
  wire [17:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_28z;
  wire [2:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_31z;
  wire [6:0] celloutsig_0_35z;
  wire [12:0] celloutsig_0_37z;
  wire [5:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire [13:0] celloutsig_0_5z;
  wire [42:0] celloutsig_0_6z;
  wire [4:0] celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [23:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire [3:0] celloutsig_1_16z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [22:0] _03_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _03_ <= 23'h000000;
    else _03_ <= in_data[65:43];
  assign { _02_[22:16], _00_[11:4], _02_[7:0] } = _03_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 4'h0;
    else _01_ <= { in_data[170], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_52z = celloutsig_0_37z[9:4] || { celloutsig_0_35z[5:1], celloutsig_0_42z };
  assign celloutsig_1_3z = celloutsig_1_1z[5:2] || in_data[133:130];
  assign celloutsig_1_8z = { celloutsig_1_1z[4:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z[5:1], celloutsig_1_2z } || { _01_[1], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, _01_, _01_ };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_7z } || { _00_[6:4], _02_[7:1] };
  assign celloutsig_0_16z = celloutsig_0_3z[10:6] || { celloutsig_0_1z[2:1], celloutsig_0_1z };
  assign celloutsig_0_18z = { celloutsig_0_3z[8:7], celloutsig_0_16z } || celloutsig_0_4z;
  assign celloutsig_0_23z = { in_data[72:68], celloutsig_0_22z } || celloutsig_0_3z[6:1];
  assign celloutsig_0_35z = { in_data[80:75], celloutsig_0_28z } % { 1'h1, celloutsig_0_5z[10:5] };
  assign celloutsig_0_37z = { celloutsig_0_6z[30:28], celloutsig_0_14z } % { 1'h1, celloutsig_0_5z[12:1] };
  assign celloutsig_0_38z = celloutsig_0_31z[17:12] % { 1'h1, celloutsig_0_11z[9:6], celloutsig_0_23z };
  assign celloutsig_0_4z = celloutsig_0_3z[4:2] % { 1'h1, in_data[4:3] };
  assign celloutsig_1_1z = in_data[178:166] % { 1'h1, in_data[181:171], celloutsig_1_0z };
  assign celloutsig_0_6z = { in_data[92:73], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z } % { 1'h1, _02_[17:16], _00_[11:4], _02_[7:2], celloutsig_0_4z, _02_[22:16], _00_[11:4], _02_[7:0] };
  assign celloutsig_0_7z = in_data[27:23] % { 1'h1, celloutsig_0_3z[9:6] };
  assign celloutsig_0_8z = { celloutsig_0_6z[23:18], celloutsig_0_7z } % { 1'h1, celloutsig_0_3z[11:2] };
  assign celloutsig_0_21z = { celloutsig_0_2z[1:0], celloutsig_0_16z } % { 1'h1, celloutsig_0_19z[4], celloutsig_0_10z };
  assign celloutsig_0_2z = in_data[23:21] % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_3z = _02_[5] ? { _02_[17:16], _00_[11:4], _02_[7:6], 1'h1, _02_[4] } : { _02_[19:16], _00_[11:4], _02_[7:6] };
  assign celloutsig_0_5z = celloutsig_0_4z[0] ? in_data[87:74] : in_data[48:35];
  assign celloutsig_1_6z[5:1] = celloutsig_1_1z[1] ? { in_data[128:125], celloutsig_1_5z } : { _01_, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_6z[2] ? in_data[122:120] : { celloutsig_1_1z[5:4], celloutsig_1_8z };
  assign { celloutsig_1_10z[23:16], celloutsig_1_10z[14:10], celloutsig_1_10z[15], celloutsig_1_10z[8:0] } = _01_[1] ? { celloutsig_1_7z, _01_[3:2], 1'h1, _01_[0], celloutsig_1_9z, celloutsig_1_6z[5:1], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z[5:1], celloutsig_1_2z } : { _01_[2], 1'h0, celloutsig_1_7z, celloutsig_1_2z, _01_[3:2], 1'h0, _01_[0], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z };
  assign celloutsig_1_16z = celloutsig_1_3z ? in_data[144:141] : celloutsig_1_1z[5:2];
  assign celloutsig_0_9z = celloutsig_0_1z[2] ? celloutsig_0_3z[13:9] : celloutsig_0_8z[4:0];
  assign celloutsig_0_11z = celloutsig_0_3z[5] ? { celloutsig_0_5z[13:7], celloutsig_0_8z } : { _02_[21:16], _00_[11:4], _02_[7:5], celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_6z[35] ? celloutsig_0_8z[10:1] : { celloutsig_0_6z[36], 1'h0, celloutsig_0_6z[34:27] };
  assign celloutsig_0_19z[8:1] = celloutsig_0_14z[6] ? { celloutsig_0_5z[4:0], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_12z } : { celloutsig_0_14z[9:7], 1'h0, celloutsig_0_14z[5:2] };
  assign celloutsig_0_31z = { celloutsig_0_19z[3], celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_21z, celloutsig_0_23z } - { celloutsig_0_5z[13:11], celloutsig_0_14z, celloutsig_0_21z, celloutsig_0_12z, celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_38z[2:0] - celloutsig_0_37z[9:7];
  assign celloutsig_1_18z = { celloutsig_1_10z[18:16], _01_ } - { _01_[3], celloutsig_1_0z, celloutsig_1_16z, celloutsig_1_3z };
  assign celloutsig_0_1z = in_data[5:3] - _02_[20:18];
  assign celloutsig_0_28z = ~((celloutsig_0_20z & celloutsig_0_8z[7]) | celloutsig_0_24z);
  assign celloutsig_0_42z = ~((celloutsig_0_13z & celloutsig_0_20z) | celloutsig_0_24z);
  assign celloutsig_0_51z = ~((celloutsig_0_2z[2] & celloutsig_0_35z[1]) | celloutsig_0_39z[2]);
  assign celloutsig_1_0z = ~((in_data[122] & in_data[185]) | in_data[99]);
  assign celloutsig_1_2z = ~((celloutsig_1_0z & celloutsig_1_1z[11]) | celloutsig_1_0z);
  assign celloutsig_1_5z = ~((_01_[3] & in_data[105]) | celloutsig_1_2z);
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_5z) | celloutsig_1_1z[11]);
  assign celloutsig_1_12z = ~((celloutsig_1_8z & celloutsig_1_5z) | celloutsig_1_2z);
  assign celloutsig_1_19z = ~((celloutsig_1_12z & celloutsig_1_9z[2]) | celloutsig_1_8z);
  assign celloutsig_0_12z = ~((celloutsig_0_3z[6] & celloutsig_0_1z[0]) | celloutsig_0_10z);
  assign celloutsig_0_13z = ~((celloutsig_0_10z & celloutsig_0_1z[1]) | celloutsig_0_5z[3]);
  assign celloutsig_0_15z = ~((in_data[0] & celloutsig_0_2z[1]) | celloutsig_0_10z);
  assign celloutsig_0_17z = ~((celloutsig_0_14z[7] & celloutsig_0_12z) | celloutsig_0_12z);
  assign celloutsig_0_20z = ~((celloutsig_0_16z & celloutsig_0_10z) | in_data[27]);
  assign celloutsig_0_22z = ~((celloutsig_0_14z[0] & celloutsig_0_3z[13]) | celloutsig_0_17z);
  assign celloutsig_0_24z = ~((celloutsig_0_11z[17] & celloutsig_0_13z) | celloutsig_0_21z[2]);
  assign _00_[2:0] = celloutsig_0_39z;
  assign _02_[15:8] = _00_[11:4];
  assign celloutsig_0_19z[0] = celloutsig_0_15z;
  assign celloutsig_1_10z[9] = celloutsig_1_10z[15];
  assign celloutsig_1_6z[0] = celloutsig_1_2z;
  assign { out_data[134:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
