Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,38
design__inferred_latch__count,0
design__instance__count,7322
design__instance__area,93350.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0012054630788043141
power__switching__total,0.00019288407929707319
power__leakage__total,0.000005053694167145295
power__total,0.001403400907292962
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2543030857872686
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.25534242110116584
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.12213552737093962
timing__setup__ws__corner:nom_fast_1p32V_m40C,6.996091015642044
timing__hold__tns__corner:nom_fast_1p32V_m40C,0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.122136
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,8.727162
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2562659323947434
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25573707764200615
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6375817276824904
timing__setup__ws__corner:nom_slow_1p08V_125C,5.954660044704242
timing__hold__tns__corner:nom_slow_1p08V_125C,0
timing__setup__tns__corner:nom_slow_1p08V_125C,0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.637582
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,7.3329
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25498742727900203
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25476982356002126
timing__hold__ws__corner:nom_typ_1p20V_25C,0.30623010549672547
timing__setup__ws__corner:nom_typ_1p20V_25C,6.605239653303985
timing__hold__tns__corner:nom_typ_1p20V_25C,0
timing__setup__tns__corner:nom_typ_1p20V_25C,0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.30623
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,8.236453
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2543030857872686
clock__skew__worst_setup,0.25476982356002126
timing__hold__ws,0.12213552737093962
timing__setup__ws,5.954660044704242
timing__hold__tns,0
timing__setup__tns,0
timing__hold__wns,0
timing__setup__wns,0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.122136
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,7.3329
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 500.0 200.0
design__core__bbox,2.88 3.78 496.8 192.78
design__io,45
design__die__area,100000
design__core__area,93350.9
design__instance__count__stdcell,641
design__instance__area__stdcell,14237.6
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.152517
design__instance__utilization__stdcell,0.152517
design__rows,50
design__rows:CoreSite,50
design__sites,51450
design__sites:CoreSite,51450
design__instance__count__class:buffer,72
design__instance__area__class:buffer,522.547
design__instance__count__class:sequential_cell,154
design__instance__area__class:sequential_cell,7547.9
design__instance__count__class:multi_input_combinational_cell,174
design__instance__area__class:multi_input_combinational_cell,1821.66
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,184
design__instance__area__class:timing_repair_buffer,3142.54
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,12789.4
design__violations,0
design__instance__count__class:clock_buffer,51
design__instance__area__class:clock_buffer,1170.29
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,154
global_route__vias,3694
global_route__wirelength,21432
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,652
route__net__special,2
route__drc_errors__iter:0,49
route__wirelength__iter:0,13036
route__drc_errors__iter:1,3
route__wirelength__iter:1,12927
route__drc_errors__iter:2,3
route__wirelength__iter:2,12923
route__drc_errors__iter:3,0
route__wirelength__iter:3,12921
route__drc_errors,0
route__wirelength,12921
route__vias,3049
route__vias__singlecut,3049
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,602.645
design__instance__count__class:fill_cell,6681
design__instance__area__class:fill_cell,79113.3
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,25
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,25
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,25
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,25
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19963
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19988
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00036517
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000391205
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.000114454
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000391205
design_powergrid__voltage__worst,0.000391205
design_powergrid__voltage__worst__net:VPWR,1.19963
design_powergrid__drop__worst,0.000391205
design_powergrid__drop__worst__net:VPWR,0.00036517
design_powergrid__voltage__worst__net:VGND,0.000391205
design_powergrid__drop__worst__net:VGND,0.000391205
ir__voltage__worst,1.2
ir__drop__avg,0.000116
ir__drop__worst,0.000365
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
