# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/execute.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/fetch.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/memaccess.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/decode.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/writeback.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/Regfile.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/Controller.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/Memory.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/tb.v"
verilog xil_defaultlib  "../../../LC3_test_again.srcs/sources_1/new/TEST_Bench.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
