
ubuntu-preinstalled/namei:     file format elf32-littlearm


Disassembly of section .init:

00000c9c <.init>:
 c9c:	push	{r3, lr}
 ca0:	bl	1670 <strspn@plt+0x6dc>
 ca4:	pop	{r3, pc}

Disassembly of section .plt:

00000ca8 <calloc@plt-0x14>:
 ca8:	push	{lr}		; (str lr, [sp, #-4]!)
 cac:	ldr	lr, [pc, #4]	; cb8 <calloc@plt-0x4>
 cb0:	add	lr, pc, lr
 cb4:	ldr	pc, [lr, #8]!
 cb8:	andeq	r3, r1, ip, lsl r2

00000cbc <calloc@plt>:
 cbc:			; <UNDEFINED> instruction: 0xe7fd4778
 cc0:	add	ip, pc, #0, 12
 cc4:	add	ip, ip, #77824	; 0x13000
 cc8:	ldr	pc, [ip, #536]!	; 0x218

00000ccc <raise@plt>:
 ccc:	add	ip, pc, #0, 12
 cd0:	add	ip, ip, #77824	; 0x13000
 cd4:	ldr	pc, [ip, #528]!	; 0x210

00000cd8 <strcmp@plt>:
 cd8:	add	ip, pc, #0, 12
 cdc:	add	ip, ip, #77824	; 0x13000
 ce0:	ldr	pc, [ip, #520]!	; 0x208

00000ce4 <__cxa_finalize@plt>:
 ce4:	add	ip, pc, #0, 12
 ce8:	add	ip, ip, #77824	; 0x13000
 cec:	ldr	pc, [ip, #512]!	; 0x200

00000cf0 <strtol@plt>:
 cf0:	add	ip, pc, #0, 12
 cf4:	add	ip, ip, #77824	; 0x13000
 cf8:	ldr	pc, [ip, #504]!	; 0x1f8

00000cfc <getpwuid@plt>:
 cfc:	add	ip, pc, #0, 12
 d00:	add	ip, ip, #77824	; 0x13000
 d04:	ldr	pc, [ip, #496]!	; 0x1f0

00000d08 <strcspn@plt>:
 d08:	add	ip, pc, #0, 12
 d0c:	add	ip, ip, #77824	; 0x13000
 d10:	ldr	pc, [ip, #488]!	; 0x1e8

00000d14 <free@plt>:
 d14:			; <UNDEFINED> instruction: 0xe7fd4778
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #77824	; 0x13000
 d20:	ldr	pc, [ip, #476]!	; 0x1dc

00000d24 <ferror@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #77824	; 0x13000
 d2c:	ldr	pc, [ip, #468]!	; 0x1d4

00000d30 <strndup@plt>:
 d30:			; <UNDEFINED> instruction: 0xe7fd4778
 d34:	add	ip, pc, #0, 12
 d38:	add	ip, ip, #77824	; 0x13000
 d3c:	ldr	pc, [ip, #456]!	; 0x1c8

00000d40 <_exit@plt>:
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #77824	; 0x13000
 d48:	ldr	pc, [ip, #448]!	; 0x1c0

00000d4c <memcpy@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #77824	; 0x13000
 d54:	ldr	pc, [ip, #440]!	; 0x1b8

00000d58 <__strtoull_internal@plt>:
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #77824	; 0x13000
 d60:	ldr	pc, [ip, #432]!	; 0x1b0

00000d64 <dcgettext@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #77824	; 0x13000
 d6c:	ldr	pc, [ip, #424]!	; 0x1a8

00000d70 <strdup@plt>:
 d70:			; <UNDEFINED> instruction: 0xe7fd4778
 d74:	add	ip, pc, #0, 12
 d78:	add	ip, ip, #77824	; 0x13000
 d7c:	ldr	pc, [ip, #412]!	; 0x19c

00000d80 <__stack_chk_fail@plt>:
 d80:	add	ip, pc, #0, 12
 d84:	add	ip, ip, #77824	; 0x13000
 d88:	ldr	pc, [ip, #404]!	; 0x194

00000d8c <textdomain@plt>:
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #77824	; 0x13000
 d94:	ldr	pc, [ip, #396]!	; 0x18c

00000d98 <err@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #77824	; 0x13000
 da0:	ldr	pc, [ip, #388]!	; 0x184

00000da4 <readlink@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #77824	; 0x13000
 dac:	ldr	pc, [ip, #380]!	; 0x17c

00000db0 <fwrite@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #77824	; 0x13000
 db8:	ldr	pc, [ip, #372]!	; 0x174

00000dbc <__fpending@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #77824	; 0x13000
 dc4:	ldr	pc, [ip, #364]!	; 0x16c

00000dc8 <__asprintf_chk@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #77824	; 0x13000
 dd0:	ldr	pc, [ip, #356]!	; 0x164

00000dd4 <malloc@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #77824	; 0x13000
 ddc:	ldr	pc, [ip, #348]!	; 0x15c

00000de0 <__libc_start_main@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #77824	; 0x13000
 de8:	ldr	pc, [ip, #340]!	; 0x154

00000dec <strerror@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #77824	; 0x13000
 df4:	ldr	pc, [ip, #332]!	; 0x14c

00000df8 <__gmon_start__@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #77824	; 0x13000
 e00:	ldr	pc, [ip, #324]!	; 0x144

00000e04 <getopt_long@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #77824	; 0x13000
 e0c:	ldr	pc, [ip, #316]!	; 0x13c

00000e10 <__ctype_b_loc@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #77824	; 0x13000
 e18:	ldr	pc, [ip, #308]!	; 0x134

00000e1c <exit@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #77824	; 0x13000
 e24:	ldr	pc, [ip, #300]!	; 0x12c

00000e28 <strtoul@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #77824	; 0x13000
 e30:	ldr	pc, [ip, #292]!	; 0x124

00000e34 <strlen@plt>:
 e34:	add	ip, pc, #0, 12
 e38:	add	ip, ip, #77824	; 0x13000
 e3c:	ldr	pc, [ip, #284]!	; 0x11c

00000e40 <strchr@plt>:
 e40:	add	ip, pc, #0, 12
 e44:	add	ip, ip, #77824	; 0x13000
 e48:	ldr	pc, [ip, #276]!	; 0x114

00000e4c <warnx@plt>:
 e4c:	add	ip, pc, #0, 12
 e50:	add	ip, ip, #77824	; 0x13000
 e54:	ldr	pc, [ip, #268]!	; 0x10c

00000e58 <__errno_location@plt>:
 e58:	add	ip, pc, #0, 12
 e5c:	add	ip, ip, #77824	; 0x13000
 e60:	ldr	pc, [ip, #260]!	; 0x104

00000e64 <__cxa_atexit@plt>:
 e64:			; <UNDEFINED> instruction: 0xe7fd4778
 e68:	add	ip, pc, #0, 12
 e6c:	add	ip, ip, #77824	; 0x13000
 e70:	ldr	pc, [ip, #248]!	; 0xf8

00000e74 <__vasprintf_chk@plt>:
 e74:	add	ip, pc, #0, 12
 e78:	add	ip, ip, #77824	; 0x13000
 e7c:	ldr	pc, [ip, #240]!	; 0xf0

00000e80 <putchar@plt>:
 e80:	add	ip, pc, #0, 12
 e84:	add	ip, ip, #77824	; 0x13000
 e88:	ldr	pc, [ip, #232]!	; 0xe8

00000e8c <fgetc@plt>:
 e8c:	add	ip, pc, #0, 12
 e90:	add	ip, ip, #77824	; 0x13000
 e94:	ldr	pc, [ip, #224]!	; 0xe0

00000e98 <__printf_chk@plt>:
 e98:	add	ip, pc, #0, 12
 e9c:	add	ip, ip, #77824	; 0x13000
 ea0:	ldr	pc, [ip, #216]!	; 0xd8

00000ea4 <strtod@plt>:
 ea4:	add	ip, pc, #0, 12
 ea8:	add	ip, ip, #77824	; 0x13000
 eac:	ldr	pc, [ip, #208]!	; 0xd0

00000eb0 <__fprintf_chk@plt>:
 eb0:	add	ip, pc, #0, 12
 eb4:	add	ip, ip, #77824	; 0x13000
 eb8:	ldr	pc, [ip, #200]!	; 0xc8

00000ebc <fclose@plt>:
 ebc:	add	ip, pc, #0, 12
 ec0:	add	ip, ip, #77824	; 0x13000
 ec4:	ldr	pc, [ip, #192]!	; 0xc0

00000ec8 <setlocale@plt>:
 ec8:	add	ip, pc, #0, 12
 ecc:	add	ip, ip, #77824	; 0x13000
 ed0:	ldr	pc, [ip, #184]!	; 0xb8

00000ed4 <errx@plt>:
 ed4:	add	ip, pc, #0, 12
 ed8:	add	ip, ip, #77824	; 0x13000
 edc:	ldr	pc, [ip, #176]!	; 0xb0

00000ee0 <wcswidth@plt>:
 ee0:	add	ip, pc, #0, 12
 ee4:	add	ip, ip, #77824	; 0x13000
 ee8:	ldr	pc, [ip, #168]!	; 0xa8

00000eec <strrchr@plt>:
 eec:	add	ip, pc, #0, 12
 ef0:	add	ip, ip, #77824	; 0x13000
 ef4:	ldr	pc, [ip, #160]!	; 0xa0

00000ef8 <warn@plt>:
 ef8:	add	ip, pc, #0, 12
 efc:	add	ip, ip, #77824	; 0x13000
 f00:	ldr	pc, [ip, #152]!	; 0x98

00000f04 <fputc@plt>:
 f04:	add	ip, pc, #0, 12
 f08:	add	ip, ip, #77824	; 0x13000
 f0c:	ldr	pc, [ip, #144]!	; 0x90

00000f10 <localeconv@plt>:
 f10:	add	ip, pc, #0, 12
 f14:	add	ip, ip, #77824	; 0x13000
 f18:	ldr	pc, [ip, #136]!	; 0x88

00000f1c <mbstowcs@plt>:
 f1c:	add	ip, pc, #0, 12
 f20:	add	ip, ip, #77824	; 0x13000
 f24:	ldr	pc, [ip, #128]!	; 0x80

00000f28 <__strtoll_internal@plt>:
 f28:	add	ip, pc, #0, 12
 f2c:	add	ip, ip, #77824	; 0x13000
 f30:	ldr	pc, [ip, #120]!	; 0x78

00000f34 <bindtextdomain@plt>:
 f34:	add	ip, pc, #0, 12
 f38:	add	ip, ip, #77824	; 0x13000
 f3c:	ldr	pc, [ip, #112]!	; 0x70

00000f40 <__xstat64@plt>:
 f40:	add	ip, pc, #0, 12
 f44:	add	ip, ip, #77824	; 0x13000
 f48:	ldr	pc, [ip, #104]!	; 0x68

00000f4c <fputs@plt>:
 f4c:	add	ip, pc, #0, 12
 f50:	add	ip, ip, #77824	; 0x13000
 f54:	ldr	pc, [ip, #96]!	; 0x60

00000f58 <strncmp@plt>:
 f58:	add	ip, pc, #0, 12
 f5c:	add	ip, ip, #77824	; 0x13000
 f60:	ldr	pc, [ip, #88]!	; 0x58

00000f64 <abort@plt>:
 f64:	add	ip, pc, #0, 12
 f68:	add	ip, ip, #77824	; 0x13000
 f6c:	ldr	pc, [ip, #80]!	; 0x50

00000f70 <__lxstat64@plt>:
 f70:	add	ip, pc, #0, 12
 f74:	add	ip, ip, #77824	; 0x13000
 f78:	ldr	pc, [ip, #72]!	; 0x48

00000f7c <getgrgid@plt>:
 f7c:	add	ip, pc, #0, 12
 f80:	add	ip, ip, #77824	; 0x13000
 f84:	ldr	pc, [ip, #64]!	; 0x40

00000f88 <__snprintf_chk@plt>:
 f88:	add	ip, pc, #0, 12
 f8c:	add	ip, ip, #77824	; 0x13000
 f90:	ldr	pc, [ip, #56]!	; 0x38

00000f94 <strspn@plt>:
 f94:	add	ip, pc, #0, 12
 f98:	add	ip, ip, #77824	; 0x13000
 f9c:	ldr	pc, [ip, #48]!	; 0x30

Disassembly of section .text:

00000fa0 <.text>:
     fa0:	svcmi	0x00f0e92d
     fa4:	stc	6, cr4, [sp, #-556]!	; 0xfffffdd4
     fa8:	strmi	r8, [r1], r6, lsl #22
     fac:	ldrcs	pc, [r0, #2271]	; 0x8df
     fb0:			; <UNDEFINED> instruction: 0xf8df2006
     fb4:	ldrbtmi	r3, [sl], #-1424	; 0xfffffa70
     fb8:	strne	pc, [ip, #2271]	; 0x8df
     fbc:	strmi	pc, [ip, #2271]	; 0x8df
     fc0:	ldmpl	r3, {r0, r1, r3, r5, r7, ip, sp, pc}^
     fc4:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
     fc8:	strvc	pc, [r4, #2271]	; 0x8df
     fcc:			; <UNDEFINED> instruction: 0x9329681b
     fd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     fd4:	svc	0x0078f7ff
     fd8:	ldrbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     fdc:			; <UNDEFINED> instruction: 0xf8df4620
     fe0:	ldrbtmi	r5, [pc], #-1400	; fe8 <strspn@plt+0x54>
     fe4:			; <UNDEFINED> instruction: 0xf8df4479
     fe8:			; <UNDEFINED> instruction: 0xf7ff6574
     fec:	strtmi	lr, [r0], -r4, lsr #31
     ff0:	mcr	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
     ff4:	strbeq	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     ff8:	ldrbtmi	r4, [lr], #-1149	; 0xfffffb83
     ffc:			; <UNDEFINED> instruction: 0xf0024478
    1000:			; <UNDEFINED> instruction: 0xf8dffacb
    1004:	ldrbtmi	r3, [fp], #-1376	; 0xfffffaa0
    1008:	ldrtmi	r9, [fp], -r5, lsl #6
    100c:	strtmi	r2, [sl], -r0, lsl #8
    1010:			; <UNDEFINED> instruction: 0x46484659
    1014:			; <UNDEFINED> instruction: 0xf7ff9400
    1018:	mcrrne	14, 15, lr, r3, cr6
    101c:	ldmdacc	r6, {r0, r1, r3, r5, r6, ip, lr, pc}^
    1020:	vadd.i8	d2, d0, d18
    1024:	ldm	pc, {r1, r2, r4, r6, r9, pc}^	; <UNPREDICTABLE>
    1028:	subseq	pc, r0, r0, lsl r0	; <UNPREDICTABLE>
    102c:	subseq	r0, r4, #84, 4	; 0x40000005
    1030:	subseq	r0, r4, #84, 4	; 0x40000005
    1034:	subseq	r0, r4, #84, 4	; 0x40000005
    1038:	subseq	r0, r4, #84, 4	; 0x40000005
    103c:	subseq	r0, r4, #84, 4	; 0x40000005
    1040:	subseq	r0, r4, #84, 4	; 0x40000005
    1044:	subseq	r0, r4, #84, 4	; 0x40000005
    1048:	subseq	r0, r4, #84, 4	; 0x40000005
    104c:	mvneq	r0, r4, asr r2
    1050:	subseq	r0, r4, #84, 4	; 0x40000005
    1054:	subeq	r0, r8, r4, asr r2
    1058:	eorseq	r0, r8, r0, asr #32
    105c:	subseq	r0, r4, #48	; 0x30
    1060:	subseq	r0, r4, #84, 4	; 0x40000005
    1064:	subseq	r0, r4, #84, 4	; 0x40000005
    1068:	eoreq	r0, fp, r4, asr r2
    106c:	eoreq	r0, r3, r4, asr r2
    1070:	ldrbtcs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1074:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1078:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    107c:	bfi	r6, r3, #0, #5
    1080:			; <UNDEFINED> instruction: 0xf0436833
    1084:	eorsvs	r0, r3, r0, lsr #6
    1088:			; <UNDEFINED> instruction: 0xf8dfe7bf
    108c:	ldrbtmi	r2, [sl], #-1248	; 0xfffffb20
    1090:			; <UNDEFINED> instruction: 0xf0436813
    1094:	andsvs	r0, r3, r0, lsl r3
    1098:			; <UNDEFINED> instruction: 0xf8dfe7b7
    109c:	ldrbtmi	r2, [sl], #-1236	; 0xfffffb2c
    10a0:			; <UNDEFINED> instruction: 0xf0436813
    10a4:	andsvs	r0, r3, r2, lsl #6
    10a8:			; <UNDEFINED> instruction: 0xf8dfe7af
    10ac:	ldrbtmi	r2, [sl], #-1224	; 0xfffffb38
    10b0:			; <UNDEFINED> instruction: 0xf0436813
    10b4:	andsvs	r0, r3, r4, lsl #6
    10b8:			; <UNDEFINED> instruction: 0xf8dfe7a7
    10bc:	ldrbtmi	r2, [sl], #-1212	; 0xfffffb44
    10c0:			; <UNDEFINED> instruction: 0xf0436813
    10c4:	andsvs	r0, r3, r4, lsr r3
    10c8:			; <UNDEFINED> instruction: 0xf8dfe79f
    10cc:	andcs	r1, r5, #176, 8	; 0xb0000000
    10d0:	ldrbtmi	r2, [r9], #-0
    10d4:	mcr	7, 2, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    10d8:			; <UNDEFINED> instruction: 0xf8df9c05
    10dc:			; <UNDEFINED> instruction: 0xf8df24a4
    10e0:	stmiapl	r2!, {r2, r5, r7, sl, ip, sp}
    10e4:	ldmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    10e8:	andcs	r4, r1, r1, lsl #12
    10ec:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
    10f0:			; <UNDEFINED> instruction: 0xf7ff2000
    10f4:			; <UNDEFINED> instruction: 0xf8dfee94
    10f8:	bls	14e340 <strspn@plt+0x14d3ac>
    10fc:	movwls	r5, #30931	; 0x78d3
    1100:	strbmi	r6, [fp, #-2075]	; 0xfffff7e5
    1104:	mvnshi	pc, r0
    1108:			; <UNDEFINED> instruction: 0xf8dcf002
    110c:	ldrbtpl	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1110:	rsbvs	r4, r8, sp, ror r4
    1114:			; <UNDEFINED> instruction: 0xf0002800
    1118:			; <UNDEFINED> instruction: 0xf002820a
    111c:	ldrdvs	pc, [r8], r3	; <UNPREDICTABLE>
    1120:			; <UNDEFINED> instruction: 0xf0002800
    1124:	blls	1e1918 <strspn@plt+0x1e0984>
    1128:	ldrmi	r6, [r9, #2075]	; 0x81b
    112c:	strls	fp, [r3], #-4056	; 0xfffff028
    1130:	adchi	pc, r4, r0, asr #6
    1134:	ldrbcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1138:	bls	43c964 <strspn@plt+0x43b9d0>
    113c:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1140:	blt	fe43c96c <strspn@plt+0xfe43b9d8>
    1144:	andls	r4, r9, #2046820352	; 0x7a000000
    1148:	ldrbtmi	sl, [r9], #-2572	; 0xfffff5f4
    114c:	cdp	4, 0, cr9, cr8, cr3, {0}
    1150:			; <UNDEFINED> instruction: 0xf8df2a90
    1154:	tstls	r6, r4, asr #8
    1158:	mcr	4, 0, r4, cr10, cr10, {3}
    115c:			; <UNDEFINED> instruction: 0xf8df2a10
    1160:	ldrbtmi	r2, [sl], #-1084	; 0xfffffbc4
    1164:	mrc	6, 0, r4, cr9, cr0, {4}
    1168:	mulcs	r3, r0, sl
    116c:	eorls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    1170:	bcs	fe43c9d8 <strspn@plt+0xfe43ba44>
    1174:			; <UNDEFINED> instruction: 0xf7ff4649
    1178:	stcls	14, cr14, [r3], {228}	; 0xe4
    117c:	strbmi	r2, [r9], -r0, lsl #6
    1180:	addsmi	r4, r8, #27262976	; 0x1a00000
    1184:	svclt	0x00184618
    1188:	strls	r2, [r3], #-1025	; 0xfffffbff
    118c:	mcrr2	0, 0, pc, r4, cr0	; <UNPREDICTABLE>
    1190:	stmdacs	r0, {r2, ip, pc}
    1194:	blls	275340 <strspn@plt+0x2743ac>
    1198:			; <UNDEFINED> instruction: 0xf016681e
    119c:			; <UNDEFINED> instruction: 0xf0000602
    11a0:	movwcs	r8, #253	; 0xfd
    11a4:	svcmi	0x00fe9308
    11a8:	cfmsub32	mvax2, mvfx4, mvfx10, mvfx10
    11ac:	andcs	r1, r1, r0, lsl sl
    11b0:	ldrbtmi	r9, [pc], #-3076	; 11b8 <strspn@plt+0x224>
    11b4:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
    11b8:	bls	43c9e0 <strspn@plt+0x43ba4c>
    11bc:			; <UNDEFINED> instruction: 0xa014f8dd
    11c0:	ldmibmi	r8!, {r0, r1, r3, r4, sp, lr, pc}^
    11c4:	andcs	r4, r1, sl, asr #12
    11c8:			; <UNDEFINED> instruction: 0xf7ff4479
    11cc:	cdpmi	14, 15, cr14, cr6, cr6, {3}
    11d0:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    11d4:	strbtle	r0, [r8], #-1754	; 0xfffff926
    11d8:			; <UNDEFINED> instruction: 0xf100069b
    11dc:	stmdbvs	r3!, {r0, r2, r7, pc}
    11e0:			; <UNDEFINED> instruction: 0xf4036ea2
    11e4:			; <UNDEFINED> instruction: 0xf5b34370
    11e8:	eorle	r4, r2, r0, lsr #30
    11ec:	andcs	r4, r1, pc, ror #19
    11f0:			; <UNDEFINED> instruction: 0xf7ff4479
    11f4:	svcvs	0x0064ee52
    11f8:			; <UNDEFINED> instruction: 0xf8d4b334
    11fc:	stccs	0, cr5, [r0, #-512]	; 0xfffffe00
    1200:	adchi	pc, r0, r0, asr #32
    1204:	ldmibeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    1208:	strbmi	r6, [r9], -r0, lsr #18
    120c:	blx	ff63d218 <strspn@plt+0xff63c284>
    1210:	tstlt	r3, r3, ror #31
    1214:			; <UNDEFINED> instruction: 0xf88d2344
    1218:			; <UNDEFINED> instruction: 0xf8d83098
    121c:			; <UNDEFINED> instruction: 0xf0133000
    1220:	rsbsle	r0, r6, r0, lsr #12
    1224:	strble	r0, [ip], #1881	; 0x759
    1228:	umullseq	pc, r8, sp, r9	; <UNPREDICTABLE>
    122c:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1230:	ldmib	r4, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    1234:	andcs	r5, r1, fp, lsl r3
    1238:	strtmi	r4, [fp], #-2525	; 0xfffff623
    123c:			; <UNDEFINED> instruction: 0xf7ff4479
    1240:	svcvs	0x0064ee2c
    1244:	bicsle	r2, r8, r0, lsl #24
    1248:			; <UNDEFINED> instruction: 0xf0009804
    124c:	blls	23fc28 <strspn@plt+0x23ec94>
    1250:	ldmibmi	r8, {r0, r1, r3, r4, r6, r8, ip, sp, pc}^
    1254:	andcs	r4, r5, #32, 12	; 0x2000000
    1258:			; <UNDEFINED> instruction: 0xf7ff4479
    125c:	cdp	13, 1, cr14, cr8, cr4, {4}
    1260:			; <UNDEFINED> instruction: 0xf7ff1a10
    1264:	movwcs	lr, #7668	; 0x1df4
    1268:	bls	1e5e7c <strspn@plt+0x1e4ee8>
    126c:	movwcc	r6, #6163	; 0x1813
    1270:	mrc	0, 0, r6, cr9, cr3, {0}
    1274:	addsmi	r2, r3, #16, 20	; 0x10000
    1278:	svcge	0x0075f6ff
    127c:	ldrbtmi	r4, [ip], #-3278	; 0xfffff332
    1280:			; <UNDEFINED> instruction: 0xf0026860
    1284:	stmiavs	r0!, {r0, r1, r5, fp, ip, sp, lr, pc}
    1288:			; <UNDEFINED> instruction: 0xf820f002
    128c:	blmi	feb53dc0 <strspn@plt+0xfeb52e2c>
    1290:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1294:	blls	a5b304 <strspn@plt+0xa5a370>
    1298:			; <UNDEFINED> instruction: 0xf040405a
    129c:	stmdals	r3, {r0, r1, r2, r3, r5, r8, pc}
    12a0:	ldc	0, cr11, [sp], #172	; 0xac
    12a4:	pop	{r1, r2, r8, r9, fp, pc}
    12a8:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    12ac:			; <UNDEFINED> instruction: 0xf8df69a1
    12b0:	stmdavs	r2, {r4, r8, r9, ip, sp, pc}^
    12b4:	andls	r4, r2, #-83886080	; 0xfb000000
    12b8:			; <UNDEFINED> instruction: 0xfffaf001
    12bc:	ldrbmi	r9, [r9], -r2, lsl #20
    12c0:	andcs	r6, r1, r3, asr #16
    12c4:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    12c8:	stmibvs	r1!, {r4, r5, r7, fp, sp, lr}^
    12cc:	andls	r6, r2, #4325376	; 0x420000
    12d0:			; <UNDEFINED> instruction: 0xffeef001
    12d4:	ldrbmi	r9, [r9], -r2, lsl #20
    12d8:	andcs	r6, r1, r3, asr #16
    12dc:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    12e0:			; <UNDEFINED> instruction: 0x069b6833
    12e4:	svcge	0x007bf57f
    12e8:	blcs	1d17c <strspn@plt+0x1c1e8>
    12ec:	svcge	0x0077f77f
    12f0:	vmovmi.u16	r4, d21[2]
    12f4:	andlt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    12f8:			; <UNDEFINED> instruction: 0xf8db447e
    12fc:	andcs	r3, r2, #0
    1300:	ldrtmi	r2, [r0], -r1, lsl #2
    1304:	ldcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    1308:	strcc	r6, [r1, #-4003]	; 0xfffff05d
    130c:	blle	ffd11d88 <strspn@plt+0xffd10df4>
    1310:	svcvs	0x00a3e765
    1314:	blmi	feacbf1c <strspn@plt+0xfeacaf88>
    1318:	andlt	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    131c:			; <UNDEFINED> instruction: 0xf8dbdd0a
    1320:	andcs	r3, r2, #0
    1324:	ldrtmi	r2, [r8], -r1, lsl #2
    1328:	stcl	7, cr15, [r2, #-1020]	; 0xfffffc04
    132c:	strcc	r6, [r1], -r3, lsr #31
    1330:	blle	ffd11db0 <strspn@plt+0xffd10e1c>
    1334:	ldrdne	pc, [r0], -fp
    1338:			; <UNDEFINED> instruction: 0xf7ff2020
    133c:	blls	1bcad4 <strspn@plt+0x1bbb40>
    1340:			; <UNDEFINED> instruction: 0xe76f681b
    1344:	ldrbtmi	r4, [sl], #-2721	; 0xfffff55f
    1348:			; <UNDEFINED> instruction: 0xf0136813
    134c:	svclt	0x000c0f04
    1350:	strcs	r2, [sl, #-1281]	; 0xfffffaff
    1354:	strle	r0, [r6, #-1758]	; 0xfffff922
    1358:	ldrdeq	lr, [r1, -r2]
    135c:	stmdavs	r9, {r1, r6, fp, sp, lr}^
    1360:	andcc	r4, r2, #167772160	; 0xa000000
    1364:	svcvs	0x00a24415
    1368:	ldmibmi	r9, {r3, r4, r7, r9, sl}
    136c:	strcc	fp, [r1, #-3928]	; 0xfffff0a8
    1370:	mulcs	r1, r8, fp
    1374:	bl	152560 <strspn@plt+0x1515cc>
    1378:	ldrbtmi	r0, [fp], #-578	; 0xfffffdbe
    137c:	stc	7, cr15, [ip, #1020]	; 0x3fc
    1380:			; <UNDEFINED> instruction: 0xf8d46ea2
    1384:	andls	r0, r2, #128	; 0x80
    1388:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    138c:	bls	939dc <strspn@plt+0x92a48>
    1390:			; <UNDEFINED> instruction: 0x46034479
    1394:			; <UNDEFINED> instruction: 0xf7ff2001
    1398:	strb	lr, [r4, -r0, lsl #27]!
    139c:	svcge	0x000b4604
    13a0:	ldrdcs	pc, [r0], r4
    13a4:	ldmiblt	sl, {r0, r2, r5, r6, r8, r9, sl, fp, sp, lr}^
    13a8:	vst2.8	{d6,d8}, [r1 :128], r1
    13ac:			; <UNDEFINED> instruction: 0xf5b14170
    13b0:	tstle	r5, r0, lsr #30
    13b4:	cfmsub32cs	mvax0, mvfx3, mvfx4, mvfx1
    13b8:	ldmib	r4, {r3, r4, sl, fp, ip, lr, pc}^
    13bc:			; <UNDEFINED> instruction: 0x463b121b
    13c0:			; <UNDEFINED> instruction: 0xf0004620
    13c4:	bls	300070 <strspn@plt+0x2ff0dc>
    13c8:	cmnlt	sl, r0, ror #14
    13cc:	svcvs	0x00646755
    13d0:			; <UNDEFINED> instruction: 0xf43f2c00
    13d4:			; <UNDEFINED> instruction: 0xf8d4aee6
    13d8:	svcvs	0x00652080
    13dc:	rscle	r2, r3, r0, lsl #20
    13e0:	stccs	6, cr4, [r0], {44}	; 0x2c
    13e4:			; <UNDEFINED> instruction: 0xe6dcd1f7
    13e8:	ldrb	r6, [r0, r5, ror #14]!
    13ec:			; <UNDEFINED> instruction: 0xf04f4628
    13f0:	andls	r3, r2, #-67108861	; 0xfc000003
    13f4:			; <UNDEFINED> instruction: 0xf0009308
    13f8:	bls	bfa7c <strspn@plt+0xbeae8>
    13fc:	ldrb	r6, [r2], r2, ror #14
    1400:	bmi	17e781c <strspn@plt+0x17e6888>
    1404:	stmpl	sl, {r0, r1, r2, r3, r5, r6, r8, r9, fp, lr}
    1408:	ldmdavs	r5, {r0, r1, r3, r6, r7, fp, ip, lr}
    140c:			; <UNDEFINED> instruction: 0xf995681c
    1410:	stmdblt	fp, {ip, sp}
    1414:	ldrbtmi	r4, [sp], #-3441	; 0xfffff28f
    1418:	andcs	r4, r5, #1851392	; 0x1c4000
    141c:	ldrbtmi	r2, [r9], #-0
    1420:	stc	7, cr15, [r0], #1020	; 0x3fc
    1424:			; <UNDEFINED> instruction: 0xf7ff4621
    1428:	stmdbmi	lr!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}^
    142c:	andcs	r2, r0, r5, lsl #4
    1430:			; <UNDEFINED> instruction: 0xf7ff4479
    1434:			; <UNDEFINED> instruction: 0x462bec98
    1438:	strmi	r2, [r2], -r1, lsl #2
    143c:			; <UNDEFINED> instruction: 0xf7ff4620
    1440:			; <UNDEFINED> instruction: 0x4621ed38
    1444:			; <UNDEFINED> instruction: 0xf7ff200a
    1448:	stmdbmi	r7!, {r1, r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    144c:	andcs	r2, r0, r5, lsl #4
    1450:			; <UNDEFINED> instruction: 0xf7ff4479
    1454:	strtmi	lr, [r1], -r8, lsl #25
    1458:	ldcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    145c:	andcs	r4, r5, #1622016	; 0x18c000
    1460:	ldrbtmi	r2, [r9], #-0
    1464:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1468:			; <UNDEFINED> instruction: 0xf7ff4621
    146c:	stmdbmi	r0!, {r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    1470:	andcs	r2, r0, r5, lsl #4
    1474:			; <UNDEFINED> instruction: 0xf7ff4479
    1478:			; <UNDEFINED> instruction: 0x4621ec76
    147c:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1480:	andcs	r4, r5, #92, 18	; 0x170000
    1484:	ldrbtmi	r2, [r9], #-0
    1488:	stcl	7, cr15, [ip], #-1020	; 0xfffffc04
    148c:	andcs	r4, r5, #1474560	; 0x168000
    1490:			; <UNDEFINED> instruction: 0x46034479
    1494:	movwls	r2, #8192	; 0x2000
    1498:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    149c:	bmi	1613a00 <strspn@plt+0x1612a6c>
    14a0:	tstls	r0, r9, ror r4
    14a4:	ldrbtmi	r4, [sl], #-2391	; 0xfffff6a9
    14a8:	ldrbtmi	r9, [r9], #-2818	; 0xfffff4fe
    14ac:	andcs	r9, r1, r1
    14b0:	ldcl	7, cr15, [r2], #1020	; 0x3fc
    14b4:	andcs	r4, r5, #84, 18	; 0x150000
    14b8:	ldrbtmi	r2, [r9], #-0
    14bc:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    14c0:	ldrbtmi	r4, [sl], #-2642	; 0xfffff5ae
    14c4:	andcs	r4, r1, r1, lsl #12
    14c8:	stcl	7, cr15, [r6], #1020	; 0x3fc
    14cc:			; <UNDEFINED> instruction: 0xf7ff2000
    14d0:	stmdbmi	pc, {r1, r2, r5, r7, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    14d4:	blmi	13c9cf0 <strspn@plt+0x13c8d5c>
    14d8:	ldrbtmi	r2, [r9], #-0
    14dc:	stmiapl	fp!, {r0, r2, r8, sl, fp, ip, pc}^
    14e0:			; <UNDEFINED> instruction: 0xf7ff681c
    14e4:	blmi	9bc5ec <strspn@plt+0x9bb658>
    14e8:	stmiapl	fp!, {r0, r8, sp}^
    14ec:			; <UNDEFINED> instruction: 0x4602681b
    14f0:			; <UNDEFINED> instruction: 0xf7ff4620
    14f4:	ldrdcs	lr, [r1], -lr	; <UNPREDICTABLE>
    14f8:	ldc	7, cr15, [r0], {255}	; 0xff
    14fc:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    1500:	andcs	r4, r5, #1130496	; 0x114000
    1504:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1508:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    150c:	ldc	7, cr15, [lr], {255}	; 0xff
    1510:	blmi	1013a20 <strspn@plt+0x1012a8c>
    1514:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    1518:	ldrb	r2, [pc, r5, lsl #4]
    151c:	andcs	r4, r5, #64, 18	; 0x100000
    1520:			; <UNDEFINED> instruction: 0xf7ff4479
    1524:	strmi	lr, [r1], -r0, lsr #24
    1528:			; <UNDEFINED> instruction: 0xf7ff2001
    152c:	ldmdbmi	sp!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}
    1530:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1534:	ldc	7, cr15, [r6], {255}	; 0xff
    1538:	andcs	r4, r1, r1, lsl #12
    153c:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1540:	andeq	r2, r1, sl, lsl pc
    1544:	andeq	r0, r0, r8, lsl #2
    1548:			; <UNDEFINED> instruction: 0x000026b4
    154c:	andeq	r2, r0, lr, ror r6
    1550:	andeq	r2, r1, lr, asr sp
    1554:	andeq	r2, r0, ip, asr #12
    1558:	ldrdeq	r2, [r0], -r4
    155c:	andeq	r3, r1, r2, lsl r0
    1560:	andeq	r0, r0, r1, lsl #22
    1564:	andeq	r2, r1, sl, asr #29
    1568:	muleq	r1, r8, pc	; <UNPREDICTABLE>
    156c:	andeq	r2, r1, lr, ror pc
    1570:	andeq	r2, r1, lr, ror #30
    1574:	andeq	r2, r1, lr, asr pc
    1578:	andeq	r2, r1, lr, asr #30
    157c:			; <UNDEFINED> instruction: 0x000027b6
    1580:	andeq	r0, r0, r4, lsr #2
    1584:			; <UNDEFINED> instruction: 0x000027b0
    1588:	andeq	r0, r0, ip, lsl #2
    158c:	strdeq	r2, [r1], -ip
    1590:	andeq	r2, r1, r8, asr #29
    1594:	andeq	r2, r1, r2, asr #29
    1598:	andeq	r2, r0, ip, lsr #16
    159c:	andeq	r2, r1, sl, lsr #29
    15a0:	muleq	r0, sl, r7
    15a4:	andeq	r2, r0, r0, lsl #8
    15a8:	andeq	r2, r1, ip, lsr lr
    15ac:	andeq	r2, r0, r4, asr r7
    15b0:	andeq	r2, r0, ip, lsl r7
    15b4:	andeq	r2, r0, ip, lsl #14
    15b8:	andeq	r2, r1, lr, lsl #27
    15bc:	andeq	r2, r1, r0, asr #24
    15c0:	muleq	r0, ip, r6
    15c4:	andeq	r0, r0, ip, lsl r1
    15c8:	andeq	r2, r0, r4, asr r6
    15cc:	andeq	r2, r1, r6, asr #25
    15d0:	andeq	r2, r0, r4, asr #11
    15d4:	strdeq	r2, [r0], -lr
    15d8:			; <UNDEFINED> instruction: 0x000025b0
    15dc:	andeq	r2, r0, r2, lsl r2
    15e0:	andeq	r2, r0, r2, lsr r2
    15e4:	andeq	r2, r0, ip, lsr #4
    15e8:	andeq	r2, r0, ip, lsr #4
    15ec:	andeq	r2, r0, lr, asr #4
    15f0:	andeq	r2, r0, r8, asr #4
    15f4:	andeq	r2, r0, r6, lsl #7
    15f8:	muleq	r0, r0, r3
    15fc:			; <UNDEFINED> instruction: 0x000023b0
    1600:	andeq	r2, r0, sl, lsl #7
    1604:	muleq	r0, r2, r3
    1608:	andeq	r2, r0, r6, lsr #7
    160c:			; <UNDEFINED> instruction: 0x000023ba
    1610:	andeq	r2, r0, sl, asr #7
    1614:	andeq	r0, r0, r0, lsl r1
    1618:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    161c:	andeq	r2, r0, lr, lsl #7
    1620:	strdeq	r2, [r0], -r8
    1624:	andeq	r2, r0, r6, asr #7
    1628:	bleq	3d76c <strspn@plt+0x3c7d8>
    162c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1630:	strbtmi	fp, [sl], -r2, lsl #24
    1634:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    1638:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    163c:	ldrmi	sl, [sl], #776	; 0x308
    1640:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1644:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1648:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    164c:			; <UNDEFINED> instruction: 0xf85a4b06
    1650:	stmdami	r6, {r0, r1, ip, sp}
    1654:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1658:	bl	ff0bf65c <strspn@plt+0xff0be6c8>
    165c:	stc	7, cr15, [r2], {255}	; 0xff
    1660:	andeq	r2, r1, r4, ror r8
    1664:	strdeq	r0, [r0], -ip
    1668:	andeq	r0, r0, r8, lsl r1
    166c:	andeq	r0, r0, r0, lsr #2
    1670:	ldr	r3, [pc, #20]	; 168c <strspn@plt+0x6f8>
    1674:	ldr	r2, [pc, #20]	; 1690 <strspn@plt+0x6fc>
    1678:	add	r3, pc, r3
    167c:	ldr	r2, [r3, r2]
    1680:	cmp	r2, #0
    1684:	bxeq	lr
    1688:	b	df8 <__gmon_start__@plt>
    168c:	andeq	r2, r1, r4, asr r8
    1690:	andeq	r0, r0, r4, lsl r1
    1694:	blmi	1d36b4 <strspn@plt+0x1d2720>
    1698:	bmi	1d2880 <strspn@plt+0x1d18ec>
    169c:	addmi	r4, r3, #2063597568	; 0x7b000000
    16a0:	andle	r4, r3, sl, ror r4
    16a4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16a8:	ldrmi	fp, [r8, -r3, lsl #2]
    16ac:	svclt	0x00004770
    16b0:	andeq	r2, r1, r0, ror r9
    16b4:	andeq	r2, r1, ip, ror #18
    16b8:	andeq	r2, r1, r0, lsr r8
    16bc:	andeq	r0, r0, r4, lsl #2
    16c0:	stmdbmi	r9, {r3, fp, lr}
    16c4:	bmi	2528ac <strspn@plt+0x251918>
    16c8:	bne	2528b4 <strspn@plt+0x251920>
    16cc:	svceq	0x00cb447a
    16d0:			; <UNDEFINED> instruction: 0x01a1eb03
    16d4:	andle	r1, r3, r9, asr #32
    16d8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    16dc:	ldrmi	fp, [r8, -r3, lsl #2]
    16e0:	svclt	0x00004770
    16e4:	andeq	r2, r1, r4, asr #18
    16e8:	andeq	r2, r1, r0, asr #18
    16ec:	andeq	r2, r1, r4, lsl #16
    16f0:	andeq	r0, r0, r8, lsr #2
    16f4:	blmi	2aeb1c <strspn@plt+0x2adb88>
    16f8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16fc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1700:	blmi	26fcb4 <strspn@plt+0x26ed20>
    1704:	ldrdlt	r5, [r3, -r3]!
    1708:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    170c:			; <UNDEFINED> instruction: 0xf7ff6818
    1710:			; <UNDEFINED> instruction: 0xf7ffeaea
    1714:	blmi	1c1618 <strspn@plt+0x1c0684>
    1718:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    171c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1720:	andeq	r2, r1, lr, lsl #18
    1724:	ldrdeq	r2, [r1], -r4
    1728:	andeq	r0, r0, r0, lsl #2
    172c:	strdeq	r2, [r1], -r6
    1730:	andeq	r2, r1, lr, ror #17
    1734:	svclt	0x0000e7c4
    1738:	ldrlt	fp, [r8, #-376]!	; 0xfffffe88
    173c:	strtmi	r4, [r5], -r4, lsl #12
    1740:	cdpvs	15, 10, cr6, cr8, cr4, {3}
    1744:	b	ffa3f748 <strspn@plt+0xffa3e7b4>
    1748:			; <UNDEFINED> instruction: 0xf7ff6ee8
    174c:	strtmi	lr, [r8], -r6, ror #21
    1750:	b	ff8bf754 <strspn@plt+0xff8be7c0>
    1754:	mvnsle	r2, r0, lsl #24
    1758:			; <UNDEFINED> instruction: 0x4770bd38
    175c:	ldrbmi	lr, [r0, sp, lsr #18]!
    1760:	cfstr32pl	mvfx15, [r0, #692]	; 0x2b4
    1764:	ldrsbtgt	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    1768:	ldcmi	0, cr11, [pc, #-520]!	; 1568 <strspn@plt+0x5d4>
    176c:	ldrbtmi	sl, [ip], #3074	; 0xc02
    1770:	stmdaeq	r4, {r2, r5, r7, r8, ip, sp, lr, pc}
    1774:	orrpl	pc, r0, #54525952	; 0x3400000
    1778:			; <UNDEFINED> instruction: 0xf85c4691
    177c:	strmi	r5, [r7], -r5
    1780:	ldrmi	r4, [r0], -lr, lsl #12
    1784:	vst1.16	{d20-d22}, [pc], r1
    1788:	movwcc	r5, #17024	; 0x4280
    178c:	andsvs	r6, sp, sp, lsr #16
    1790:	streq	pc, [r0, #-79]	; 0xffffffb1
    1794:	bl	1bf798 <strspn@plt+0x1be804>
    1798:	ldclle	14, cr1, [r6, #-20]	; 0xffffffec
    179c:			; <UNDEFINED> instruction: 0x3c04f914
    17a0:	eorsle	r2, sp, pc, lsr #22
    17a4:	strbmi	r2, [r8], -pc, lsr #2
    17a8:	bl	fe83f7ac <strspn@plt+0xfe83e818>
    17ac:	eorsle	r2, r7, r0, lsl #16
    17b0:	movweq	lr, #39840	; 0x9ba0
    17b4:	movwcc	r6, #4147	; 0x1033
    17b8:			; <UNDEFINED> instruction: 0xf105441d
    17bc:	ldrbmi	r0, [r0], -r1, lsl #20
    17c0:	bl	23f7c4 <strspn@plt+0x23e830>
    17c4:	movweq	pc, #442	; 0x1ba	; <UNPREDICTABLE>
    17c8:	movwcs	fp, #7960	; 0x1f18
    17cc:	svclt	0x00182800
    17d0:	strmi	r2, [r4], -r0, lsl #6
    17d4:			; <UNDEFINED> instruction: 0xf8d6bb9b
    17d8:	strbmi	sl, [r9], -r0
    17dc:			; <UNDEFINED> instruction: 0x462f6038
    17e0:			; <UNDEFINED> instruction: 0xf7ff4652
    17e4:			; <UNDEFINED> instruction: 0xf10aeab4
    17e8:	bne	a817f4 <strspn@plt+0xa80860>
    17ec:	eorsvs	r2, r0, pc, lsr #6
    17f0:	strtmi	r4, [r0], #-1601	; 0xfffff9bf
    17f4:	andcc	pc, sl, r4, lsl #16
    17f8:	b	fea3f7fc <strspn@plt+0xfea3e868>
    17fc:	movwcs	r4, #2331	; 0x91b
    1800:	ldrbtmi	r4, [r9], #-2585	; 0xfffff5e7
    1804:			; <UNDEFINED> instruction: 0xf50d55e3
    1808:	stmpl	sl, {r7, r8, r9, ip, lr}
    180c:	ldmdavs	r1, {r2, r8, r9, ip, sp}
    1810:	subsmi	r6, r1, sl, lsl r8
    1814:			; <UNDEFINED> instruction: 0xf50dd124
    1818:	andlt	r5, r2, r0, lsl #27
    181c:			; <UNDEFINED> instruction: 0x87f0e8bd
    1820:	beq	7dc3c <strspn@plt+0x7cca8>
    1824:			; <UNDEFINED> instruction: 0xf7ff4650
    1828:			; <UNDEFINED> instruction: 0x4604ead6
    182c:	eorsvs	fp, ip, r8, lsr r1
    1830:	strtmi	r4, [sl], -r1, asr #12
    1834:	strtmi	r4, [pc], -r0, lsr #12
    1838:	b	fe23f83c <strspn@plt+0xfe23e8a8>
    183c:	stmdbmi	ip, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1840:	andcs	r4, r1, r2, asr r6
    1844:			; <UNDEFINED> instruction: 0xf7ff4479
    1848:	stmdbmi	sl, {r3, r5, r7, r9, fp, sp, lr, pc}
    184c:	andcs	r2, r0, r5, lsl #4
    1850:			; <UNDEFINED> instruction: 0xf7ff4479
    1854:	strbmi	lr, [sl], -r8, lsl #21
    1858:	andcs	r4, r1, r1, lsl #12
    185c:	b	fe73f860 <strspn@plt+0xfe73e8cc>
    1860:	b	fe3bf864 <strspn@plt+0xfe3be8d0>
    1864:	andeq	r2, r1, r2, ror #14
    1868:	andeq	r0, r0, r8, lsl #2
    186c:	andeq	r2, r1, lr, asr #13
    1870:	andeq	r1, r0, r8, lsl #27
    1874:	andeq	r1, r0, r0, ror #26
    1878:	svcmi	0x00f0e92d
    187c:	ldmdbmi	sp, {r0, r1, r2, r3, r9, sl, lr}^
    1880:	blmi	17532e8 <strspn@plt+0x1752354>
    1884:	ldrbtmi	fp, [r9], #-157	; 0xffffff63
    1888:	stmiapl	fp, {r0, r2, r4, r9, sl, lr}^
    188c:	tstls	fp, #1769472	; 0x1b0000
    1890:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1894:	rsbsle	r2, fp, r0, lsl #20
    1898:	orrcs	r4, r8, r6, lsl #12
    189c:			; <UNDEFINED> instruction: 0xf7ff2001
    18a0:			; <UNDEFINED> instruction: 0x4604ea10
    18a4:	tstlt	r6, r0, asr r3
    18a8:			; <UNDEFINED> instruction: 0x46286770
    18ac:	rsbshi	pc, r8, r4, asr #17
    18b0:	b	183f8b4 <strspn@plt+0x183e920>
    18b4:			; <UNDEFINED> instruction: 0xf0002800
    18b8:	strtvs	r8, [r0], r6, lsl #1
    18bc:	ldrtmi	r4, [r9], -r2, lsr #12
    18c0:			; <UNDEFINED> instruction: 0xf7ff2003
    18c4:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    18c8:	stmdbvs	r3!, {r2, r5, r6, r8, ip, lr, pc}
    18cc:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    18d0:	svcmi	0x0020f5b3
    18d4:	stclmi	0, cr13, [r9, #-400]	; 0xfffffe70
    18d8:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
    18dc:	strble	r0, [sp], #-1754	; 0xfffff926
    18e0:	ldrle	r0, [r1], #-1819	; 0xfffff8e5
    18e4:	blmi	1114204 <strspn@plt+0x1113270>
    18e8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    18ec:	blls	6db95c <strspn@plt+0x6da9c8>
    18f0:	qdsuble	r4, sl, r6
    18f4:	andslt	r4, sp, r0, lsr #12
    18f8:	svchi	0x00f0e8bd
    18fc:	addcs	r4, r8, #1064960	; 0x104000
    1900:	ldrbtmi	r2, [r9], #-1
    1904:	b	123f908 <strspn@plt+0x123e974>
    1908:	vst2.8	{d6,d8}, [r3 :128], r3
    190c:			; <UNDEFINED> instruction: 0xf5b34370
    1910:	mvnle	r4, r0, lsl #31
    1914:	ldmdbvs	r3!, {r1, r2, r6, r8, ip, sp, pc}
    1918:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    191c:	svcmi	0x0080f5b3
    1920:			; <UNDEFINED> instruction: 0xf5b3d021
    1924:	bicsle	r4, sp, r0, lsr #30
    1928:			; <UNDEFINED> instruction: 0xf7ff4638
    192c:	vstrne	s28, [r6, #-528]	; 0xfffffdf0
    1930:	ldrtmi	r4, [r0], -r0, lsl #13
    1934:	b	13bf938 <strspn@plt+0x13be9a4>
    1938:	stmdacs	r0, {r0, r2, r9, sl, lr}
    193c:			; <UNDEFINED> instruction: 0x4639d053
    1940:			; <UNDEFINED> instruction: 0xf7ff4642
    1944:	blmi	c3c15c <strspn@plt+0xc3b1c8>
    1948:	strtmi	r4, [r9], -lr, ror #12
    194c:			; <UNDEFINED> instruction: 0x4632447b
    1950:			; <UNDEFINED> instruction: 0xf8456818
    1954:	andcs	r0, r3, r8
    1958:	b	ffcbf95c <strspn@plt+0xffcbe9c8>
    195c:	teqle	r7, r0, lsl #16
    1960:			; <UNDEFINED> instruction: 0xf7ff4628
    1964:	ldmib	r6, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    1968:	ldmib	r4, {r8, r9, fp, sp, pc}^
    196c:	strbmi	r8, [fp, #2304]	; 0x900
    1970:	strbmi	fp, [r2, #3848]	; 0xf08
    1974:	movwcs	sp, #4124	; 0x101c
    1978:	ldr	r6, [r3, r3, ror #15]!
    197c:	stmdavs	r8!, {r0, r5, r7, r8, fp, sp, lr}^
    1980:	ldc2	0, cr15, [r8], #4
    1984:	stmiavs	r8!, {r0, r5, r6, r7, r8, fp, sp, lr}
    1988:	stc2l	0, cr15, [lr], {1}
    198c:	str	r6, [r7, fp, lsr #16]!
    1990:			; <UNDEFINED> instruction: 0xe7a74614
    1994:	b	183f998 <strspn@plt+0x183ea04>
    1998:			; <UNDEFINED> instruction: 0xf8c46803
    199c:	str	r3, [r1, r0, lsl #1]!
    19a0:	cmneq	r0, r4, lsl #2	; <UNPREDICTABLE>
    19a4:	rsbeq	pc, ip, r4, lsl #2
    19a8:			; <UNDEFINED> instruction: 0xf7ff463a
    19ac:			; <UNDEFINED> instruction: 0xe792fed7
    19b0:			; <UNDEFINED> instruction: 0x0118e9d6
    19b4:	tstcs	r8, #212, 18	; 0x350000
    19b8:	svclt	0x00084299
    19bc:			; <UNDEFINED> instruction: 0xd1914290
    19c0:			; <UNDEFINED> instruction: 0xf7ffe7d9
    19c4:	ldmdbmi	r1, {r1, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    19c8:	ldrbtmi	r2, [r9], #-1
    19cc:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d0:	andcs	r4, r5, #245760	; 0x3c000
    19d4:	ldrbtmi	r2, [r9], #-0
    19d8:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19dc:	strmi	r4, [r1], -sl, lsr #12
    19e0:			; <UNDEFINED> instruction: 0xf7ff2001
    19e4:	stmdbmi	fp, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    19e8:	andcs	r4, r1, r2, lsr r6
    19ec:			; <UNDEFINED> instruction: 0xf7ff4479
    19f0:	svclt	0x0000e9d4
    19f4:	andeq	r2, r1, sl, asr #12
    19f8:	andeq	r0, r0, r8, lsl #2
    19fc:	andeq	r2, r1, r4, lsr r7
    1a00:	andeq	r2, r1, r8, ror #11
    1a04:	andeq	r1, r0, sl, asr #25
    1a08:			; <UNDEFINED> instruction: 0x00001cb4
    1a0c:	andeq	r1, r0, lr, lsl ip
    1a10:	andeq	r1, r0, lr, lsr #24
    1a14:	andeq	r1, r0, r0, ror #23
    1a18:	svcmi	0x00f8e92d
    1a1c:	strmi	r4, [r8], -r5, lsl #12
    1a20:	rsble	r2, r1, r0, lsl #18
    1a24:			; <UNDEFINED> instruction: 0x46994614
    1a28:	tstlt	r5, sl, lsr #13
    1a2c:			; <UNDEFINED> instruction: 0xf1036fab
    1a30:			; <UNDEFINED> instruction: 0xf7ff0a01
    1a34:	strmi	lr, [r0], r0, lsr #19
    1a38:	subsle	r2, r7, r0, lsl #16
    1a3c:	strmi	r5, [r4], #-1793	; 0xfffff8ff
    1a40:	svclt	0x0018292f
    1a44:	eorle	r2, pc, r0, lsl #14
    1a48:	bleq	bfdb8c <strspn@plt+0xbfcbf8>
    1a4c:			; <UNDEFINED> instruction: 0x212fb301
    1a50:			; <UNDEFINED> instruction: 0xf7ff4620
    1a54:			; <UNDEFINED> instruction: 0x4606e9f6
    1a58:	eorsle	r2, sl, r0, lsl #16
    1a5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1a60:	andvc	r4, r3, r2, lsr #12
    1a64:	strtmi	r4, [r8], -r1, asr #12
    1a68:			; <UNDEFINED> instruction: 0xf7ff4653
    1a6c:	ldrtmi	pc, [r4], -r5, lsl #30	; <UNPREDICTABLE>
    1a70:	bllt	7fa88 <strspn@plt+0x7eaf4>
    1a74:	mulne	r1, r6, r9
    1a78:	svclt	0x00082f00
    1a7c:	stmdbcs	pc!, {r0, r1, r2, r9, sl, lr}	; <UNPREDICTABLE>
    1a80:	mvnle	r4, r5, lsl #12
    1a84:	svcne	0x0001f914
    1a88:	rscsle	r2, fp, pc, lsr #18
    1a8c:	bicsle	r2, lr, r0, lsl #18
    1a90:			; <UNDEFINED> instruction: 0xf1b9b1df
    1a94:	andle	r0, r1, r0, lsl #30
    1a98:	andpl	pc, r0, r9, asr #17
    1a9c:			; <UNDEFINED> instruction: 0xf7ff4640
    1aa0:			; <UNDEFINED> instruction: 0x4638e93c
    1aa4:	svchi	0x00f8e8bd
    1aa8:			; <UNDEFINED> instruction: 0xf9144626
    1aac:	bcs	bcd6b8 <strspn@plt+0xbcc724>
    1ab0:	bmi	475ea0 <strspn@plt+0x474f0c>
    1ab4:	ldrbmi	r4, [r3], -r8, lsr #12
    1ab8:			; <UNDEFINED> instruction: 0x4611447a
    1abc:	mrc2	7, 6, pc, cr12, cr15, {7}
    1ac0:	mulne	r1, r6, r9
    1ac4:	strmi	r4, [r7], -r5, lsl #12
    1ac8:			; <UNDEFINED> instruction: 0x4628e7be
    1acc:	strmi	r4, [r5], -pc, lsr #12
    1ad0:			; <UNDEFINED> instruction: 0x4628e7df
    1ad4:			; <UNDEFINED> instruction: 0x46224653
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4641
    1adc:	svccs	0x0000fecd
    1ae0:	shadd16mi	fp, sp, r4
    1ae4:	ldrb	r4, [r1, r5, lsl #12]!
    1ae8:	ldrb	r4, [sl, pc, lsl #12]
    1aec:	andcs	r4, r1, r3, lsl #18
    1af0:			; <UNDEFINED> instruction: 0xf7ff4479
    1af4:	svclt	0x0000e952
    1af8:	andeq	r1, r0, r0, ror #22
    1afc:	strdeq	r1, [r0], -r8
    1b00:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1b04:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    1b08:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1b0c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b10:			; <UNDEFINED> instruction: 0x4607e956
    1b14:			; <UNDEFINED> instruction: 0xf7ff4620
    1b18:	strmi	lr, [r6], -r6, lsl #18
    1b1c:			; <UNDEFINED> instruction: 0xf7ff4620
    1b20:	strmi	lr, [r4], -lr, asr #19
    1b24:			; <UNDEFINED> instruction: 0xb128bb66
    1b28:	ldmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b2c:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1b30:	tstle	r7, r9, lsl #22
    1b34:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    1b38:			; <UNDEFINED> instruction: 0x4620681c
    1b3c:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b40:	strtmi	r4, [r0], -r6, lsl #12
    1b44:	stmia	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b48:	strtmi	r4, [r0], -r5, lsl #12
    1b4c:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b50:	bllt	f53368 <strspn@plt+0xf523d4>
    1b54:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    1b58:	ldmdb	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b5c:	blcs	25bb70 <strspn@plt+0x25abdc>
    1b60:	ldfltp	f5, [r8, #44]!	; 0x2c
    1b64:	rscle	r2, r5, r0, lsr #22
    1b68:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1b6c:	andcs	r2, r0, r5, lsl #4
    1b70:			; <UNDEFINED> instruction: 0xf7ff4479
    1b74:			; <UNDEFINED> instruction: 0xf7ffe8f8
    1b78:	andcs	lr, r1, r0, asr #19
    1b7c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b80:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b84:	stccs	8, cr6, [r0], {3}
    1b88:	blcs	836340 <strspn@plt+0x8353ac>
    1b8c:	andvs	fp, r4, r8, lsl pc
    1b90:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1b94:	andcs	r2, r0, r5, lsl #4
    1b98:			; <UNDEFINED> instruction: 0xf7ff4479
    1b9c:			; <UNDEFINED> instruction: 0xf7ffe8e4
    1ba0:	ubfx	lr, r6, #18, #11
    1ba4:	mvnle	r2, r0, lsl #16
    1ba8:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bac:	blcs	81bbc0 <strspn@plt+0x81ac2c>
    1bb0:	andvs	fp, r4, r8, lsl pc
    1bb4:	svclt	0x0000e7e1
    1bb8:	andeq	r2, r1, sl, asr #7
    1bbc:	andeq	r0, r0, ip, lsl r1
    1bc0:	andeq	r0, r0, r0, lsl r1
    1bc4:	andeq	r1, r0, ip, lsr #21
    1bc8:	andeq	r1, r0, r4, lsl #21
    1bcc:	andeq	r0, r0, r0
    1bd0:	andvs	r2, fp, r0, lsl #6
    1bd4:			; <UNDEFINED> instruction: 0xb328b410
    1bd8:	mulmi	r0, r0, r9
    1bdc:	tstle	ip, pc, lsr #24
    1be0:	mulcc	r1, r0, r9
    1be4:	andcc	r4, r1, r4, lsl #12
    1be8:	rscsle	r2, r9, pc, lsr #22
    1bec:	andvs	r2, fp, r1, lsl #6
    1bf0:	mulcc	r1, r4, r9
    1bf4:	svclt	0x00182b2f
    1bf8:	andle	r2, sl, r0, lsl #22
    1bfc:			; <UNDEFINED> instruction: 0xf1c04603
    1c00:	ldmdane	sl, {r1}
    1c04:			; <UNDEFINED> instruction: 0xf913600a
    1c08:	bcs	d814 <strspn@plt+0xc880>
    1c0c:	bcs	bf1874 <strspn@plt+0xbf08e0>
    1c10:			; <UNDEFINED> instruction: 0x4620d1f7
    1c14:	blmi	13fd90 <strspn@plt+0x13edfc>
    1c18:	stccs	7, cr4, [r0], {112}	; 0x70
    1c1c:			; <UNDEFINED> instruction: 0x4604d0f9
    1c20:	strb	r3, [r3, r1]!
    1c24:	ldrb	r4, [r4, r4, lsl #12]!
    1c28:			; <UNDEFINED> instruction: 0x460eb570
    1c2c:	mulne	r0, r0, r9
    1c30:	strcs	r4, [r0], #-1541	; 0xfffff9fb
    1c34:	cmplt	r1, r8, lsl #12
    1c38:			; <UNDEFINED> instruction: 0x4630295c
    1c3c:			; <UNDEFINED> instruction: 0xf7ffd008
    1c40:	ldmdblt	r8!, {r8, fp, sp, lr, pc}^
    1c44:	strpl	r3, [r9, -r1, lsl #8]!
    1c48:	stmdbcs	r0, {r5, r9, sl, lr}
    1c4c:	ldfltp	f5, [r0, #-976]!	; 0xfffffc30
    1c50:			; <UNDEFINED> instruction: 0xf993192b
    1c54:			; <UNDEFINED> instruction: 0xb12b3001
    1c58:	strpl	r3, [r9, -r2, lsl #8]!
    1c5c:	stmdbcs	r0, {r5, r9, sl, lr}
    1c60:	ldfltp	f5, [r0, #-936]!	; 0xfffffc58
    1c64:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    1c68:	mvnsmi	lr, sp, lsr #18
    1c6c:	bmi	8d34cc <strspn@plt+0x8d2538>
    1c70:	blmi	8ede80 <strspn@plt+0x8eceec>
    1c74:	ldrbtmi	r2, [sl], #-1792	; 0xfffff900
    1c78:	strmi	r4, [r8], r4, lsl #12
    1c7c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c80:			; <UNDEFINED> instruction: 0xf04f9301
    1c84:	strls	r0, [r0, -r0, lsl #6]
    1c88:	stmia	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c8c:	tstlt	r4, r7
    1c90:	mulcc	r0, r4, r9
    1c94:	ldmdami	fp, {r0, r1, r6, r8, fp, ip, sp, pc}
    1c98:	ldmdbmi	fp, {r0, r1, r5, r9, sl, lr}
    1c9c:	ldrbtmi	r4, [r8], #-1602	; 0xfffff9be
    1ca0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    1ca4:	ldmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1ca8:	ldrtmi	r4, [fp], -r5, lsl #12
    1cac:			; <UNDEFINED> instruction: 0x46694632
    1cb0:			; <UNDEFINED> instruction: 0xf7ff4620
    1cb4:	stmdavs	fp!, {r1, r4, r6, fp, sp, lr, pc}
    1cb8:	blls	3030c <strspn@plt+0x2f378>
    1cbc:	rscle	r4, sl, r3, lsr #5
    1cc0:			; <UNDEFINED> instruction: 0xf993b11b
    1cc4:	blcs	dccc <strspn@plt+0xcd38>
    1cc8:	bmi	436464 <strspn@plt+0x4354d0>
    1ccc:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1cd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cd4:	subsmi	r9, sl, r1, lsl #22
    1cd8:	andlt	sp, r2, sp, lsl #2
    1cdc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1ce0:	blcs	894514 <strspn@plt+0x893580>
    1ce4:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    1ce8:	stmdbmi	sl, {r0, r2, r4, r6, r7, r8, ip, lr, pc}
    1cec:	strbmi	r4, [r2], -r3, lsr #12
    1cf0:			; <UNDEFINED> instruction: 0xf7ff4479
    1cf4:			; <UNDEFINED> instruction: 0xf7ffe852
    1cf8:	svclt	0x0000e844
    1cfc:	andeq	r2, r1, sl, asr r2
    1d00:	andeq	r0, r0, r8, lsl #2
    1d04:	andeq	r2, r1, r6, ror #6
    1d08:	andeq	r1, r0, ip, lsr #26
    1d0c:	andeq	r2, r1, r2, lsl #4
    1d10:	andeq	r2, r1, r0, lsr #6
    1d14:	ldrdeq	r1, [r0], -ip
    1d18:	addlt	fp, r3, r0, lsl #10
    1d1c:	tstls	r0, r7, lsl #24
    1d20:			; <UNDEFINED> instruction: 0xf7ff9001
    1d24:	ldrbtmi	lr, [ip], #-2202	; 0xfffff766
    1d28:	ldmib	sp, {r1, r5, r8, sp}^
    1d2c:	andvs	r2, r1, r0, lsl #6
    1d30:	stmdavs	r0!, {r0, r1, r8, fp, lr}
    1d34:			; <UNDEFINED> instruction: 0xf7ff4479
    1d38:	svclt	0x0000e830
    1d3c:	ldrdeq	r2, [r1], -lr
    1d40:	muleq	r0, r8, ip
    1d44:			; <UNDEFINED> instruction: 0x4604b538
    1d48:			; <UNDEFINED> instruction: 0xf7ff460d
    1d4c:	stmdbcs	r1, {r0, r2, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    1d50:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    1d54:	lfmlt	f5, 1, [r8, #-0]
    1d58:	strtmi	r4, [r0], -r9, lsr #12
    1d5c:			; <UNDEFINED> instruction: 0xffdcf7ff
    1d60:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    1d64:			; <UNDEFINED> instruction: 0x47706018
    1d68:	andeq	r2, r1, r2, lsr #5
    1d6c:	svcmi	0x00f0e92d
    1d70:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
    1d74:	strcs	r8, [r0], #-2818	; 0xfffff4fe
    1d78:	strbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1d7c:			; <UNDEFINED> instruction: 0xf8df2500
    1d80:	ldrbtmi	r3, [r9], #-1220	; 0xfffffb3c
    1d84:	stmiapl	fp, {r0, r1, r2, r3, r7, ip, sp, pc}^
    1d88:	movwls	r6, #55323	; 0xd81b
    1d8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1d90:	strmi	lr, [r0, #-2505]	; 0xfffff637
    1d94:	strmi	r9, [r5], -r2, lsl #4
    1d98:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d9c:	stccs	6, cr4, [r0, #-16]
    1da0:	adchi	pc, r9, r0
    1da4:	mulvs	r0, r5, r9
    1da8:			; <UNDEFINED> instruction: 0xf0002e00
    1dac:			; <UNDEFINED> instruction: 0xf7ff80a4
    1db0:			; <UNDEFINED> instruction: 0x462ae830
    1db4:	strmi	r6, [r2], r1, lsl #16
    1db8:			; <UNDEFINED> instruction: 0xf912e001
    1dbc:	rscslt	r6, r3, #1, 30
    1dc0:	andscc	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    1dc4:	movwpl	pc, #1043	; 0x413	; <UNPREDICTABLE>
    1dc8:	mcrcs	1, 1, sp, cr13, cr7, {7}
    1dcc:	addshi	pc, r3, r0
    1dd0:	bleq	c3e20c <strspn@plt+0xc3d278>
    1dd4:	ldrmi	r4, [sl], -r8, lsr #12
    1dd8:	ldrbmi	r6, [r9], -r3, lsr #32
    1ddc:			; <UNDEFINED> instruction: 0xf7fe930c
    1de0:	mcrls	15, 0, lr, cr12, cr12, {5}
    1de4:	stmdavs	r5!, {r1, r2, r3, r5, r7, r9, lr}
    1de8:	smlabteq	r0, sp, r9, lr
    1dec:	mrshi	pc, (UNDEF: 14)	; <UNPREDICTABLE>
    1df0:			; <UNDEFINED> instruction: 0xf0402d00
    1df4:	mcrcs	0, 0, r8, cr0, cr3, {4}
    1df8:	tsthi	r6, r0	; <UNPREDICTABLE>
    1dfc:	mulpl	r0, r6, r9
    1e00:			; <UNDEFINED> instruction: 0xf0002d00
    1e04:	andcs	r8, r0, #12, 2
    1e08:	cdp	3, 0, cr2, cr8, cr0, {0}
    1e0c:			; <UNDEFINED> instruction: 0x4657ba10
    1e10:	andsls	pc, r8, sp, asr #17
    1e14:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1e18:			; <UNDEFINED> instruction: 0x469246b1
    1e1c:			; <UNDEFINED> instruction: 0xf999469b
    1e20:	bcs	1a49e2c <strspn@plt+0x1a48e98>
    1e24:	addhi	pc, sp, r0
    1e28:	msreq	CPSR_, r2, lsr #32
    1e2c:			; <UNDEFINED> instruction: 0xf0402942
    1e30:			; <UNDEFINED> instruction: 0xf99980e9
    1e34:	bcs	9e44 <strspn@plt+0x8eb0>
    1e38:	bicshi	pc, r3, r0
    1e3c:	stmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1e40:	subsle	r2, r8, r0, lsl #16
    1e44:	cdpcs	8, 0, cr6, cr0, cr6, {0}
    1e48:			; <UNDEFINED> instruction: 0x4630d055
    1e4c:	svc	0x00f2f7fe
    1e50:	movweq	lr, #47706	; 0xba5a
    1e54:	cmple	lr, r5, lsl #12
    1e58:	mulne	r0, r9, r9
    1e5c:	suble	r2, sl, r0, lsl #18
    1e60:			; <UNDEFINED> instruction: 0x462a4630
    1e64:			; <UNDEFINED> instruction: 0xf7ff4649
    1e68:	stmdacs	r0, {r3, r4, r5, r6, fp, sp, lr, pc}
    1e6c:			; <UNDEFINED> instruction: 0xf919d143
    1e70:	strbmi	ip, [sp], #-5
    1e74:	svceq	0x0030f1bc
    1e78:			; <UNDEFINED> instruction: 0xf108d10a
    1e7c:	bl	fea03e88 <strspn@plt+0xfea02ef4>
    1e80:	bl	142a9c <strspn@plt+0x141b08>
    1e84:			; <UNDEFINED> instruction: 0xf9150803
    1e88:			; <UNDEFINED> instruction: 0xf1bccf01
    1e8c:	rscsle	r0, r8, r0, lsr pc
    1e90:			; <UNDEFINED> instruction: 0xf833683b
    1e94:	ldreq	r3, [fp, #-28]	; 0xffffffe4
    1e98:	strls	fp, [ip, #-3932]	; 0xfffff0a4
    1e9c:	ldrle	r4, [lr, #1705]!	; 0x6a9
    1ea0:	strtmi	r2, [r8], -r0, lsl #6
    1ea4:	bne	43d70c <strspn@plt+0x43c778>
    1ea8:	eorvs	r4, r3, sl, lsl r6
    1eac:			; <UNDEFINED> instruction: 0xf7fe930c
    1eb0:			; <UNDEFINED> instruction: 0xf8ddef54
    1eb4:	strmi	r9, [r9, #48]!	; 0x30
    1eb8:	strmi	r6, [r2], r5, lsr #16
    1ebc:			; <UNDEFINED> instruction: 0xf000468b
    1ec0:	stccs	0, cr8, [r0, #-660]	; 0xfffffd6c
    1ec4:	adchi	pc, r6, r0
    1ec8:	mvnscc	pc, #16, 2
    1ecc:			; <UNDEFINED> instruction: 0xf1419304
    1ed0:	movwls	r3, #21503	; 0x53ff
    1ed4:	ldrdeq	lr, [r4, -sp]
    1ed8:	mvnscc	pc, #79	; 0x4f
    1edc:	andeq	pc, r2, #111	; 0x6f
    1ee0:	svclt	0x0008428b
    1ee4:			; <UNDEFINED> instruction: 0xd3274282
    1ee8:	svceq	0x0000f1b9
    1eec:			; <UNDEFINED> instruction: 0xf999d003
    1ef0:	bcs	9ef8 <strspn@plt+0x8f64>
    1ef4:	tstcs	r6, #-1073741788	; 0xc0000024
    1ef8:	ldreq	pc, [r5, #-111]	; 0xffffff91
    1efc:	bmi	ff499f90 <strspn@plt+0xff498ffc>
    1f00:	ldrbtmi	r4, [sl], #-3024	; 0xfffff430
    1f04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1f08:	subsmi	r9, sl, sp, lsl #22
    1f0c:	orrshi	pc, r6, r0, asr #32
    1f10:	andlt	r4, pc, r8, lsr #12
    1f14:	blhi	bd210 <strspn@plt+0xbc27c>
    1f18:	svchi	0x00f0e8bd
    1f1c:			; <UNDEFINED> instruction: 0xf1109b01
    1f20:			; <UNDEFINED> instruction: 0xf04f37ff
    1f24:			; <UNDEFINED> instruction: 0xf06f31ff
    1f28:			; <UNDEFINED> instruction: 0xf1430002
    1f2c:	strbmi	r3, [r1, #-2303]	; 0xfffff701
    1f30:	adcsmi	fp, r8, #8, 30
    1f34:	svcge	0x005ff4bf
    1f38:	sfmcs	f4, 4, [r0, #-436]	; 0xfffffe4c
    1f3c:	rsbmi	sp, fp, #913408	; 0xdf000
    1f40:			; <UNDEFINED> instruction: 0xf999e7dc
    1f44:			; <UNDEFINED> instruction: 0xf0222002
    1f48:	bcs	10827d0 <strspn@plt+0x108183c>
    1f4c:	svcge	0x0076f47f
    1f50:	mulcs	r3, r9, r9
    1f54:			; <UNDEFINED> instruction: 0xf47f2a00
    1f58:			; <UNDEFINED> instruction: 0x464eaf71
    1f5c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    1f60:			; <UNDEFINED> instruction: 0x9018f8dd
    1f64:	blge	13c6a0 <strspn@plt+0x13b70c>
    1f68:	ldcmi	3, cr9, [r8, #24]!
    1f6c:	mulne	r0, r6, r9
    1f70:			; <UNDEFINED> instruction: 0x4628447d
    1f74:			; <UNDEFINED> instruction: 0xf7fe9109
    1f78:	stmdbls	r9, {r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    1f7c:			; <UNDEFINED> instruction: 0xf0002800
    1f80:	blne	10e246c <strspn@plt+0x10e14d8>
    1f84:			; <UNDEFINED> instruction: 0xf1039309
    1f88:			; <UNDEFINED> instruction: 0xf1be0e01
    1f8c:			; <UNDEFINED> instruction: 0xf0000f00
    1f90:	blls	1a24c0 <strspn@plt+0x1a152c>
    1f94:	mrscs	r2, (UNDEF: 0)
    1f98:	blvc	ff8fc8dc <strspn@plt+0xff8fb948>
    1f9c:	blls	53a0c <strspn@plt+0x52a78>
    1fa0:			; <UNDEFINED> instruction: 0xf0402b00
    1fa4:	b	142246c <strspn@plt+0x14214d8>
    1fa8:	cmple	r7, r1, lsl #6
    1fac:	ldmib	sp, {r0, r3, r8, r9, fp, ip, pc}^
    1fb0:	rdfnee	f0, f5, f0
    1fb4:	vmlsmi.f16	s28, s21, s26	; <UNPREDICTABLE>
    1fb8:	and	r4, r4, ip, lsr #13
    1fbc:	movweq	lr, #23124	; 0x5a54
    1fc0:	ldfccp	f7, [pc], #48	; 1ff8 <strspn@plt+0x1064>
    1fc4:	blx	364a6 <strspn@plt+0x35512>
    1fc8:			; <UNDEFINED> instruction: 0xf1bcf20b
    1fcc:	blx	291fd2 <strspn@plt+0x29103e>
    1fd0:	blx	fe80a7de <strspn@plt+0xfe80984a>
    1fd4:	strmi	r0, [sl], #-266	; 0xfffffef6
    1fd8:			; <UNDEFINED> instruction: 0xf0004611
    1fdc:	strcs	r8, [r0], #-252	; 0xffffff04
    1fe0:	bcs	b3e8 <strspn@plt+0xa454>
    1fe4:	blx	fe836396 <strspn@plt+0xfe835402>
    1fe8:			; <UNDEFINED> instruction: 0xf04f670a
    1fec:	blx	fea857f6 <strspn@plt+0xfea84862>
    1ff0:	ldrtmi	r2, [lr], -r2, lsl #6
    1ff4:	bl	10c8654 <strspn@plt+0x10c76c0>
    1ff8:	blcs	2c38 <strspn@plt+0x1ca4>
    1ffc:	strcs	sp, [r1], #-222	; 0xffffff22
    2000:	ldrb	r2, [fp, r0, lsl #10]
    2004:			; <UNDEFINED> instruction: 0xf47f2a00
    2008:			; <UNDEFINED> instruction: 0xe7a6af19
    200c:			; <UNDEFINED> instruction: 0xf43f2d00
    2010:			; <UNDEFINED> instruction: 0xe791af72
    2014:	movweq	lr, #47706	; 0xba5a
    2018:	svcge	0x0066f47f
    201c:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
    2020:	stmib	r9, {sl, ip, sp}^
    2024:	strb	r3, [sl, -r0, lsl #8]!
    2028:	strcc	lr, [r0], #-2525	; 0xfffff623
    202c:	stmib	r9, {r0, r2, r4, r5, r9, sl, lr}^
    2030:	strb	r3, [r4, -r0, lsl #8]!
    2034:			; <UNDEFINED> instruction: 0x4e0ae9dd
    2038:	smlabteq	r0, sp, r9, lr
    203c:	streq	pc, [r1, #-111]!	; 0xffffff91
    2040:	tstlt	r3, r2, lsl #22
    2044:			; <UNDEFINED> instruction: 0xf8c39b02
    2048:	ldmib	sp, {sp, lr, pc}^
    204c:	strmi	r1, [fp], -r4, lsl #4
    2050:	svclt	0x00144313
    2054:	movwcs	r2, #769	; 0x301
    2058:	svceq	0x0000f1be
    205c:	movwcs	fp, #3848	; 0xf08
    2060:			; <UNDEFINED> instruction: 0xf0002b00
    2064:	blls	262338 <strspn@plt+0x2613a4>
    2068:			; <UNDEFINED> instruction: 0xf8cd2001
    206c:	tstcs	r0, r4, lsr #32
    2070:	ldfccp	f7, [pc], #12	; 2084 <strspn@plt+0x10f0>
    2074:	strtmi	r9, [r8], r6, lsl #22
    2078:	b	13e7088 <strspn@plt+0x13e60f4>
    207c:	ldrmi	r7, [sl], r3, ror #23
    2080:	b	153a098 <strspn@plt+0x1539104>
    2084:			; <UNDEFINED> instruction: 0xf10c0305
    2088:			; <UNDEFINED> instruction: 0xd11d3cff
    208c:	vqdmulh.s<illegal width 8>	d15, d11, d0
    2090:	svccc	0x00fff1bc
    2094:	andcs	pc, r1, #10240	; 0x2800
    2098:	smlatbeq	sl, r0, fp, pc	; <UNPREDICTABLE>
    209c:	ldrmi	r4, [r1], -sl, lsl #8
    20a0:	strcs	sp, [r0], #-18	; 0xffffffee
    20a4:	bcs	b4ac <strspn@plt+0xa518>
    20a8:	blx	fe83645e <strspn@plt+0xfe8354ca>
    20ac:			; <UNDEFINED> instruction: 0xf04f670a
    20b0:	blx	fea858ba <strspn@plt+0xfea84926>
    20b4:	ldrtmi	r2, [lr], -r2, lsl #6
    20b8:	bl	10c8718 <strspn@plt+0x10c7784>
    20bc:	blcs	2cfc <strspn@plt+0x1d68>
    20c0:	strcs	sp, [r1], #-223	; 0xffffff21
    20c4:	ldrb	r2, [ip, r0, lsl #10]
    20c8:	smlabteq	r6, sp, r9, lr
    20cc:	ldmib	sp, {r0, r2, r6, r9, sl, lr}^
    20d0:			; <UNDEFINED> instruction: 0xf04f0104
    20d4:			; <UNDEFINED> instruction: 0x9c020a0a
    20d8:	bleq	3e21c <strspn@plt+0x3d288>
    20dc:			; <UNDEFINED> instruction: 0xf8dd2900
    20e0:	svclt	0x00088024
    20e4:	tstle	r1, #720896	; 0xb0000
    20e8:	movweq	lr, #43802	; 0xab1a
    20ec:	andeq	lr, fp, #76800	; 0x12c00
    20f0:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    20f4:	movweq	lr, #43795	; 0xab13
    20f8:	andeq	lr, fp, #67584	; 0x10800
    20fc:	beq	fcd50 <strspn@plt+0xfbdbc>
    2100:	bleq	bce10 <strspn@plt+0xbbe7c>
    2104:	svclt	0x0008458b
    2108:	mvnle	r4, #545259520	; 0x20800000
    210c:	svceq	0x0000f1b8
    2110:	tstcs	r0, r2, lsl r0
    2114:	movweq	lr, #43802	; 0xab1a
    2118:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    211c:	andeq	lr, fp, #76800	; 0x12c00
    2120:	ldrsbmi	r1, [r2, #-139]	; 0xffffff75
    2124:	movweq	lr, #43795	; 0xab13
    2128:	andeq	lr, fp, #67584	; 0x10800
    212c:	beq	fcd80 <strspn@plt+0xfbdec>
    2130:	bleq	bce40 <strspn@plt+0xbbeac>
    2134:	mvnle	r4, r8, lsl #11
    2138:	strcs	r2, [r0, -r1, lsl #12]
    213c:	strmi	lr, [r9, #-2509]	; 0xfffff633
    2140:	strmi	lr, [r4, #-2525]	; 0xfffff623
    2144:	andsls	pc, r0, sp, asr #17
    2148:	strtmi	r4, [r9], -r0, lsr #12
    214c:	movwcs	r2, #522	; 0x20a
    2150:			; <UNDEFINED> instruction: 0xf954f001
    2154:	strtmi	r4, [r9], -r0, lsr #12
    2158:	strmi	lr, [r2, #-2509]	; 0xfffff633
    215c:			; <UNDEFINED> instruction: 0x46994690
    2160:	movwcs	r2, #522	; 0x20a
    2164:			; <UNDEFINED> instruction: 0xf94af001
    2168:	bl	11c883c <strspn@plt+0x11c78a8>
    216c:	ldmne	fp, {r0, r1, r2, sl, fp}^
    2170:			; <UNDEFINED> instruction: 0x0c0ceb4c
    2174:	bl	13087e8 <strspn@plt+0x1307854>
    2178:	ldrtmi	r0, [r2], -r7, lsl #24
    217c:			; <UNDEFINED> instruction: 0x463b18de
    2180:	streq	lr, [ip, -ip, asr #22]
    2184:	strmi	r4, [sp], -r4, lsl #12
    2188:	svceq	0x0000f1b8
    218c:			; <UNDEFINED> instruction: 0x4650d014
    2190:			; <UNDEFINED> instruction: 0xf0014659
    2194:			; <UNDEFINED> instruction: 0x4642f933
    2198:			; <UNDEFINED> instruction: 0xf001464b
    219c:	strmi	pc, [fp], -pc, lsr #18
    21a0:	ldmib	sp, {r1, r9, sl, lr}^
    21a4:			; <UNDEFINED> instruction: 0xf0010106
    21a8:	blls	40654 <strspn@plt+0x3f6c0>
    21ac:	movwls	r1, #2075	; 0x81b
    21b0:	bl	1068dbc <strspn@plt+0x1067e28>
    21b4:	movwls	r0, #4867	; 0x1303
    21b8:	movwcs	lr, #10717	; 0x29dd
    21bc:	svclt	0x00082b00
    21c0:	sbcle	r2, r1, #40960	; 0xa000
    21c4:	strmi	lr, [r9, #-2525]	; 0xfffff623
    21c8:			; <UNDEFINED> instruction: 0x9010f8dd
    21cc:	movwcs	lr, #2525	; 0x9dd
    21d0:	movwcs	lr, #2505	; 0x9c9
    21d4:	ldmib	sp, {r0, r4, r5, r7, r9, sl, sp, lr, pc}^
    21d8:	strcs	r4, [r0, #-3594]	; 0xfffff1f6
    21dc:	smlabteq	r0, sp, r9, lr
    21e0:	strbmi	lr, [lr], -lr, lsr #14
    21e4:	cmnvc	sl, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    21e8:			; <UNDEFINED> instruction: 0x9018f8dd
    21ec:	blge	13c928 <strspn@plt+0x13b994>
    21f0:	ldrt	r9, [sl], r6, lsl #6
    21f4:	ldrbtmi	r4, [sp], #-3350	; 0xfffff2ea
    21f8:			; <UNDEFINED> instruction: 0xf7fe4628
    21fc:	stmdacs	r0, {r1, r5, r9, sl, fp, sp, lr, pc}
    2200:	mrcge	4, 5, APSR_nzcv, cr15, cr15, {3}
    2204:	blls	3bbe8 <strspn@plt+0x3ac54>
    2208:	stcls	7, cr2, [r6, #-0]
    220c:	blx	fe893a7e <strspn@plt+0xfe892aea>
    2210:	ldrmi	r2, [lr], -r5, lsl #6
    2214:	blx	ff8e8e22 <strspn@plt+0xff8e7e8e>
    2218:	svccs	0x00006705
    221c:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    2220:	tstcs	r0, r1
    2224:	blls	bbd28 <strspn@plt+0xbad94>
    2228:	blcs	13c04 <strspn@plt+0x12c70>
    222c:	svcge	0x000af47f
    2230:	strcc	lr, [r0], #-2525	; 0xfffff623
    2234:	stmib	r9, {r1, r8, sl, fp, ip, pc}^
    2238:	strbt	r3, [r0], -r0, lsl #8
    223c:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2240:	andeq	r2, r1, lr, asr #2
    2244:	andeq	r0, r0, r8, lsl #2
    2248:	andeq	r1, r1, lr, asr #31
    224c:	andeq	r1, r0, r8, ror #20
    2250:	andeq	r1, r0, lr, ror #15
    2254:			; <UNDEFINED> instruction: 0xf7ff2200
    2258:	svclt	0x0000bd89
    225c:	mvnsmi	lr, sp, lsr #18
    2260:	strmi	r4, [r7], -r8, lsl #13
    2264:			; <UNDEFINED> instruction: 0x4605b1d8
    2268:			; <UNDEFINED> instruction: 0xf7fee007
    226c:	rsclt	lr, r4, #13440	; 0x3480
    2270:			; <UNDEFINED> instruction: 0xf8336803
    2274:	ldreq	r3, [fp, #-20]	; 0xffffffec
    2278:	strtmi	sp, [lr], -r4, lsl #10
    227c:	blmi	806d8 <strspn@plt+0x7f744>
    2280:	mvnsle	r2, r0, lsl #24
    2284:	svceq	0x0000f1b8
    2288:			; <UNDEFINED> instruction: 0xf8c8d001
    228c:	adcsmi	r6, lr, #0
    2290:			; <UNDEFINED> instruction: 0xf996d908
    2294:	andcs	r3, r1, r0
    2298:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    229c:	strdlt	r8, [r9, -r0]
    22a0:	andeq	pc, r0, r8, asr #17
    22a4:	ldmfd	sp!, {sp}
    22a8:	svclt	0x000081f0
    22ac:	mvnsmi	lr, sp, lsr #18
    22b0:	strmi	r4, [r7], -r8, lsl #13
    22b4:			; <UNDEFINED> instruction: 0x4605b1d8
    22b8:			; <UNDEFINED> instruction: 0xf7fee007
    22bc:	rsclt	lr, r4, #10880	; 0x2a80
    22c0:			; <UNDEFINED> instruction: 0xf8336803
    22c4:	ldrbeq	r3, [fp], #20
    22c8:	strtmi	sp, [lr], -r4, lsl #10
    22cc:	blmi	80728 <strspn@plt+0x7f794>
    22d0:	mvnsle	r2, r0, lsl #24
    22d4:	svceq	0x0000f1b8
    22d8:			; <UNDEFINED> instruction: 0xf8c8d001
    22dc:	adcsmi	r6, lr, #0
    22e0:			; <UNDEFINED> instruction: 0xf996d908
    22e4:	andcs	r3, r1, r0
    22e8:	pop	{r0, r1, r5, r8, fp, ip, sp, pc}
    22ec:	strdlt	r8, [r9, -r0]
    22f0:	andeq	pc, r0, r8, asr #17
    22f4:	ldmfd	sp!, {sp}
    22f8:	svclt	0x000081f0
    22fc:	ldmdbmi	lr, {r1, r2, r3, sl, ip, sp, pc}
    2300:	strdlt	fp, [r2], r0
    2304:	bmi	76cf28 <strspn@plt+0x76bf94>
    2308:	cfstrsge	mvf4, [sl], {121}	; 0x79
    230c:	blvc	140460 <strspn@plt+0x13f4cc>
    2310:	stmpl	sl, {r1, r2, r9, sl, lr}
    2314:	andls	r6, r1, #1179648	; 0x120000
    2318:	andeq	pc, r0, #79	; 0x4f
    231c:	and	r9, r5, r0, lsl #6
    2320:	ldrtmi	r4, [r0], -r9, lsr #12
    2324:	ldcl	7, cr15, [r8], {254}	; 0xfe
    2328:	cmnlt	r0, r8, lsl #8
    232c:	stcne	8, cr15, [r8], {84}	; 0x54
    2330:			; <UNDEFINED> instruction: 0xf854b1b1
    2334:	strls	r5, [r0], #-3076	; 0xfffff3fc
    2338:			; <UNDEFINED> instruction: 0x4630b195
    233c:	stcl	7, cr15, [ip], {254}	; 0xfe
    2340:	mvnle	r2, r0, lsl #16
    2344:	bmi	38a350 <strspn@plt+0x3893bc>
    2348:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    234c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2350:	subsmi	r9, sl, r1, lsl #22
    2354:	andlt	sp, r2, sp, lsl #2
    2358:	ldrhtmi	lr, [r0], #141	; 0x8d
    235c:	ldrbmi	fp, [r0, -r3]!
    2360:	ldrtmi	r4, [r3], -r8, lsl #16
    2364:	ldrtmi	r4, [sl], -r8, lsl #18
    2368:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    236c:			; <UNDEFINED> instruction: 0xf7fe6800
    2370:			; <UNDEFINED> instruction: 0xf7feedb2
    2374:	svclt	0x0000ed06
    2378:	andeq	r1, r1, r8, asr #23
    237c:	andeq	r0, r0, r8, lsl #2
    2380:	andeq	r1, r1, r6, lsl #23
    2384:	muleq	r1, ip, ip
    2388:	andeq	r1, r0, r2, ror #12
    238c:	ldrlt	fp, [r0], #-401	; 0xfffffe6f
    2390:	subslt	r4, r4, #16777216	; 0x1000000
    2394:	and	r4, r3, r3, lsl #12
    2398:	mulle	r8, r4, r2
    239c:	andle	r4, r5, fp, lsl #5
    23a0:	mulcs	r0, r3, r9
    23a4:	movwcc	r4, #5656	; 0x1618
    23a8:	mvnsle	r2, r0, lsl #20
    23ac:			; <UNDEFINED> instruction: 0xf85d2000
    23b0:	ldrbmi	r4, [r0, -r4, lsl #22]!
    23b4:	ldrbmi	r4, [r0, -r8, lsl #12]!
    23b8:	andcs	fp, sl, #56, 10	; 0xe000000
    23bc:	strmi	r4, [sp], -r4, lsl #12
    23c0:	stc2l	7, cr15, [r0], {255}	; 0xff
    23c4:	svccc	0x0080f5b0
    23c8:	addlt	sp, r0, #268435456	; 0x10000000
    23cc:			; <UNDEFINED> instruction: 0x4629bd38
    23d0:			; <UNDEFINED> instruction: 0xf7ff4620
    23d4:	svclt	0x0000fca1
    23d8:	andscs	fp, r0, #56, 10	; 0xe000000
    23dc:	strmi	r4, [sp], -r4, lsl #12
    23e0:	ldc2	7, cr15, [r0], #1020	; 0x3fc
    23e4:	svccc	0x0080f5b0
    23e8:	addlt	sp, r0, #268435456	; 0x10000000
    23ec:			; <UNDEFINED> instruction: 0x4629bd38
    23f0:			; <UNDEFINED> instruction: 0xf7ff4620
    23f4:	svclt	0x0000fc91
    23f8:	strt	r2, [r3], #522	; 0x20a
    23fc:	strt	r2, [r1], #528	; 0x210
    2400:	blmi	8d4c90 <strspn@plt+0x8d3cfc>
    2404:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2408:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    240c:	strmi	r2, [r4], -r0, lsl #12
    2410:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2414:			; <UNDEFINED> instruction: 0xf04f9301
    2418:	strls	r0, [r0], -r0, lsl #6
    241c:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2420:	tstlt	r4, r6
    2424:	mulcc	r0, r4, r9
    2428:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    242c:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2430:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2434:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2438:	stcl	7, cr15, [ip, #-1016]	; 0xfffffc08
    243c:	ldrtmi	r4, [r3], -r5, lsl #12
    2440:	strbtmi	r2, [r9], -sl, lsl #4
    2444:			; <UNDEFINED> instruction: 0xf7fe4620
    2448:	stmdavs	fp!, {r4, r5, r6, r8, sl, fp, sp, lr, pc}
    244c:	blls	30a80 <strspn@plt+0x2faec>
    2450:	rscle	r4, sl, r3, lsr #5
    2454:			; <UNDEFINED> instruction: 0xf993b11b
    2458:	blcs	e460 <strspn@plt+0xd4cc>
    245c:	bmi	3f6bf8 <strspn@plt+0x3f5c64>
    2460:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2464:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2468:	subsmi	r9, sl, r1, lsl #22
    246c:	andlt	sp, r3, ip, lsl #2
    2470:	bmi	2f1c38 <strspn@plt+0x2f0ca4>
    2474:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    2478:	bicsle	r6, r6, r0, lsl r8
    247c:	strtmi	r4, [r3], -r9, lsl #18
    2480:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2484:	stc	7, cr15, [r8], {254}	; 0xfe
    2488:	ldcl	7, cr15, [sl], #-1016	; 0xfffffc08
    248c:	andeq	r1, r1, ip, asr #21
    2490:	andeq	r0, r0, r8, lsl #2
    2494:	ldrdeq	r1, [r1], -r2
    2498:	muleq	r0, r8, r5
    249c:	andeq	r1, r1, lr, ror #20
    24a0:	andeq	r1, r1, lr, lsl #23
    24a4:	andeq	r1, r0, sl, asr #10
    24a8:			; <UNDEFINED> instruction: 0x4606b5f8
    24ac:			; <UNDEFINED> instruction: 0xf7ff460f
    24b0:			; <UNDEFINED> instruction: 0xf110ffa7
    24b4:			; <UNDEFINED> instruction: 0xf1414400
    24b8:	cfstr32cs	mvfx0, [r1, #-0]
    24bc:	stccs	15, cr11, [r0], {8}
    24c0:	lfmlt	f5, 3, [r8]
    24c4:			; <UNDEFINED> instruction: 0x46304639
    24c8:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
    24cc:			; <UNDEFINED> instruction: 0x4605b538
    24d0:			; <UNDEFINED> instruction: 0xf7ff460c
    24d4:			; <UNDEFINED> instruction: 0xf500ffe9
    24d8:			; <UNDEFINED> instruction: 0xf5b34300
    24dc:	andle	r3, r1, #128, 30	; 0x200
    24e0:	lfmlt	f3, 1, [r8, #-0]
    24e4:	ldc	7, cr15, [r8], #1016	; 0x3f8
    24e8:	strtmi	r4, [r2], -r5, lsl #18
    24ec:	ldrbtmi	r2, [r9], #-1058	; 0xfffffbde
    24f0:	andvs	r4, r4, fp, lsr #12
    24f4:	stmdbmi	r3, {r3, fp, sp, lr}
    24f8:			; <UNDEFINED> instruction: 0xf7fe4479
    24fc:	svclt	0x0000ec4e
    2500:	andeq	r1, r1, r6, lsl fp
    2504:	ldrdeq	r1, [r0], -r4
    2508:			; <UNDEFINED> instruction: 0xf7ff220a
    250c:	svclt	0x0000bbad
    2510:			; <UNDEFINED> instruction: 0xf7ff2210
    2514:	svclt	0x0000bba9
    2518:	blmi	894da4 <strspn@plt+0x893e10>
    251c:	ldrblt	r4, [r0, #1146]!	; 0x47a
    2520:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2524:	strmi	r2, [r4], -r0, lsl #12
    2528:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    252c:			; <UNDEFINED> instruction: 0xf04f9301
    2530:	strls	r0, [r0], -r0, lsl #6
    2534:	ldc	7, cr15, [r0], {254}	; 0xfe
    2538:	tstlt	r4, r6
    253c:	mulcc	r0, r4, r9
    2540:	ldmdami	r9, {r0, r1, r6, r8, fp, ip, sp, pc}
    2544:	ldmdbmi	r9, {r0, r1, r5, r9, sl, lr}
    2548:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    254c:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    2550:	stcl	7, cr15, [r0], {254}	; 0xfe
    2554:	strbtmi	r4, [r9], -r5, lsl #12
    2558:			; <UNDEFINED> instruction: 0xf7fe4620
    255c:	stmdavs	fp!, {r2, r5, r7, sl, fp, sp, lr, pc}
    2560:	blls	30b94 <strspn@plt+0x2fc00>
    2564:	rscle	r4, ip, r3, lsr #5
    2568:			; <UNDEFINED> instruction: 0xf993b11b
    256c:	blcs	e574 <strspn@plt+0xd5e0>
    2570:	bmi	3f6d14 <strspn@plt+0x3f5d80>
    2574:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    2578:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    257c:	subsmi	r9, sl, r1, lsl #22
    2580:	andlt	sp, r3, ip, lsl #2
    2584:	bmi	2f1d4c <strspn@plt+0x2f0db8>
    2588:	ldrbtmi	r2, [sl], #-2850	; 0xfffff4de
    258c:	bicsle	r6, r8, r0, lsl r8
    2590:	strtmi	r4, [r3], -r9, lsl #18
    2594:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
    2598:	bl	fffc0598 <strspn@plt+0xfffbf604>
    259c:	bl	ffc4059c <strspn@plt+0xffc3f608>
    25a0:			; <UNDEFINED> instruction: 0x000119b4
    25a4:	andeq	r0, r0, r8, lsl #2
    25a8:			; <UNDEFINED> instruction: 0x00011aba
    25ac:	andeq	r1, r0, r0, lsl #9
    25b0:	andeq	r1, r1, sl, asr r9
    25b4:	andeq	r1, r1, sl, ror sl
    25b8:	andeq	r1, r0, r6, lsr r4
    25bc:	blmi	8d4e4c <strspn@plt+0x8d3eb8>
    25c0:	ldrblt	r4, [r0, #1146]!	; 0x47a
    25c4:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    25c8:	strmi	r2, [r4], -r0, lsl #12
    25cc:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    25d0:			; <UNDEFINED> instruction: 0xf04f9301
    25d4:	strls	r0, [r0], -r0, lsl #6
    25d8:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    25dc:	tstlt	r4, r6
    25e0:	mulcc	r0, r4, r9
    25e4:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    25e8:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    25ec:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    25f0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    25f4:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    25f8:	andcs	r4, sl, #5242880	; 0x500000
    25fc:	strtmi	r4, [r0], -r9, ror #12
    2600:	bl	1dc0600 <strspn@plt+0x1dbf66c>
    2604:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    2608:	adcmi	r9, r3, #0, 22
    260c:	tstlt	fp, fp, ror #1
    2610:	mulcc	r0, r3, r9
    2614:	mvnle	r2, r0, lsl #22
    2618:	blmi	314e5c <strspn@plt+0x313ec8>
    261c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2620:	blls	5c690 <strspn@plt+0x5b6fc>
    2624:	qaddle	r4, sl, ip
    2628:	ldcllt	0, cr11, [r0, #12]!
    262c:	blcs	894e60 <strspn@plt+0x893ecc>
    2630:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    2634:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2638:	ldrtmi	r4, [sl], -r3, lsr #12
    263c:			; <UNDEFINED> instruction: 0xf7fe4479
    2640:			; <UNDEFINED> instruction: 0xf7feebac
    2644:	svclt	0x0000eb9e
    2648:	andeq	r1, r1, r0, lsl r9
    264c:	andeq	r0, r0, r8, lsl #2
    2650:	andeq	r1, r1, r6, lsl sl
    2654:	ldrdeq	r1, [r0], -ip
    2658:			; <UNDEFINED> instruction: 0x000118b4
    265c:	ldrdeq	r1, [r1], -r4
    2660:	muleq	r0, r0, r3
    2664:	blmi	8d4ef4 <strspn@plt+0x8d3f60>
    2668:	ldrblt	r4, [r0, #1146]!	; 0x47a
    266c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    2670:	strmi	r2, [r4], -r0, lsl #12
    2674:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    2678:			; <UNDEFINED> instruction: 0xf04f9301
    267c:	strls	r0, [r0], -r0, lsl #6
    2680:	bl	ffac0680 <strspn@plt+0xffabf6ec>
    2684:	tstlt	r4, r6
    2688:	mulcc	r0, r4, r9
    268c:	ldmdami	sl, {r0, r1, r6, r8, fp, ip, sp, pc}
    2690:	ldmdbmi	sl, {r0, r1, r5, r9, sl, lr}
    2694:	ldrbtmi	r4, [r8], #-1594	; 0xfffff9c6
    2698:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
    269c:	ldc	7, cr15, [sl], {254}	; 0xfe
    26a0:	andcs	r4, sl, #5242880	; 0x500000
    26a4:	strtmi	r4, [r0], -r9, ror #12
    26a8:	bl	fefc06a8 <strspn@plt+0xfefbf714>
    26ac:	stmiblt	fp, {r0, r1, r3, r5, fp, sp, lr}
    26b0:	adcmi	r9, r3, #0, 22
    26b4:	tstlt	fp, fp, ror #1
    26b8:	mulcc	r0, r3, r9
    26bc:	mvnle	r2, r0, lsl #22
    26c0:	blmi	314f04 <strspn@plt+0x313f70>
    26c4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    26c8:	blls	5c738 <strspn@plt+0x5b7a4>
    26cc:	qaddle	r4, sl, ip
    26d0:	ldcllt	0, cr11, [r0, #12]!
    26d4:	blcs	894f08 <strspn@plt+0x893f74>
    26d8:	ldmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    26dc:	stmdbmi	sl, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
    26e0:	ldrtmi	r4, [sl], -r3, lsr #12
    26e4:			; <UNDEFINED> instruction: 0xf7fe4479
    26e8:			; <UNDEFINED> instruction: 0xf7feeb58
    26ec:	svclt	0x0000eb4a
    26f0:	andeq	r1, r1, r8, ror #16
    26f4:	andeq	r0, r0, r8, lsl #2
    26f8:	andeq	r1, r1, lr, ror #18
    26fc:	andeq	r1, r0, r4, lsr r3
    2700:	andeq	r1, r1, ip, lsl #16
    2704:	andeq	r1, r1, ip, lsr #18
    2708:	andeq	r1, r0, r8, ror #5
    270c:	addlt	fp, r5, r0, lsr r5
    2710:			; <UNDEFINED> instruction: 0x460c4d17
    2714:	andcs	r4, r0, #23552	; 0x5c00
    2718:			; <UNDEFINED> instruction: 0x4669447d
    271c:	strmi	r5, [r5], -fp, ror #17
    2720:	movwls	r6, #14363	; 0x381b
    2724:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2728:	blx	84072e <strspn@plt+0x83f79a>
    272c:			; <UNDEFINED> instruction: 0xf7feb190
    2730:	bmi	47d588 <strspn@plt+0x47c5f4>
    2734:	stmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    2738:			; <UNDEFINED> instruction: 0xb12b6810
    273c:	strtmi	r4, [fp], -pc, lsl #18
    2740:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    2744:	bl	a40744 <strspn@plt+0xa3f7b0>
    2748:	strtmi	r4, [fp], -sp, lsl #18
    274c:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
    2750:	bl	ff040750 <strspn@plt+0xff03f7bc>
    2754:	blmi	1d4f88 <strspn@plt+0x1d3ff4>
    2758:	ldmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    275c:	ldmpl	r3, {r8}^
    2760:	blls	dc7d0 <strspn@plt+0xdb83c>
    2764:	qaddle	r4, sl, r1
    2768:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
    276c:	bl	24076c <strspn@plt+0x23f7d8>
    2770:			; <UNDEFINED> instruction: 0x000117b8
    2774:	andeq	r0, r0, r8, lsl #2
    2778:	ldrdeq	r1, [r1], -r0
    277c:	andeq	r1, r0, sl, lsl #5
    2780:	andeq	r1, r0, lr, ror r2
    2784:	andeq	r1, r1, r8, ror r7
    2788:			; <UNDEFINED> instruction: 0x460cb510
    278c:			; <UNDEFINED> instruction: 0xf7ff4611
    2790:	ldc	14, cr15, [pc, #780]	; 2aa4 <strspn@plt+0x1b10>
    2794:	vmov.f64	d22, #217	; 0xbec80000 -0.3906250
    2798:	vcvt.f64.s32	d7, s0
    279c:	vstr	d21, [r4, #924]	; 0x39c
    27a0:	vadd.f32	s14, s0, s0
    27a4:	vnmul.f64	d0, d0, d5
    27a8:	vmov.f64	d0, #214	; 0xbeb00000 -0.3437500
    27ac:	vstr	d0, [r4, #768]	; 0x300
    27b0:	vldrlt	s0, [r0, #-4]
    27b4:	andhi	pc, r0, pc, lsr #7
    27b8:	andeq	r0, r0, r0
    27bc:	smlawbmi	lr, r0, r4, r8
    27c0:	rsbsmi	pc, r0, #0, 8
    27c4:			; <UNDEFINED> instruction: 0xf5b24603
    27c8:			; <UNDEFINED> instruction: 0xf1014f80
    27cc:	push	{r2, sl, fp}
    27d0:	svclt	0x00044ff0
    27d4:			; <UNDEFINED> instruction: 0xf04f460a
    27d8:			; <UNDEFINED> instruction: 0xf1010a64
    27dc:			; <UNDEFINED> instruction: 0xf1010901
    27e0:			; <UNDEFINED> instruction: 0xf1010802
    27e4:			; <UNDEFINED> instruction: 0xf1010e03
    27e8:			; <UNDEFINED> instruction: 0xf1010705
    27ec:			; <UNDEFINED> instruction: 0xf1010606
    27f0:			; <UNDEFINED> instruction: 0xf1010507
    27f4:			; <UNDEFINED> instruction: 0xf1010408
    27f8:	svclt	0x00080009
    27fc:	blge	2c080c <strspn@plt+0x2bf878>
    2800:			; <UNDEFINED> instruction: 0xf5b2d03f
    2804:	svclt	0x00024f20
    2808:			; <UNDEFINED> instruction: 0xf04f460a
    280c:			; <UNDEFINED> instruction: 0xf8020a6c
    2810:	eorsle	sl, r6, sl, lsl #22
    2814:	svcpl	0x0000f5b2
    2818:	strmi	fp, [sl], -r2, lsl #30
    281c:	beq	18fe960 <strspn@plt+0x18fd9cc>
    2820:	blge	2c0830 <strspn@plt+0x2bf89c>
    2824:			; <UNDEFINED> instruction: 0xf5b2d02d
    2828:	svclt	0x00024fc0
    282c:			; <UNDEFINED> instruction: 0xf04f460a
    2830:			; <UNDEFINED> instruction: 0xf8020a62
    2834:	eorle	sl, r4, sl, lsl #22
    2838:	svcmi	0x0040f5b2
    283c:	strmi	fp, [sl], -r2, lsl #30
    2840:	beq	1cfe984 <strspn@plt+0x1cfd9f0>
    2844:	blge	2c0854 <strspn@plt+0x2bf8c0>
    2848:			; <UNDEFINED> instruction: 0xf5b2d01b
    284c:	svclt	0x00025f80
    2850:			; <UNDEFINED> instruction: 0xf04f460a
    2854:			; <UNDEFINED> instruction: 0xf8020a70
    2858:	andsle	sl, r2, sl, lsl #22
    285c:	svcmi	0x0000f5b2
    2860:	strmi	fp, [sl], -r2, lsl #30
    2864:	beq	b7e9a8 <strspn@plt+0xb7da14>
    2868:	blge	2c0878 <strspn@plt+0x2bf8e4>
    286c:	strmi	sp, [r2], -r9
    2870:	strtmi	r4, [ip], -r0, lsr #12
    2874:			; <UNDEFINED> instruction: 0x463e4635
    2878:	ldrbtmi	r4, [r4], r7, ror #12
    287c:	strbmi	r4, [r8], r6, asr #13
    2880:			; <UNDEFINED> instruction: 0xf4134689
    2884:			; <UNDEFINED> instruction: 0xf0037f80
    2888:	svclt	0x00140a40
    288c:	bleq	1cbe9d0 <strspn@plt+0x1cbda3c>
    2890:	bleq	b7e9d4 <strspn@plt+0xb7da40>
    2894:	svceq	0x0080f013
    2898:	andlt	pc, r0, r9, lsl #17
    289c:			; <UNDEFINED> instruction: 0xf04fbf14
    28a0:			; <UNDEFINED> instruction: 0xf04f0977
    28a4:			; <UNDEFINED> instruction: 0xf413092d
    28a8:			; <UNDEFINED> instruction: 0xf8886f00
    28ac:	eorsle	r9, pc, r0
    28b0:	svceq	0x0000f1ba
    28b4:			; <UNDEFINED> instruction: 0xf04fbf14
    28b8:			; <UNDEFINED> instruction: 0xf04f0873
    28bc:			; <UNDEFINED> instruction: 0xf0130853
    28c0:			; <UNDEFINED> instruction: 0xf88e0f20
    28c4:	svclt	0x00148000
    28c8:	cdpeq	0, 7, cr15, cr2, cr15, {2}
    28cc:	cdpeq	0, 2, cr15, cr13, cr15, {2}
    28d0:	svceq	0x0010f013
    28d4:	and	pc, r0, ip, lsl #17
    28d8:	stceq	0, cr15, [r8], {3}
    28dc:			; <UNDEFINED> instruction: 0xf04fbf14
    28e0:			; <UNDEFINED> instruction: 0xf04f0e77
    28e4:			; <UNDEFINED> instruction: 0xf4130e2d
    28e8:			; <UNDEFINED> instruction: 0xf8876f80
    28ec:	eorsle	lr, r1, r0
    28f0:	svceq	0x0000f1bc
    28f4:			; <UNDEFINED> instruction: 0x2773bf14
    28f8:			; <UNDEFINED> instruction: 0xf0132753
    28fc:	eorsvc	r0, r7, r4, lsl #30
    2900:	uhadd16cs	fp, r2, r4
    2904:			; <UNDEFINED> instruction: 0xf013262d
    2908:	eorvc	r0, lr, r2, lsl #30
    290c:	streq	pc, [r1, #-3]
    2910:	uhadd16cs	fp, r7, r4
    2914:	eorvc	r2, r6, sp, lsr #12
    2918:	ldrle	r0, [r1, #-1436]	; 0xfffffa64
    291c:	svclt	0x00142d00
    2920:	cmpcs	r4, #116, 6	; 0xd0000001
    2924:	movwcs	r7, #3
    2928:	andsvc	r4, r3, r8, lsl #12
    292c:	svchi	0x00f0e8bd
    2930:	svceq	0x0000f1ba
    2934:			; <UNDEFINED> instruction: 0xf04fbf14
    2938:			; <UNDEFINED> instruction: 0xf04f0878
    293c:	ldr	r0, [lr, sp, lsr #16]!
    2940:	svclt	0x00142d00
    2944:			; <UNDEFINED> instruction: 0x232d2378
    2948:	movwcs	r7, #3
    294c:	andsvc	r4, r3, r8, lsl #12
    2950:	svchi	0x00f0e8bd
    2954:	svceq	0x0000f1bc
    2958:			; <UNDEFINED> instruction: 0x2778bf14
    295c:	strb	r2, [ip, sp, lsr #14]
    2960:	svcmi	0x00f0e92d
    2964:			; <UNDEFINED> instruction: 0xf04fb097
    2968:	stmib	sp, {r0, sl, fp}^
    296c:	bmi	1f8b594 <strspn@plt+0x1f8a600>
    2970:	ldrbtmi	r4, [sl], #-2942	; 0xfffff482
    2974:			; <UNDEFINED> instruction: 0x078258d3
    2978:			; <UNDEFINED> instruction: 0xf10dbf54
    297c:			; <UNDEFINED> instruction: 0xf10d082c
    2980:	ldmdavs	fp, {r0, r2, r3, r5, r9, sl, fp}
    2984:			; <UNDEFINED> instruction: 0xf04f9315
    2988:	svclt	0x00450300
    298c:	stmdaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    2990:	strbmi	r2, [r6], r0, lsr #6
    2994:	eorcc	pc, ip, sp, lsl #17
    2998:			; <UNDEFINED> instruction: 0xf1a3230a
    299c:			; <UNDEFINED> instruction: 0xf1c30120
    29a0:	blx	b03228 <strspn@plt+0xb02294>
    29a4:	blx	33f1b4 <strspn@plt+0x33e220>
    29a8:	tstmi	r5, #4194304	; 0x400000	; <UNPREDICTABLE>
    29ac:	andne	lr, r8, #3620864	; 0x374000
    29b0:	vst1.8	{d15-d16}, [r3], ip
    29b4:	svclt	0x000842aa
    29b8:			; <UNDEFINED> instruction: 0xf0c042a1
    29bc:	movwcc	r8, #41099	; 0xa08b
    29c0:	mvnle	r2, r6, asr #22
    29c4:			; <UNDEFINED> instruction: 0xf64c223c
    29c8:			; <UNDEFINED> instruction: 0xf6cc45cd
    29cc:			; <UNDEFINED> instruction: 0xf04f45cc
    29d0:			; <UNDEFINED> instruction: 0xf1a231ff
    29d4:	blx	fe944e5e <strspn@plt+0xfe943eca>
    29d8:	blx	5bde8 <strspn@plt+0x5ae54>
    29dc:	blx	819ec <strspn@plt+0x80a58>
    29e0:	vmlals.f16	s30, s18, s18	; <UNPREDICTABLE>
    29e4:			; <UNDEFINED> instruction: 0x0c09ea4c
    29e8:			; <UNDEFINED> instruction: 0xf1c24c61
    29ec:	svcls	0x00090920
    29f0:			; <UNDEFINED> instruction: 0xf909fa21
    29f4:	b	1313bec <strspn@plt+0x1312c58>
    29f8:	stmiaeq	sp!, {r0, r3, sl, fp}^
    29fc:	stmdbeq	r0!, {r1, r6, r7, r8, ip, sp, lr, pc}
    2a00:	blx	192c4c <strspn@plt+0x191cb8>
    2a04:	vmlals.f16	s30, s16, s18	; <UNPREDICTABLE>
    2a08:	andge	pc, r4, r5, lsl r9	; <UNPREDICTABLE>
    2a0c:	streq	lr, [ip, #-2599]	; 0xfffff5d9
    2a10:	streq	lr, [r1], #-2598	; 0xfffff5da
    2a14:			; <UNDEFINED> instruction: 0xf1ba40d6
    2a18:	svclt	0x000c0f42
    2a1c:			; <UNDEFINED> instruction: 0xf0002100
    2a20:	bcc	802e2c <strspn@plt+0x801e98>
    2a24:	streq	lr, [r9], -r6, asr #20
    2a28:	vpmax.s8	d15, d2, d23
    2a2c:	andge	pc, r0, lr, lsl #17
    2a30:	stmdbcs	r0, {r1, r2, r4, r8, r9, lr}
    2a34:	addhi	pc, r4, r0
    2a38:	tsteq	r3, lr, lsl #2	; <UNPREDICTABLE>
    2a3c:			; <UNDEFINED> instruction: 0xf88e2269
    2a40:	subcs	r2, r2, #1
    2a44:	andcs	pc, r2, lr, lsl #17
    2a48:	andvc	r2, sl, r0, lsl #4
    2a4c:	andeq	lr, r5, #84, 20	; 0x54000
    2a50:			; <UNDEFINED> instruction: 0xf1a3d04a
    2a54:			; <UNDEFINED> instruction: 0xf1c30114
    2a58:	blx	904730 <strspn@plt+0x90379c>
    2a5c:	blx	17f268 <strspn@plt+0x17e2d4>
    2a60:	blcc	d40684 <strspn@plt+0xd3f6f0>
    2a64:	blx	953754 <strspn@plt+0x9527c0>
    2a68:	blx	97f67c <strspn@plt+0x97e6e8>
    2a6c:	tstmi	sl, #1073741824	; 0x40000000	; <UNPREDICTABLE>
    2a70:	ldrble	r0, [r3, #-1859]	; 0xfffff8bd
    2a74:			; <UNDEFINED> instruction: 0xf04f1d50
    2a78:			; <UNDEFINED> instruction: 0xf1410300
    2a7c:	andcs	r0, sl, #0, 2
    2a80:	ldc2	0, cr15, [ip]
    2a84:	movwcs	r2, #522	; 0x20a
    2a88:	strmi	r4, [fp], r2, lsl #13
    2a8c:	ldc2	0, cr15, [r6]
    2a90:	subsle	r4, r8, r3, lsl r3
    2a94:	movweq	lr, #47706	; 0xba5a
    2a98:			; <UNDEFINED> instruction: 0xf7fed026
    2a9c:	stmdacs	r0, {r1, r3, r4, r5, r9, fp, sp, lr, pc}
    2aa0:	stmdavs	r2, {r0, r2, r3, r4, r6, ip, lr, pc}
    2aa4:	subsle	r2, r7, r0, lsl #20
    2aa8:	mulcc	r0, r2, r9
    2aac:	bmi	c70ee0 <strspn@plt+0xc6ff4c>
    2ab0:	cfstrsge	mvf4, [sp], {122}	; 0x7a
    2ab4:			; <UNDEFINED> instruction: 0x23204d30
    2ab8:	ldrbtmi	r9, [sp], #-514	; 0xfffffdfe
    2abc:	ldrmi	r4, [r9], -r0, lsr #12
    2ac0:			; <UNDEFINED> instruction: 0xf8cd2201
    2ac4:	stmib	sp, {r3, r4, pc}^
    2ac8:	strls	sl, [r1], -r4, lsl #22
    2acc:			; <UNDEFINED> instruction: 0xf7fe9500
    2ad0:	ands	lr, r5, ip, asr sl
    2ad4:	andeq	pc, sl, #-1073741780	; 0xc000002c
    2ad8:	svcge	0x0075f47f
    2adc:	movtcs	r9, #11784	; 0x2e08
    2ae0:	andcs	pc, r1, lr, lsl #17
    2ae4:	andcc	pc, r0, lr, lsl #17
    2ae8:			; <UNDEFINED> instruction: 0xac0d4a24
    2aec:	stmib	sp, {r5, r8, r9, sp}^
    2af0:	ldrbtmi	r6, [sl], #-2049	; 0xfffff7ff
    2af4:	andls	r4, r0, #32, 12	; 0x2000000
    2af8:	andcs	r4, r1, #26214400	; 0x1900000
    2afc:	b	1140afc <strspn@plt+0x113fb68>
    2b00:			; <UNDEFINED> instruction: 0xf7fe4620
    2b04:	bmi	7bcfec <strspn@plt+0x7bc058>
    2b08:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
    2b0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b10:	subsmi	r9, sl, r5, lsl fp
    2b14:	andslt	sp, r7, r6, lsr #2
    2b18:	svchi	0x00f0e8bd
    2b1c:	eorseq	pc, r2, r2, lsl r1	; <UNPREDICTABLE>
    2b20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2b24:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    2b28:			; <UNDEFINED> instruction: 0xf0002264
    2b2c:	stmdbcs	r0, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    2b30:	svclt	0x00084682
    2b34:	strmi	r2, [fp], sl, lsl #16
    2b38:	strcc	fp, [r1], -r8, lsl #30
    2b3c:	ldrb	sp, [r3, sl, lsr #3]
    2b40:	tsteq	r1, lr, lsl #2	; <UNPREDICTABLE>
    2b44:	ldrbmi	lr, [r0], -r0, lsl #15
    2b48:	andcs	r4, sl, #93323264	; 0x5900000
    2b4c:			; <UNDEFINED> instruction: 0xf0002300
    2b50:	pkhtbmi	pc, r2, r5, asr #24	; <UNPREDICTABLE>
    2b54:	ldr	r4, [sp, fp, lsl #13]
    2b58:	ldrbtmi	r4, [sl], #-2570	; 0xfffff5f6
    2b5c:	bmi	2bca08 <strspn@plt+0x2bba74>
    2b60:			; <UNDEFINED> instruction: 0xe7a6447a
    2b64:	stmdb	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b68:	andeq	r1, r1, lr, asr r5
    2b6c:	andeq	r0, r0, r8, lsl #2
    2b70:	andeq	r1, r0, r0
    2b74:	andeq	r0, r0, r0, asr #30
    2b78:	andeq	r0, r0, r2, asr #30
    2b7c:	andeq	r0, r0, r6, lsl pc
    2b80:	andeq	r1, r1, r6, asr #7
    2b84:	muleq	r0, r6, lr
    2b88:	muleq	r0, r0, lr
    2b8c:	suble	r2, r5, r0, lsl #16
    2b90:	mvnsmi	lr, #737280	; 0xb4000
    2b94:			; <UNDEFINED> instruction: 0xf9904698
    2b98:	orrlt	r3, r3, #0
    2b9c:	vst3.32			; <UNDEFINED> instruction: 0xf482fab2
    2ba0:	ldrmi	r4, [r7], -r9, lsl #13
    2ba4:	stmdbcs	r0, {r2, r5, r6, r8, fp}
    2ba8:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2bac:	svceq	0x0000f1b8
    2bb0:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2bb4:			; <UNDEFINED> instruction: 0x4605bb1c
    2bb8:	strtmi	r2, [lr], -ip, lsr #22
    2bbc:	svccs	0x0001f915
    2bc0:	bllt	b6c28 <strspn@plt+0xb5c94>
    2bc4:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2bc8:	bne	c77434 <strspn@plt+0xc764a0>
    2bcc:	mcrrne	7, 12, r4, r3, cr0
    2bd0:			; <UNDEFINED> instruction: 0xf849d015
    2bd4:	strcc	r0, [r1], #-36	; 0xffffffdc
    2bd8:	mulcc	r0, r6, r9
    2bdc:			; <UNDEFINED> instruction: 0xf995b1bb
    2be0:			; <UNDEFINED> instruction: 0xb1a33000
    2be4:	ldmdble	r5, {r0, r1, r2, r5, r7, r9, lr}
    2be8:	strtmi	r2, [r8], -ip, lsr #22
    2bec:			; <UNDEFINED> instruction: 0xf915462e
    2bf0:	mvnle	r2, r1, lsl #30
    2bf4:	svclt	0x00082a00
    2bf8:	adcsmi	r4, r0, #48234496	; 0x2e00000
    2bfc:			; <UNDEFINED> instruction: 0xf04fd3e5
    2c00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2c04:	adcmi	r8, r7, #248, 6	; 0xe0000003
    2c08:	ldrmi	sp, [r3], -r4, lsl #18
    2c0c:			; <UNDEFINED> instruction: 0x4620e7d4
    2c10:	mvnshi	lr, #12386304	; 0xbd0000
    2c14:	andeq	pc, r1, pc, rrx
    2c18:	mvnshi	lr, #12386304	; 0xbd0000
    2c1c:	rscscc	pc, pc, pc, asr #32
    2c20:	svclt	0x00004770
    2c24:	ldrblt	fp, [r0, #-768]!	; 0xfffffd00
    2c28:			; <UNDEFINED> instruction: 0xf990461c
    2c2c:	blx	fed56c34 <strspn@plt+0xfed55ca0>
    2c30:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2c34:	svclt	0x00082c00
    2c38:	ldmiblt	r3, {r0, r8, r9, sp}
    2c3c:	addsmi	r6, r6, #2490368	; 0x260000
    2c40:	stccs	8, cr13, [fp, #-60]!	; 0xffffffc4
    2c44:	eorvs	fp, r3, r1, lsl pc
    2c48:	bl	4ec54 <strspn@plt+0x4dcc0>
    2c4c:	blne	fe48326c <strspn@plt+0xfe4822d8>
    2c50:			; <UNDEFINED> instruction: 0xf7ff9b04
    2c54:	stmdacs	r0, {r0, r1, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    2c58:	stmdavs	r3!, {r1, r8, sl, fp, ip, lr, pc}
    2c5c:	eorvs	r4, r3, r3, lsl #8
    2c60:			; <UNDEFINED> instruction: 0xf04fbd70
    2c64:	ldcllt	0, cr3, [r0, #-1020]!	; 0xfffffc04
    2c68:	rscscc	pc, pc, pc, asr #32
    2c6c:	svclt	0x00004770
    2c70:	mvnsmi	lr, #737280	; 0xb4000
    2c74:			; <UNDEFINED> instruction: 0xf381fab1
    2c78:	bcs	51ec <strspn@plt+0x4258>
    2c7c:	movwcs	fp, #7944	; 0x1f08
    2c80:	svclt	0x00082800
    2c84:	blcs	b890 <strspn@plt+0xa8fc>
    2c88:			; <UNDEFINED> instruction: 0xf990d13d
    2c8c:	strmi	r3, [r0], r0
    2c90:	pkhbtmi	r4, r9, r6, lsl #12
    2c94:	strcs	r4, [r1, -r4, lsl #12]
    2c98:			; <UNDEFINED> instruction: 0x4625b31b
    2c9c:			; <UNDEFINED> instruction: 0xf1042b2c
    2ca0:	strbmi	r0, [r0], -r1, lsl #8
    2ca4:	mulcs	r0, r4, r9
    2ca8:	eorle	r4, r1, r0, lsr #13
    2cac:	strtmi	fp, [r5], -r2, ror #19
    2cb0:	bl	fe953758 <strspn@plt+0xfe9527c4>
    2cb4:	eorle	r0, r2, #0, 2
    2cb8:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
    2cbc:	movweq	pc, #28672	; 0x7000	; <UNPREDICTABLE>
    2cc0:	rsceq	lr, r0, #323584	; 0x4f000
    2cc4:	vpmax.u8	d15, d3, d7
    2cc8:			; <UNDEFINED> instruction: 0xf819db0c
    2ccc:	movwmi	r1, #45058	; 0xb002
    2cd0:	andcc	pc, r2, r9, lsl #16
    2cd4:	mulcc	r0, r5, r9
    2cd8:			; <UNDEFINED> instruction: 0xf994b11b
    2cdc:	blcs	ece4 <strspn@plt+0xdd50>
    2ce0:	ldrdcs	sp, [r0], -fp
    2ce4:	mvnshi	lr, #12386304	; 0xbd0000
    2ce8:	ldrmi	r1, [r3], -ip, ror #24
    2cec:	ldrb	r4, [r4, r0, lsl #13]
    2cf0:	svclt	0x00082a00
    2cf4:	adcmi	r4, r8, #38797312	; 0x2500000
    2cf8:	smlatbeq	r0, r5, fp, lr
    2cfc:			; <UNDEFINED> instruction: 0xf04fd3dc
    2d00:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2d04:			; <UNDEFINED> instruction: 0xf06f83f8
    2d08:			; <UNDEFINED> instruction: 0xe7eb0015
    2d0c:			; <UNDEFINED> instruction: 0xf381fab1
    2d10:	bcs	5284 <strspn@plt+0x42f0>
    2d14:	movwcs	fp, #7944	; 0x1f08
    2d18:	svclt	0x00082800
    2d1c:	bllt	ff0cb928 <strspn@plt+0xff0ca994>
    2d20:	mvnsmi	lr, sp, lsr #18
    2d24:			; <UNDEFINED> instruction: 0xf9904606
    2d28:	ldrmi	r3, [r7], -r0
    2d2c:	strmi	r4, [r4], -r8, lsl #13
    2d30:	strtmi	fp, [r5], -fp, ror #3
    2d34:			; <UNDEFINED> instruction: 0xf1042b2c
    2d38:	ldrtmi	r0, [r0], -r1, lsl #8
    2d3c:	mulcs	r0, r4, r9
    2d40:	andsle	r4, fp, r6, lsr #12
    2d44:			; <UNDEFINED> instruction: 0x4625b9b2
    2d48:	bl	fe9537f0 <strspn@plt+0xfe95285c>
    2d4c:	andsle	r0, ip, #0, 2
    2d50:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
    2d54:			; <UNDEFINED> instruction: 0xf8d8db0c
    2d58:	tstmi	r8, #0
    2d5c:	andeq	pc, r0, r8, asr #17
    2d60:	mulcc	r0, r5, r9
    2d64:			; <UNDEFINED> instruction: 0xf994b11b
    2d68:	blcs	ed70 <strspn@plt+0xdddc>
    2d6c:	andcs	sp, r0, r1, ror #3
    2d70:	ldrhhi	lr, [r0, #141]!	; 0x8d
    2d74:	ldrmi	r1, [r3], -ip, ror #24
    2d78:	ldrb	r4, [sl, r6, lsl #12]
    2d7c:	svclt	0x00082a00
    2d80:	adcmi	r4, r8, #38797312	; 0x2500000
    2d84:	smlatbeq	r0, r5, fp, lr
    2d88:			; <UNDEFINED> instruction: 0xf04fd3e2
    2d8c:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    2d90:			; <UNDEFINED> instruction: 0xf06f81f0
    2d94:			; <UNDEFINED> instruction: 0x47700015
    2d98:	mvnsmi	lr, #737280	; 0xb4000
    2d9c:	bmi	f545f8 <strspn@plt+0xf53664>
    2da0:	blmi	f54620 <strspn@plt+0xf5368c>
    2da4:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
    2da8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2dac:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2db0:			; <UNDEFINED> instruction: 0xf04f9303
    2db4:			; <UNDEFINED> instruction: 0xf8cd0300
    2db8:	tstlt	r8, #8
    2dbc:	strmi	r6, [r4], -lr
    2dc0:	strmi	r6, [r8], lr, lsr #32
    2dc4:	stmda	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2dc8:	andls	pc, r0, r0, asr #17
    2dcc:			; <UNDEFINED> instruction: 0xf9944607
    2dd0:	blcs	e8edd8 <strspn@plt+0xe8de44>
    2dd4:	stmdbge	r2, {r1, r5, ip, lr, pc}
    2dd8:	strtmi	r2, [r0], -sl, lsl #4
    2ddc:			; <UNDEFINED> instruction: 0xf7fd9101
    2de0:			; <UNDEFINED> instruction: 0xf8c8ef88
    2de4:	eorvs	r0, r8, r0
    2de8:	bllt	1a1ced0 <strspn@plt+0x1a1bf3c>
    2dec:	blcs	299fc <strspn@plt+0x28a68>
    2df0:	adcmi	fp, r3, #24, 30	; 0x60
    2df4:			; <UNDEFINED> instruction: 0xf993d028
    2df8:	stmdbls	r1, {sp}
    2dfc:	eorle	r2, r6, sl, lsr sl
    2e00:	eorle	r2, r9, sp, lsr #20
    2e04:	bmi	94ae0c <strspn@plt+0x949e78>
    2e08:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
    2e0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2e10:	subsmi	r9, sl, r3, lsl #22
    2e14:	andlt	sp, r5, fp, lsr r1
    2e18:	mvnshi	lr, #12386304	; 0xbd0000
    2e1c:	stmdbge	r2, {r0, sl, ip, sp}
    2e20:	strtmi	r2, [r0], -sl, lsl #4
    2e24:	svc	0x0064f7fd
    2e28:	ldmdavs	fp!, {r3, r5, sp, lr}
    2e2c:	stmdals	r2, {r0, r1, r5, r6, r8, fp, ip, sp, pc}
    2e30:			; <UNDEFINED> instruction: 0xf990b150
    2e34:	blne	ee3c <strspn@plt+0xdea8>
    2e38:			; <UNDEFINED> instruction: 0xf080fab0
    2e3c:	blcs	5344 <strspn@plt+0x43b0>
    2e40:	andcs	fp, r1, r8, lsl pc
    2e44:	sbcsle	r2, sp, r0, lsl #16
    2e48:	rscscc	pc, pc, pc, asr #32
    2e4c:			; <UNDEFINED> instruction: 0xf993e7db
    2e50:	stmdblt	sl, {r0, sp}
    2e54:	ldrb	r6, [r6, lr, lsr #32]
    2e58:	andcs	r1, sl, #92, 24	; 0x5c00
    2e5c:	eorsvs	r2, fp, r0, lsl #6
    2e60:	movwls	r4, #9760	; 0x2620
    2e64:	svc	0x0044f7fd
    2e68:	ldmdavs	fp!, {r3, r5, sp, lr}
    2e6c:	mvnle	r2, r0, lsl #22
    2e70:	blcs	29a80 <strspn@plt+0x28aec>
    2e74:			; <UNDEFINED> instruction: 0xf993d0e8
    2e78:	blne	6cae80 <strspn@plt+0x6c9eec>
    2e7c:			; <UNDEFINED> instruction: 0xf383fab3
    2e80:	bcs	53f4 <strspn@plt+0x4460>
    2e84:	movwcs	fp, #7960	; 0x1f18
    2e88:	adcsle	r2, fp, r0, lsl #22
    2e8c:			; <UNDEFINED> instruction: 0xf7fde7dc
    2e90:	svclt	0x0000ef78
    2e94:	andeq	r1, r1, sl, lsr #2
    2e98:	andeq	r0, r0, r8, lsl #2
    2e9c:	andeq	r1, r1, r6, asr #1
    2ea0:	mvnsmi	lr, #737280	; 0xb4000
    2ea4:	stcmi	14, cr1, [sl], #-12
    2ea8:	bmi	aaf0c4 <strspn@plt+0xaae130>
    2eac:	movwcs	fp, #7960	; 0x1f18
    2eb0:	stmdbcs	r0, {r2, r3, r4, r5, r6, sl, lr}
    2eb4:	movwcs	fp, #3848	; 0xf08
    2eb8:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
    2ebc:			; <UNDEFINED> instruction: 0xf04f9203
    2ec0:	blcs	36c8 <strspn@plt+0x2734>
    2ec4:	svcge	0x0001d03f
    2ec8:	strmi	sl, [sp], -r2, lsl #28
    2ecc:	blx	fed7af20 <strspn@plt+0xfed79f8c>
    2ed0:	ldmdbeq	fp, {r0, r2, r7, r8, r9, ip, sp, lr, pc}^
    2ed4:	svclt	0x00082c00
    2ed8:	strbmi	r2, [r1, #769]	; 0x301
    2edc:			; <UNDEFINED> instruction: 0xf043bf18
    2ee0:	bllt	8c3aec <strspn@plt+0x8c2b58>
    2ee4:	strtmi	r4, [r9], -sl, asr #12
    2ee8:			; <UNDEFINED> instruction: 0xf7fe4620
    2eec:	ldmiblt	r0!, {r1, r2, r4, r5, fp, sp, lr, pc}^
    2ef0:	andeq	lr, r9, r4, lsl #22
    2ef4:	ldrtmi	r4, [r9], -r5, asr #8
    2ef8:	mcr2	7, 3, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2efc:			; <UNDEFINED> instruction: 0x46044631
    2f00:			; <UNDEFINED> instruction: 0xf7fe4628
    2f04:	ldmib	sp, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
    2f08:	bl	668f14 <strspn@plt+0x667f80>
    2f0c:	strmi	r0, [r5], -r8, lsl #6
    2f10:	blcs	76f44 <strspn@plt+0x75fb0>
    2f14:			; <UNDEFINED> instruction: 0xb11cd1db
    2f18:	mulcc	r0, r4, r9
    2f1c:	andle	r2, r4, pc, lsr #22
    2f20:			; <UNDEFINED> instruction: 0xf995b12d
    2f24:	blcs	bcef2c <strspn@plt+0xbcdf98>
    2f28:	ldrdcs	sp, [r1], -r1
    2f2c:	andcs	lr, r0, r0
    2f30:	blmi	21575c <strspn@plt+0x2147c8>
    2f34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2f38:	blls	dcfa8 <strspn@plt+0xdc014>
    2f3c:	qaddle	r4, sl, r4
    2f40:	pop	{r0, r2, ip, sp, pc}
    2f44:			; <UNDEFINED> instruction: 0x461883f0
    2f48:			; <UNDEFINED> instruction: 0xf7fde7f2
    2f4c:	svclt	0x0000ef1a
    2f50:	andeq	r1, r1, r0, lsr #32
    2f54:	andeq	r0, r0, r8, lsl #2
    2f58:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    2f5c:	mvnsmi	lr, #737280	; 0xb4000
    2f60:	movweq	lr, #6736	; 0x1a50
    2f64:	strmi	sp, [ip], -r5, lsr #32
    2f68:			; <UNDEFINED> instruction: 0x46054616
    2f6c:	cmnlt	r1, #56, 6	; 0xe0000000
    2f70:	svc	0x0060f7fd
    2f74:	addsmi	r4, lr, #201326595	; 0xc000003
    2f78:	svclt	0x00884607
    2f7c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    2f80:	bl	1b8fd8 <strspn@plt+0x1b8044>
    2f84:			; <UNDEFINED> instruction: 0xf1090900
    2f88:			; <UNDEFINED> instruction: 0xf7fd0001
    2f8c:	strmi	lr, [r0], r4, lsr #30
    2f90:	strtmi	fp, [r9], -r0, ror #2
    2f94:			; <UNDEFINED> instruction: 0xf7fd463a
    2f98:	bl	23eb08 <strspn@plt+0x23db74>
    2f9c:	ldrtmi	r0, [r2], -r7
    2fa0:			; <UNDEFINED> instruction: 0xf7fd4621
    2fa4:	movwcs	lr, #3796	; 0xed4
    2fa8:	andcc	pc, r9, r8, lsl #16
    2fac:	pop	{r6, r9, sl, lr}
    2fb0:	stmdami	r8, {r3, r4, r5, r6, r7, r8, r9, pc}
    2fb4:	mvnsmi	lr, #12386304	; 0xbd0000
    2fb8:			; <UNDEFINED> instruction: 0xf7fd4478
    2fbc:			; <UNDEFINED> instruction: 0x4620bed9
    2fc0:	pop	{r0, r4, r9, sl, lr}
    2fc4:			; <UNDEFINED> instruction: 0xf7fd43f8
    2fc8:	pop	{r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, pc}
    2fcc:			; <UNDEFINED> instruction: 0xf7fd43f8
    2fd0:	svclt	0x0000becf
    2fd4:	andeq	r0, r0, r0, asr #13
    2fd8:			; <UNDEFINED> instruction: 0x460ab538
    2fdc:	strmi	r4, [ip], -r5, lsl #12
    2fe0:			; <UNDEFINED> instruction: 0x4608b119
    2fe4:	svc	0x0026f7fd
    2fe8:	strtmi	r4, [r1], -r2, lsl #12
    2fec:	pop	{r3, r5, r9, sl, lr}
    2ff0:			; <UNDEFINED> instruction: 0xf7ff4038
    2ff4:	svclt	0x0000bfb3
    2ff8:	tstcs	r1, lr, lsl #8
    2ffc:	addlt	fp, r5, r0, lsl r5
    3000:	ldrd	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    3004:			; <UNDEFINED> instruction: 0xf8dfab07
    3008:	strmi	ip, [r4], -r0, rrx
    300c:			; <UNDEFINED> instruction: 0xf85344fe
    3010:	stmdage	r2, {r2, r8, r9, fp, sp}
    3014:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    3018:	ldrdgt	pc, [r0], -ip
    301c:	andgt	pc, ip, sp, asr #17
    3020:	stceq	0, cr15, [r0], {79}	; 0x4f
    3024:			; <UNDEFINED> instruction: 0xf7fd9301
    3028:	cdpne	15, 0, cr14, cr2, cr6, {1}
    302c:	strcs	fp, [r0], #-4024	; 0xfffff048
    3030:	strtmi	sp, [r0], -r7, lsl #22
    3034:			; <UNDEFINED> instruction: 0xf7ff9902
    3038:			; <UNDEFINED> instruction: 0x4604ff91
    303c:			; <UNDEFINED> instruction: 0xf7fd9802
    3040:	bmi	2be9f8 <strspn@plt+0x2bda64>
    3044:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    3048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    304c:	subsmi	r9, sl, r3, lsl #22
    3050:	strtmi	sp, [r0], -r5, lsl #2
    3054:	pop	{r0, r2, ip, sp, pc}
    3058:	andlt	r4, r3, r0, lsl r0
    305c:			; <UNDEFINED> instruction: 0xf7fd4770
    3060:	svclt	0x0000ee90
    3064:	andeq	r0, r1, r4, asr #29
    3068:	andeq	r0, r0, r8, lsl #2
    306c:	andeq	r0, r1, sl, lsl #29
    3070:	mvnsmi	lr, #737280	; 0xb4000
    3074:	stmdavs	r6, {r0, r1, r2, r4, r9, sl, lr}
    3078:	bmi	d54ae4 <strspn@plt+0xd53b50>
    307c:	blmi	d6f290 <strspn@plt+0xd6e2fc>
    3080:			; <UNDEFINED> instruction: 0xf996447a
    3084:	ldmpl	r3, {lr}^
    3088:	movwls	r6, #6171	; 0x181b
    308c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3090:	eorsle	r2, r4, r0, lsl #24
    3094:	strmi	r4, [r8], r5, lsl #12
    3098:			; <UNDEFINED> instruction: 0x46394630
    309c:	svc	0x007af7fd
    30a0:			; <UNDEFINED> instruction: 0x56361834
    30a4:	suble	r2, ip, r0, lsl #28
    30a8:	svceq	0x0000f1b9
    30ac:	stmdami	sl!, {r0, r1, r4, r5, ip, lr, pc}
    30b0:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
    30b4:	mcr	7, 6, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    30b8:	eorsle	r2, r5, r0, lsl #16
    30bc:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    30c0:	movwcs	r4, #1641	; 0x669
    30c4:	andvs	pc, r0, sp, lsl #17
    30c8:			; <UNDEFINED> instruction: 0xf88d4648
    30cc:			; <UNDEFINED> instruction: 0xf7fe3001
    30d0:	stmdane	r3!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
    30d4:	andeq	pc, r0, r8, asr #17
    30d8:	mulcc	r1, r3, r9
    30dc:	svclt	0x00181af6
    30e0:	blcs	c8ec <strspn@plt+0xb958>
    30e4:	strcs	fp, [r1], -r8, lsl #30
    30e8:	andcc	fp, r2, lr, asr fp
    30ec:	strtpl	r1, [r1], -r6, lsr #16
    30f0:			; <UNDEFINED> instruction: 0x4638b119
    30f4:	mcr	7, 5, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    30f8:			; <UNDEFINED> instruction: 0x464cb318
    30fc:	bmi	5db1bc <strspn@plt+0x5da228>
    3100:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    3104:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3108:	subsmi	r9, sl, r1, lsl #22
    310c:			; <UNDEFINED> instruction: 0x4620d11e
    3110:	pop	{r0, r1, ip, sp, pc}
    3114:			; <UNDEFINED> instruction: 0x463983f0
    3118:			; <UNDEFINED> instruction: 0xf7fd4620
    311c:			; <UNDEFINED> instruction: 0xf8c8edf6
    3120:	strtmi	r0, [r0], #-0
    3124:	strb	r6, [sl, r8, lsr #32]!
    3128:			; <UNDEFINED> instruction: 0x46204639
    312c:	ldc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    3130:	andeq	pc, r0, r8, asr #17
    3134:	strtpl	r1, [r1], -r6, lsr #16
    3138:			; <UNDEFINED> instruction: 0x4638b131
    313c:	mcr	7, 4, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    3140:	eorvs	fp, ip, r0, lsl r9
    3144:	ldrb	r2, [sl, r0, lsl #8]
    3148:	ldrb	r6, [r8, lr, lsr #32]
    314c:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    3150:	andeq	r0, r1, r0, asr lr
    3154:	andeq	r0, r0, r8, lsl #2
    3158:	andeq	r0, r0, lr, asr r9
    315c:	andeq	r0, r1, lr, asr #27
    3160:			; <UNDEFINED> instruction: 0x4604b510
    3164:	stmdacs	sl, {r0, sp, lr, pc}
    3168:	strtmi	sp, [r0], -r6
    316c:	mcr	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    3170:	mvnsle	r1, r3, asr #24
    3174:	ldclt	0, cr2, [r0, #-4]
    3178:	ldclt	0, cr2, [r0, #-0]
    317c:	mvnsmi	lr, #737280	; 0xb4000
    3180:	bmi	11549e0 <strspn@plt+0x1153a4c>
    3184:	blmi	1154bec <strspn@plt+0x1153c58>
    3188:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    318c:	sxtab16mi	r4, r1, sl, ror #8
    3190:	andcs	r4, r1, pc, lsl #12
    3194:	ldrdcs	r5, [ip, -r3]
    3198:			; <UNDEFINED> instruction: 0xf8cd681b
    319c:			; <UNDEFINED> instruction: 0xf04f3404
    31a0:			; <UNDEFINED> instruction: 0xf7fd0300
    31a4:	orrslt	lr, r8, #9088	; 0x2380
    31a8:			; <UNDEFINED> instruction: 0xf8c04604
    31ac:	cdpcs	0, 0, cr8, cr0, cr0, {0}
    31b0:	strbtmi	sp, [sp], -r0, rrx
    31b4:	addvc	pc, r0, #1325400064	; 0x4f000000
    31b8:			; <UNDEFINED> instruction: 0x46284631
    31bc:	mcr	7, 5, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    31c0:			; <UNDEFINED> instruction: 0x4630bb98
    31c4:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    31c8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    31cc:	bmi	d3a2b4 <strspn@plt+0xd39320>
    31d0:	strbmi	r1, [r3], -r0, lsr #26
    31d4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    31d8:	ldcl	7, cr15, [r6, #1012]!	; 0x3f4
    31dc:	blle	12cd1e4 <strspn@plt+0x12cc250>
    31e0:	ldrdcc	pc, [r0], -r9
    31e4:	ldmvs	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
    31e8:	eorsle	r2, sl, r0, lsl #20
    31ec:	blcs	14a40 <strspn@plt+0x13aac>
    31f0:	stfcsd	f5, [r0, #-996]	; 0xfffffc1c
    31f4:	andmi	pc, r0, r9, asr #17
    31f8:	stmdavs	r0!, {r1, r2, r4, r5, sl, fp, ip, lr, pc}^
    31fc:	orrslt	r4, r8, #5242880	; 0x500000
    3200:	mrc	7, 0, APSR_nzcv, cr8, cr13, {7}
    3204:	ldmdavs	r8!, {r0, r2, r9, sl, lr}
    3208:	svclt	0x00b842a8
    320c:	eorsvs	r4, r8, r8, lsr #12
    3210:	blmi	895aa8 <strspn@plt+0x894b14>
    3214:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3218:			; <UNDEFINED> instruction: 0xf8dd681a
    321c:	subsmi	r3, sl, r4, lsl #8
    3220:	vand	d13, d13, d13
    3224:	pop	{r2, r3, r8, sl, fp, lr}
    3228:			; <UNDEFINED> instruction: 0x462883f0
    322c:	orrvc	pc, r0, pc, asr #8
    3230:			; <UNDEFINED> instruction: 0xf8c52300
    3234:			; <UNDEFINED> instruction: 0xf7fd3400
    3238:			; <UNDEFINED> instruction: 0x4605ee54
    323c:	stclle	13, cr2, [r6]
    3240:			; <UNDEFINED> instruction: 0xf7fd4630
    3244:	mlsvs	r0, r8, sp, lr
    3248:	bicle	r2, r9, r0, lsl #16
    324c:	blmi	4d5aac <strspn@plt+0x4d4b18>
    3250:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3254:			; <UNDEFINED> instruction: 0xf8dd681a
    3258:	subsmi	r3, sl, r4, lsl #8
    325c:			; <UNDEFINED> instruction: 0xf7fdd015
    3260:	stccs	13, cr14, [r0, #-576]	; 0xfffffdc0
    3264:	stclle	0, cr6, [r8, #624]	; 0x270
    3268:	adcmi	r6, r8, #56, 16	; 0x380000
    326c:			; <UNDEFINED> instruction: 0x4628bfb8
    3270:			; <UNDEFINED> instruction: 0xe7cd6038
    3274:			; <UNDEFINED> instruction: 0xe7aa4635
    3278:	blmi	215ab0 <strspn@plt+0x214b1c>
    327c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3280:			; <UNDEFINED> instruction: 0xf8dd681a
    3284:	subsmi	r3, sl, r4, lsl #8
    3288:	strtmi	sp, [r0], -r9, ror #3
    328c:	sfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    3290:	mvnsmi	lr, #12386304	; 0xbd0000
    3294:	ldclt	7, cr15, [lr, #-1012]!	; 0xfffffc0c
    3298:	andeq	r0, r1, r4, asr #26
    329c:	andeq	r0, r0, r8, lsl #2
    32a0:	andeq	r0, r0, lr, lsr r8
    32a4:			; <UNDEFINED> instruction: 0x00010cbc
    32a8:	andeq	r0, r1, r0, lsl #25
    32ac:	andeq	r0, r1, r4, asr ip
    32b0:	stmdavs	r0, {r3, r4, r5, r8, ip, sp, pc}
    32b4:	and	fp, r4, r0, lsl r9
    32b8:	tstlt	r0, r0, lsl #17
    32bc:	addmi	r6, fp, #196608	; 0x30000
    32c0:			; <UNDEFINED> instruction: 0x4770d1fa
    32c4:	andcs	r2, r1, r8, lsl #2
    32c8:	ldcllt	7, cr15, [r8], #1012	; 0x3f4
    32cc:			; <UNDEFINED> instruction: 0x4606b570
    32d0:	cmplt	ip, r4, lsl #16
    32d4:	stmiavs	r4!, {r0, r2, r5, r9, sl, lr}
    32d8:			; <UNDEFINED> instruction: 0xf7fd6868
    32dc:			; <UNDEFINED> instruction: 0x4628ed1e
    32e0:	ldc	7, cr15, [sl, #-1012]	; 0xfffffc0c
    32e4:	mvnsle	r2, r0, lsl #24
    32e8:	pop	{r4, r5, r9, sl, lr}
    32ec:			; <UNDEFINED> instruction: 0xf7fd4070
    32f0:	svclt	0x0000bd11
    32f4:			; <UNDEFINED> instruction: 0x460db570
    32f8:	cmplt	r0, r6, lsl #12
    32fc:	ldmdblt	r2, {r1, fp, sp, lr}
    3300:	ldmvs	r2, {r0, r2, sp, lr, pc}
    3304:	ldmdavs	r4, {r1, r3, r4, r8, ip, sp, pc}
    3308:	mvnsle	r4, r5, lsr #5
    330c:			; <UNDEFINED> instruction: 0x4628bd70
    3310:	ldcl	7, cr15, [r4], #1012	; 0x3f4
    3314:	tstlt	r0, r2, lsl #12
    3318:	ldcne	8, cr6, [r1, #-8]!
    331c:	ldrtmi	r4, [r0], -fp, lsr #12
    3320:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3324:	svclt	0x0000e72a
    3328:			; <UNDEFINED> instruction: 0x460db570
    332c:	cmplt	r0, r6, lsl #12
    3330:	ldmdblt	r2, {r1, fp, sp, lr}
    3334:	ldmvs	r2, {r0, r2, sp, lr, pc}
    3338:	ldmdavs	r4, {r1, r3, r4, r8, ip, sp, pc}
    333c:	mvnsle	r4, r5, lsr #5
    3340:			; <UNDEFINED> instruction: 0x4628bd70
    3344:	mrc	7, 0, APSR_nzcv, cr10, cr13, {7}
    3348:	tstlt	r0, r2, lsl #12
    334c:	ldcne	8, cr6, [r1, #-8]!
    3350:	ldrtmi	r4, [r0], -fp, lsr #12
    3354:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    3358:	svclt	0x0000e710
    335c:	ldmdblt	r2!, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}^
    3360:	svclt	0x00be2900
    3364:			; <UNDEFINED> instruction: 0xf04f2000
    3368:	and	r4, r6, r0, lsl #2
    336c:	stmdacs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
    3370:			; <UNDEFINED> instruction: 0xf06fbf1c
    3374:			; <UNDEFINED> instruction: 0xf04f4100
    3378:			; <UNDEFINED> instruction: 0xf00030ff
    337c:			; <UNDEFINED> instruction: 0xf1adb857
    3380:	stmdb	sp!, {r3, sl, fp}^
    3384:	stmdbcs	r0, {r2, r9, sl, fp, lr, pc}
    3388:	blcs	39fb4 <strspn@plt+0x39020>
    338c:			; <UNDEFINED> instruction: 0xf000db1a
    3390:			; <UNDEFINED> instruction: 0xf8ddf853
    3394:	ldmib	sp, {r2, sp, lr, pc}^
    3398:	andlt	r2, r4, r2, lsl #6
    339c:	submi	r4, r0, #112, 14	; 0x1c00000
    33a0:	cmpeq	r1, r1, ror #22
    33a4:	blle	6cdfac <strspn@plt+0x6cd018>
    33a8:			; <UNDEFINED> instruction: 0xf846f000
    33ac:	ldrd	pc, [r4], -sp
    33b0:	movwcs	lr, #10717	; 0x29dd
    33b4:	submi	fp, r0, #4
    33b8:	cmpeq	r1, r1, ror #22
    33bc:	bl	18d3d0c <strspn@plt+0x18d2d78>
    33c0:	ldrbmi	r0, [r0, -r3, asr #6]!
    33c4:	bl	18d3d14 <strspn@plt+0x18d2d80>
    33c8:			; <UNDEFINED> instruction: 0xf0000343
    33cc:			; <UNDEFINED> instruction: 0xf8ddf835
    33d0:	ldmib	sp, {r2, sp, lr, pc}^
    33d4:	andlt	r2, r4, r2, lsl #6
    33d8:	bl	1853ce0 <strspn@plt+0x1852d4c>
    33dc:	ldrbmi	r0, [r0, -r1, asr #2]!
    33e0:	bl	18d3d30 <strspn@plt+0x18d2d9c>
    33e4:			; <UNDEFINED> instruction: 0xf0000343
    33e8:			; <UNDEFINED> instruction: 0xf8ddf827
    33ec:	ldmib	sp, {r2, sp, lr, pc}^
    33f0:	andlt	r2, r4, r2, lsl #6
    33f4:	bl	18d3d44 <strspn@plt+0x18d2db0>
    33f8:	ldrbmi	r0, [r0, -r3, asr #6]!
    33fc:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    3400:	svclt	0x00082900
    3404:	svclt	0x001c2800
    3408:	mvnscc	pc, pc, asr #32
    340c:	rscscc	pc, pc, pc, asr #32
    3410:	stmdalt	ip, {ip, sp, lr, pc}
    3414:	stfeqd	f7, [r8], {173}	; 0xad
    3418:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    341c:			; <UNDEFINED> instruction: 0xf80cf000
    3420:	ldrd	pc, [r4], -sp
    3424:	movwcs	lr, #10717	; 0x29dd
    3428:	ldrbmi	fp, [r0, -r4]!
    342c:			; <UNDEFINED> instruction: 0xf04fb502
    3430:			; <UNDEFINED> instruction: 0xf7fd0008
    3434:	stclt	12, cr14, [r2, #-304]	; 0xfffffed0
    3438:	svclt	0x00084299
    343c:	push	{r4, r7, r9, lr}
    3440:			; <UNDEFINED> instruction: 0x46044ff0
    3444:	andcs	fp, r0, r8, lsr pc
    3448:			; <UNDEFINED> instruction: 0xf8dd460d
    344c:	svclt	0x0038c024
    3450:	cmnle	fp, #1048576	; 0x100000
    3454:			; <UNDEFINED> instruction: 0x46994690
    3458:			; <UNDEFINED> instruction: 0xf283fab3
    345c:	rsbsle	r2, r0, r0, lsl #22
    3460:			; <UNDEFINED> instruction: 0xf385fab5
    3464:	rsble	r2, r8, r0, lsl #26
    3468:			; <UNDEFINED> instruction: 0xf1a21ad2
    346c:	blx	246cf4 <strspn@plt+0x245d60>
    3470:	blx	242080 <strspn@plt+0x2410ec>
    3474:			; <UNDEFINED> instruction: 0xf1c2f30e
    3478:	b	12c5100 <strspn@plt+0x12c416c>
    347c:	blx	a06090 <strspn@plt+0xa050fc>
    3480:	b	13000a4 <strspn@plt+0x12ff110>
    3484:	blx	206098 <strspn@plt+0x205104>
    3488:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    348c:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    3490:	andcs	fp, r0, ip, lsr pc
    3494:	movwle	r4, #42497	; 0xa601
    3498:	bl	fed0b4a4 <strspn@plt+0xfed0a510>
    349c:	blx	44cc <strspn@plt+0x3538>
    34a0:	blx	83f8e0 <strspn@plt+0x83e94c>
    34a4:	bl	19800c8 <strspn@plt+0x197f134>
    34a8:	tstmi	r9, #46137344	; 0x2c00000
    34ac:	bcs	136f4 <strspn@plt+0x12760>
    34b0:	b	13f75a8 <strspn@plt+0x13f6614>
    34b4:	b	13c5624 <strspn@plt+0x13c4690>
    34b8:	b	1205a2c <strspn@plt+0x1204a98>
    34bc:	ldrmi	r7, [r6], -fp, asr #17
    34c0:	bl	fed3b4f4 <strspn@plt+0xfed3a560>
    34c4:	bl	19440ec <strspn@plt+0x1943158>
    34c8:	ldmne	fp, {r0, r3, r9, fp}^
    34cc:	beq	2be1fc <strspn@plt+0x2bd268>
    34d0:			; <UNDEFINED> instruction: 0xf14a1c5c
    34d4:	cfsh32cc	mvfx0, mvfx1, #0
    34d8:	strbmi	sp, [sp, #-7]
    34dc:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    34e0:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    34e4:	adfccsz	f4, f1, #5.0
    34e8:	blx	177ccc <strspn@plt+0x176d38>
    34ec:	blx	941110 <strspn@plt+0x94017c>
    34f0:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    34f4:	vseleq.f32	s30, s28, s11
    34f8:	blx	949900 <strspn@plt+0x94896c>
    34fc:	b	110150c <strspn@plt+0x1100578>
    3500:			; <UNDEFINED> instruction: 0xf1a2040e
    3504:			; <UNDEFINED> instruction: 0xf1c20720
    3508:	blx	204d90 <strspn@plt+0x203dfc>
    350c:	blx	14011c <strspn@plt+0x13f188>
    3510:	blx	141134 <strspn@plt+0x1401a0>
    3514:	b	10ffd24 <strspn@plt+0x10fed90>
    3518:	blx	90413c <strspn@plt+0x9031a8>
    351c:	bl	1180d3c <strspn@plt+0x117fda8>
    3520:	teqmi	r3, #1073741824	; 0x40000000
    3524:	strbmi	r1, [r5], -r0, lsl #21
    3528:	tsteq	r3, r1, ror #22
    352c:	svceq	0x0000f1bc
    3530:	stmib	ip, {r0, ip, lr, pc}^
    3534:	pop	{r8, sl, lr}
    3538:	blx	fed27500 <strspn@plt+0xfed2656c>
    353c:	msrcc	CPSR_, #132, 6	; 0x10000002
    3540:	blx	fee3d390 <strspn@plt+0xfee3c3fc>
    3544:	blx	fed7ff6c <strspn@plt+0xfed7efd8>
    3548:	eorcc	pc, r0, #335544322	; 0x14000002
    354c:	orrle	r2, fp, r0, lsl #26
    3550:	svclt	0x0000e7f3
    3554:	mvnsmi	lr, #737280	; 0xb4000
    3558:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    355c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3560:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3564:	bl	fe6c1560 <strspn@plt+0xfe6c05cc>
    3568:	blne	1d94764 <strspn@plt+0x1d937d0>
    356c:	strhle	r1, [sl], -r6
    3570:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3574:	svccc	0x0004f855
    3578:	strbmi	r3, [sl], -r1, lsl #8
    357c:	ldrtmi	r4, [r8], -r1, asr #12
    3580:	adcmi	r4, r6, #152, 14	; 0x2600000
    3584:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3588:	svclt	0x000083f8
    358c:	ldrdeq	r0, [r1], -sl
    3590:	ldrdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    3594:	svclt	0x00004770
    3598:	tstcs	r0, r2, lsl #22
    359c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    35a0:	stcllt	7, cr15, [r0], #-1012	; 0xfffffc0c
    35a4:	andeq	r0, r1, r4, ror #20

Disassembly of section .fini:

000035a8 <.fini>:
    35a8:	push	{r3, lr}
    35ac:	pop	{r3, pc}
