((Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 1) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . OUTPUT) (Reg . 3) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 2) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr Num . 9) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr Num . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr Num . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 1) (Stat . OUTPUT) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Expr Num . 1) (Expr . DIV) (Reg . 3) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 8) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 3) (Reg . 2))
((Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr Num . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 3) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr Num . 10) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr Num . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr Num . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 3) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr Num . 4) (Reg . 2) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 3) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 3) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 3) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 3) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 1) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . OUTPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . DIV) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 9))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 3) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 3) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr Num . 8) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 3) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 3) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 1) (Expr . DIV) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 3) (Reg . 4))
((Stat . INPUT) (Reg . 0) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . OUTPUT) (Reg . 3) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 4) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 4) (Stat . INPUT) (Reg . 3) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr Num . 9) (Stat . INPUT) (Reg . 2) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 2) (Reg . 2))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr Num . 9) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Reg . 2) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 3) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . OUTPUT) (Expr Num . 6) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 2) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr Num . 4) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . DIV) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 3) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . ADD) (Reg . 2) (Reg . 2) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 4) (Reg . 0) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr Num . 9) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . DIV) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . INPUT) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 4) (Reg . 4) (Reg . 1) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Reg . 4) (Reg . 1) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 3) (Reg . 1) (Reg . 2) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 1) (Reg . 2) (Reg . 2) (Reg . 0) (Reg . 1) (Reg . 1))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 2) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . DIV) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 0) (Reg . 1) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 4) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 2) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Reg . 2) (Reg . 0) (Reg . 0) (Reg . 0) (Reg . 4) (Reg . 2) (Reg . 2) (Reg . 1) (Reg . 0) (Reg . 0) (Stat . LOAD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 1) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0))
((Stat . INPUT) (Reg . 1) (Stat . LOAD) (Reg . 4) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 1) (Reg . 4) (Reg . 4) (Reg . 3) (Stat . INPUT) (Reg . 2) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 4) (Expr Num . 9) (Stat . LOAD) (Reg . 1) (Reg . 1) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 1) (Reg . 0) (Reg . 1) (Reg . 1) (Stat . OUTPUT) (Expr . DIV) (Reg . 0) (Reg . 4) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 3) (Expr . ADD) (Reg . 1) (Expr . ADD) (Reg . 2) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 2) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr . ADD) (Reg . 2) (Expr . DIV) (Reg . 0) (Reg . 4) (Reg . 0) (Reg . 0) (Stat . INPUT) (Reg . 0) (Stat . LOAD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Reg . 0) (Expr . ADD) (Expr Num . 9) (Reg . 0))
