# Boolean Arithmetic
In this porject, I implemented the sequential logic chips: [Register](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Register.hdl), [RAM](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/RAM.hdl), and a [Program Counter](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/PC.hdl), in 
Hardware Description Language. To Implement these chips I used D Flip Flops as a primitive and basic and arithmetic chips I implemented previously.

## Key Takeaways:


## Circuit Diagrams:

### Bit
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/Bit.png)
### Register
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/Register.png)
### RAM8
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/RAM8.png)
### RAM64
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/RAM64.png)
### RAM512
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/RAM512.png)
### RAM4K
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/RAN4K.png)
### RAM16K
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/RAM16K.png)
### PC
![](https://github.com/jordanvieler/The_Elements_of_Computing_Systems/blob/main/Sequential_Logic/Images/PC.png)

