<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 13.3 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf -ucf
XUPV5system.ucf

</twCmdLine><twDesign>system.ncd</twDesign><twDesignPath>system.ncd</twDesignPath><twPCF>system.pcf</twPCF><twPcfPath>system.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx110t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2011-10-03, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK_125 = PERIOD &quot;clk_125_eth&quot; 7900 ps HIGH 50 %;" ScopeName="">TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>172209</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3909</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.822</twMinPer></twConstHead><twPathRptBanner iPaths="107" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_packet_payload_60 (SLICE_X87Y75.A2), 107 paths
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.078</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_10</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_60</twDest><twTotPathDel>7.610</twTotPathDel><twClkSkew dest = "1.257" src = "1.387">0.130</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_10</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_60</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X70Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X70Y45.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;12&gt;</twComp><twBEL>E2M/EC/tx_read_len_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y46.D1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>E2M/EC/tx_read_len&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>N526</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux000034</twComp><twBEL>E2M/EC/tx_packet_payload_60_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>E2M/EC/tx_packet_payload_60_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;62&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_60_mux0000101</twBEL><twBEL>E2M/EC/tx_packet_payload_60</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>6.758</twRouteDel><twTotDel>7.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.188</twSlack><twSrc BELType="FF">E2M/EC/tx_read_len_11</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_60</twDest><twTotPathDel>7.500</twTotPathDel><twClkSkew dest = "1.257" src = "1.387">0.130</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_read_len_11</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_60</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X70Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X70Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_read_len&lt;12&gt;</twComp><twBEL>E2M/EC/tx_read_len_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y46.D2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>E2M/EC/tx_read_len&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y46.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;6&gt;</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y46.B1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.705</twDelInfo><twComp>N526</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y46.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len_cmp_eq0000177</twComp><twBEL>E2M/EC/tx_read_len_cmp_eq0000195</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y57.C2</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">1.706</twDelInfo><twComp>E2M/EC/tx_state_and0001</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux000034</twComp><twBEL>E2M/EC/tx_packet_payload_60_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>E2M/EC/tx_packet_payload_60_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;62&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_60_mux0000101</twBEL><twBEL>E2M/EC/tx_packet_payload_60</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>6.648</twRouteDel><twTotDel>7.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.318</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_14</twSrc><twDest BELType="FF">E2M/EC/tx_packet_payload_60</twDest><twTotPathDel>7.410</twTotPathDel><twClkSkew dest = "1.257" src = "1.347">0.090</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_14</twSrc><twDest BELType='FF'>E2M/EC/tx_packet_payload_60</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X68Y53.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X68Y53.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;15&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_14</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y53.D1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.273</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y53.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_state_cmp_eq002770</twComp><twBEL>E2M/EC/tx_state_cmp_eq002770</twBEL></twPathDel><twPathDel><twSite>SLICE_X72Y53.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>E2M/EC/tx_state_cmp_eq002770</twComp></twPathDel><twPathDel><twSite>SLICE_X72Y53.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N217</twComp><twBEL>E2M/EC/tx_state_cmp_eq0027260</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y57.C6</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.025</twDelInfo><twComp>E2M/EC/tx_state_cmp_eq0027</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y57.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N305</twComp><twBEL>E2M/EC/N305</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>91</twFanCnt><twDelInfo twEdge="twRising">2.692</twDelInfo><twComp>E2M/EC/N305</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_packet_payload_56_mux000034</twComp><twBEL>E2M/EC/tx_packet_payload_60_mux000034</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y75.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.754</twDelInfo><twComp>E2M/EC/tx_packet_payload_60_mux000034</twComp></twPathDel><twPathDel><twSite>SLICE_X87Y75.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/EC/tx_packet_payload&lt;62&gt;</twComp><twBEL>E2M/EC/tx_packet_payload_60_mux0000101</twBEL><twBEL>E2M/EC/tx_packet_payload_60</twBEL></twPathDel><twLogDel>0.873</twLogDel><twRouteDel>6.537</twRouteDel><twTotDel>7.410</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>11.8</twPctLog><twPctRoute>88.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="412" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_18 (SLICE_X90Y38.D1), 412 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.089</twSlack><twSrc BELType="FF">E2M/EC/rx_header_buffer_len_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_18</twDest><twTotPathDel>7.743</twTotPathDel><twClkSkew dest = "1.477" src = "1.463">-0.014</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_header_buffer_len_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_18</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X105Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X105Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_len_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>E2M/EC/rx_header_buffer_len&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_and0015135</twComp><twBEL>E2M/EC/rx_state_and0015135</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>E2M/EC/rx_state_and0015135</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>E2M/EC/rx_state_and00191</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>E2M/EC/rx_state_and0019</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;18&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_18</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>6.500</twRouteDel><twTotDel>7.743</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.099</twSlack><twSrc BELType="FF">E2M/EC/rx_header_buffer_len_4</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_18</twDest><twTotPathDel>7.733</twTotPathDel><twClkSkew dest = "1.477" src = "1.463">-0.014</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_header_buffer_len_4</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_18</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X105Y63.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X105Y63.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_header_buffer_len&lt;6&gt;</twComp><twBEL>E2M/EC/rx_header_buffer_len_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X105Y64.D1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.039</twDelInfo><twComp>E2M/EC/rx_header_buffer_len&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X105Y64.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_and0015135</twComp><twBEL>E2M/EC/rx_state_and0015135</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y62.B2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.970</twDelInfo><twComp>E2M/EC/rx_state_and0015135</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y62.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/tx_data_0_i&lt;7&gt;</twComp><twBEL>E2M/EC/rx_state_and00191</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A6</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>E2M/EC/rx_state_and0019</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_G</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;18&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_18</twBEL></twPathDel><twLogDel>1.246</twLogDel><twRouteDel>6.487</twRouteDel><twTotDel>7.733</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.154</twSlack><twSrc BELType="FF">E2M/EC/rx_SA_reg_value_12</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_18</twDest><twTotPathDel>7.727</twTotPathDel><twClkSkew dest = "1.477" src = "1.414">-0.063</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/rx_SA_reg_value_12</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_18</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X97Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;15&gt;</twComp><twBEL>E2M/EC/rx_SA_reg_value_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y76.B1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.066</twDelInfo><twComp>E2M/EC/rx_SA_reg_value&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0004</twComp><twBEL>E2M/EC/rx_state_cmp_gt00041</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y76.A5</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0004</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0004</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>E2M/EC/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;18&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_18</twBEL></twPathDel><twLogDel>1.243</twLogDel><twRouteDel>6.484</twRouteDel><twTotDel>7.727</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>16.1</twPctLog><twPctRoute>83.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1297" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_len_8 (SLICE_X83Y54.D1), 1297 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.090</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_7</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_8</twDest><twTotPathDel>7.745</twTotPathDel><twClkSkew dest = "0.553" src = "0.536">-0.017</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_7</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_8</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X70Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X70Y51.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;8&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.D4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.384</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;7&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/softResetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;8&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twLogDel>2.448</twLogDel><twRouteDel>5.297</twRouteDel><twTotDel>7.745</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>31.6</twPctLog><twPctRoute>68.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.175</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_1</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_8</twDest><twTotPathDel>7.687</twTotPathDel><twClkSkew dest = "0.553" src = "0.509">-0.044</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_1</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_8</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X71Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X71Y51.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.B5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_lut&lt;1&gt;_INV_0</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/softResetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;8&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twLogDel>2.651</twLogDel><twRouteDel>5.036</twRouteDel><twTotDel>7.687</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.179</twSlack><twSrc BELType="FF">E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_len_8</twDest><twTotPathDel>7.683</twTotPathDel><twClkSkew dest = "0.553" src = "0.509">-0.044</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/EC/tx_curr_bytes_left_0</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_len_8</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X71Y51.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X71Y51.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y47.A5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.772</twDelInfo><twComp>E2M/EC/tx_curr_bytes_left&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y47.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp><twBEL>E2M/EC/tx_curr_bytes_left&lt;0&gt;_rt.1</twBEL><twBEL>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y48.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y48.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.010</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>E2M/EC/Msub__sub0001_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y54.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>E2M/EC/softResetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/Msub__sub0001_cy&lt;31&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y51.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.207</twDelInfo><twComp>E2M/EC/_sub0001&lt;28&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y51.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut&lt;5&gt;</twBEL><twBEL>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X73Y48.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.423</twDelInfo><twComp>E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X73Y48.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/tx_read_len&lt;9&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X83Y54.D1</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>E2M/EC/N55</twComp></twPathDel><twPathDel><twSite>SLICE_X83Y54.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_len&lt;8&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_len_mux0000&lt;8&gt;</twBEL><twBEL>E2M/EC/tx_header_buffer_len_8</twBEL></twPathDel><twLogDel>2.667</twLogDel><twRouteDel>5.016</twRouteDel><twTotDel>7.683</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>34.7</twPctLog><twPctRoute>65.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL4), 1 path
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">E2M/EC/ethToFifoData_4</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.440</twTotPathDel><twClkSkew dest = "0.762" src = "0.569">-0.193</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/ethToFifoData_4</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;6&gt;</twComp><twBEL>E2M/EC/ethToFifoData_4</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.DIADIL4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.312</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.312</twRouteDel><twTotDel>0.440</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l (RAMB36_X3Y6.DIADIU3), 1 path
</twPathRptBanner><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3</twSrc><twDest BELType="RAM">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twTotPathDel>0.439</twTotPathDel><twClkSkew dest = "0.771" src = "0.589">-0.182</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="22"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3</twSrc><twDest BELType='RAM'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X91Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y34.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y6.DIADIU3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.311</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_data_bram&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y6.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.311</twRouteDel><twTotDel>0.439</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>29.2</twPctLog><twPctRoute>70.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">E2M/EC/ethToFifoData_0</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.443</twTotPathDel><twClkSkew dest = "0.762" src = "0.599">-0.163</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/ethToFifoData_0</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X90Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;3&gt;</twComp><twBEL>E2M/EC/ethToFifoData_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.315</twDelInfo><twComp>E2M/EC/ethToFifoData&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.315</twRouteDel><twTotDel>0.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="31"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP &quot;clk_125_eth&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="32" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="GMII_GTX_CLK_0_OBUF/SR" logResource="E2M/emac_ll/v5_emac_block_inst/gmii0/gmii_tx_clk_oddr/SR" locationPin="OLOGIC_X1Y211.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="33" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR" logResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_EN/SR" locationPin="OLOGIC_X2Y48.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Tospwh" slack="5.500" period="7.900" constraintValue="3.950" deviceLimit="1.200" physResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR" logResource="E2M/emac_ll/v5_emac_block_inst/gmii0/GMII_TX_ER/SR" locationPin="OLOGIC_X2Y49.SR" clockNet="E2M/delayCtrl0Reset&lt;12&gt;"/></twPinLimitRpt></twConst><twConst anchorID="35" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_CLK_200 = PERIOD &quot;clk_200&quot; 4900 ps HIGH 50 %;" ScopeName="">TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.054</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.055</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.769</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>4.900</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.135" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.076</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_200</twSrcClk><twPathDel><twSite>SLICE_X58Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y62.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.439</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.769</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>57.1</twPctLog><twPctRoute>42.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X58Y62.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.486</twSlack><twSrc BELType="FF">E2M/delayCtrl0Reset_0</twSrc><twDest BELType="FF">E2M/delayCtrl0Reset_1</twDest><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/delayCtrl0Reset_0</twSrc><twDest BELType='FF'>E2M/delayCtrl0Reset_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twSrcClk><twPathDel><twSite>SLICE_X58Y62.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y62.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.303</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y62.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.231</twDelInfo><twComp>E2M/delayCtrl0Reset&lt;3&gt;</twComp><twBEL>E2M/delayCtrl0Reset_1</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="4.900">clk_200</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="40"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP &quot;clk_200&quot; 4.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="41" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X58Y62.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="42" type="MINHIGHPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_0/SR" locationPin="SLICE_X58Y62.SR" clockNet="E2M/hardResetClockLockLow_inv"/><twPinLimit anchorID="43" type="MINLOWPULSE" name="Trpw" slack="3.846" period="4.900" constraintValue="2.450" deviceLimit="0.527" physResource="E2M/delayCtrl0Reset&lt;3&gt;/SR" logResource="E2M/delayCtrl0Reset_1/SR" locationPin="SLICE_X58Y62.SR" clockNet="E2M/hardResetClockLockLow_inv"/></twPinLimitRpt></twConst><twConst anchorID="44" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_CLK_USER_INTERFACE = PERIOD &quot;clk_user_interface&quot; 5888 ps HIGH 50 %;" ScopeName="">TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twConstName><twItemCnt>2945</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>456</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.051</twMinPer></twConstHead><twPathRptBanner iPaths="15" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/currState_0 (SLICE_X53Y44.A2), 15 paths
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.837</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_11</twSrc><twDest BELType="FF">tm/currState_0</twDest><twTotPathDel>4.761</twTotPathDel><twClkSkew dest = "1.204" src = "1.416">0.212</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_11</twSrc><twDest BELType='FF'>tm/currState_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteReq</twComp><twBEL>tm/outputMemoryWriteReq_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>tm/outputMemoryWriteReq_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>tm/currState&lt;0&gt;</twComp><twBEL>tm/currState_mux0000&lt;2&gt;1</twBEL><twBEL>tm/currState_0</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>3.909</twRouteDel><twTotDel>4.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>17.9</twPctLog><twPctRoute>82.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.032</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_9</twSrc><twDest BELType="FF">tm/currState_0</twDest><twTotPathDel>4.572</twTotPathDel><twClkSkew dest = "1.204" src = "1.410">0.206</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_9</twSrc><twDest BELType='FF'>tm/currState_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;9&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteReq</twComp><twBEL>tm/outputMemoryWriteReq_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>tm/outputMemoryWriteReq_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>tm/currState&lt;0&gt;</twComp><twBEL>tm/currState_mux0000&lt;2&gt;1</twBEL><twBEL>tm/currState_0</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>3.720</twRouteDel><twTotDel>4.572</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>18.6</twPctLog><twPctRoute>81.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.155</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_12</twSrc><twDest BELType="FF">tm/currState_0</twDest><twTotPathDel>4.443</twTotPathDel><twClkSkew dest = "1.204" src = "1.416">0.212</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_12</twSrc><twDest BELType='FF'>tm/currState_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X69Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y41.A6</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y41.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteReq</twComp><twBEL>tm/outputMemoryWriteReq_mux00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y44.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.727</twDelInfo><twComp>tm/outputMemoryWriteReq_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y44.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>tm/currState&lt;0&gt;</twComp><twBEL>tm/currState_mux0000&lt;2&gt;1</twBEL><twBEL>tm/currState_0</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>3.685</twRouteDel><twTotDel>4.443</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/outputMemoryWriteAdd_0 (SLICE_X69Y29.A2), 20 paths
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.989</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_11</twSrc><twDest BELType="FF">tm/outputMemoryWriteAdd_0</twDest><twTotPathDel>4.799</twTotPathDel><twClkSkew dest = "0.114" src = "0.136">0.022</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_11</twSrc><twDest BELType='FF'>tm/outputMemoryWriteAdd_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>N929</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>tm/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;12&gt;1</twBEL><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>3.853</twRouteDel><twTotDel>4.799</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.184</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_9</twSrc><twDest BELType="FF">tm/outputMemoryWriteAdd_0</twDest><twTotPathDel>4.610</twTotPathDel><twClkSkew dest = "0.114" src = "0.130">0.016</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_9</twSrc><twDest BELType='FF'>tm/outputMemoryWriteAdd_0</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;9&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>N929</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>tm/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;12&gt;1</twBEL><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twLogDel>0.946</twLogDel><twRouteDel>3.664</twRouteDel><twTotDel>4.610</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.307</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_12</twSrc><twDest BELType="FF">tm/outputMemoryWriteAdd_0</twDest><twTotPathDel>4.481</twTotPathDel><twClkSkew dest = "0.114" src = "0.136">0.022</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_12</twSrc><twDest BELType='FF'>tm/outputMemoryWriteAdd_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>N929</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>tm/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;12&gt;1</twBEL><twBEL>tm/outputMemoryWriteAdd_0</twBEL></twPathDel><twLogDel>0.852</twLogDel><twRouteDel>3.629</twRouteDel><twTotDel>4.481</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="20" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/outputMemoryWriteAdd_1 (SLICE_X69Y29.B2), 20 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.991</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_11</twSrc><twDest BELType="FF">tm/outputMemoryWriteAdd_1</twDest><twTotPathDel>4.797</twTotPathDel><twClkSkew dest = "0.114" src = "0.136">0.022</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_11</twSrc><twDest BELType='FF'>tm/outputMemoryWriteAdd_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y32.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.C3</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.098</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>N929</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>tm/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;11&gt;1</twBEL><twBEL>tm/outputMemoryWriteAdd_1</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>3.850</twRouteDel><twTotDel>4.797</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>19.7</twPctLog><twPctRoute>80.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.186</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_9</twSrc><twDest BELType="FF">tm/outputMemoryWriteAdd_1</twDest><twTotPathDel>4.608</twTotPathDel><twClkSkew dest = "0.114" src = "0.130">0.016</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_9</twSrc><twDest BELType='FF'>tm/outputMemoryWriteAdd_1</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X69Y31.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y31.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;9&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.C5</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.367</twDelInfo><twComp>N96</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>N929</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>tm/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;11&gt;1</twBEL><twBEL>tm/outputMemoryWriteAdd_1</twBEL></twPathDel><twLogDel>0.947</twLogDel><twRouteDel>3.661</twRouteDel><twTotDel>4.608</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>20.6</twPctLog><twPctRoute>79.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.309</twSlack><twSrc BELType="FF">tm/outputMemoryWriteAdd_12</twSrc><twDest BELType="FF">tm/outputMemoryWriteAdd_1</twDest><twTotPathDel>4.479</twTotPathDel><twClkSkew dest = "0.114" src = "0.136">0.022</twClkSkew><twDelConst>5.888</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.139" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.078</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/outputMemoryWriteAdd_12</twSrc><twDest BELType='FF'>tm/outputMemoryWriteAdd_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X69Y32.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X69Y32.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y38.B2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.241</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N96</twComp><twBEL>tm/outputMemoryWriteData_not00011</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>tm/N21</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/currState_cmp_eq00081</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y38.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp></twPathDel><twPathDel><twSite>SLICE_X68Y38.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/currState_cmp_eq0008</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1_SW3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y37.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.738</twDelInfo><twComp>N929</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y37.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;5&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y29.B2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>tm/N0</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y29.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.027</twDelInfo><twComp>tm/outputMemoryWriteAdd&lt;2&gt;</twComp><twBEL>tm/outputMemoryWriteAdd_mux0000&lt;11&gt;1</twBEL><twBEL>tm/outputMemoryWriteAdd_1</twBEL></twPathDel><twLogDel>0.853</twLogDel><twRouteDel>3.626</twRouteDel><twTotDel>4.479</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/inputMemoryReadReq (SLICE_X47Y45.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.477</twSlack><twSrc BELType="FF">tm/inputDone</twSrc><twDest BELType="FF">tm/inputMemoryReadReq</twDest><twTotPathDel>0.477</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/inputDone</twSrc><twDest BELType='FF'>tm/inputMemoryReadReq</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X47Y45.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/inputDone</twComp><twBEL>tm/inputDone</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y45.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.260</twDelInfo><twComp>tm/inputDone</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y45.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.197</twDelInfo><twComp>tm/inputDone</twComp><twBEL>tm/inputMemoryReadReq_mux00001</twBEL><twBEL>tm/inputMemoryReadReq</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.260</twRouteDel><twTotDel>0.477</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/paramCount (SLICE_X57Y41.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">tm/paramCount</twSrc><twDest BELType="FF">tm/paramCount</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/paramCount</twSrc><twDest BELType='FF'>tm/paramCount</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X57Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X57Y41.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/paramCount</twComp><twBEL>tm/paramCount</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y41.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>tm/paramCount</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X57Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>tm/paramCount</twComp><twBEL>tm/paramCount_mux0000</twBEL><twBEL>tm/paramCount</twBEL></twPathDel><twLogDel>0.308</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point tm/register32Address_6 (SLICE_X63Y65.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.480</twSlack><twSrc BELType="FF">tm/register32Address_6</twSrc><twDest BELType="FF">tm/register32Address_6</twDest><twTotPathDel>0.480</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>tm/register32Address_6</twSrc><twDest BELType='FF'>tm/register32Address_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y65.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X63Y65.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>tm/register32Address&lt;6&gt;</twComp><twBEL>tm/register32Address_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X63Y65.CX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.172</twDelInfo><twComp>tm/register32Address&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X63Y65.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.106</twDelInfo><twComp>tm/register32Address&lt;6&gt;</twComp><twBEL>tm/register32Address_mux0000&lt;1&gt;</twBEL><twBEL>tm/register32Address_6</twBEL></twPathDel><twLogDel>0.308</twLogDel><twRouteDel>0.172</twRouteDel><twTotDel>0.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>64.2</twPctLog><twPctRoute>35.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="69"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP &quot;clk_user_interface&quot; 5.888 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="70" type="MINPERIOD" name="Trper_CLKA" slack="3.666" period="5.888" constraintValue="5.888" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X3Y8.CLKARDCLKL" clockNet="clk_user_interface"/><twPinLimit anchorID="71" type="MINPERIOD" name="Trper_CLKA" slack="3.666" period="5.888" constraintValue="5.888" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" logResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAU" locationPin="RAMB36_X3Y8.CLKARDCLKU" clockNet="clk_user_interface"/><twPinLimit anchorID="72" type="MINPERIOD" name="Trper_CLKA" slack="3.666" period="5.888" constraintValue="5.888" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" logResource="E2M/EC/memOutputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SDP.SINGLE_PRIM36.TDP/CLKAL" locationPin="RAMB36_X3Y7.CLKARDCLKL" clockNet="clk_user_interface"/></twPinLimitRpt></twConst><twConst anchorID="73" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="TIMESPEC TS_sysACE_clk_o = PERIOD &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50 %;" ScopeName="">TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twConstName><twItemCnt>10</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>9</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.222</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.ENBWRENL), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.291</twSlack><twSrc BELType="FF">E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.821</twTotPathDel><twClkSkew dest = "0.721" src = "0.663">-0.058</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACEToFifoWrite</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X99Y86.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.ENBWRENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trcck_WREN</twDelType><twDelInfo twEdge="twRising">0.478</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.928</twLogDel><twRouteDel>0.893</twRouteDel><twTotDel>1.821</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL2), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.409</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.720</twTotPathDel><twClkSkew dest = "0.721" src = "0.646">-0.075</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_2</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y87.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_2</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.907</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL3), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>28.522</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>1.607</twTotPathDel><twClkSkew dest = "0.721" src = "0.646">-0.075</twClkSkew><twDelConst>30.200</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.282" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.146</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_3</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y87.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_3</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.794</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.813</twLogDel><twRouteDel>0.794</twRouteDel><twTotDel>1.607</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.6</twPctLog><twPctRoute>49.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y17.ENARDENL), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.266</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.762" src = "0.587">-0.175</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.CLKARDCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>4.3</twPctLog><twPctRoute>95.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.280</twSlack><twSrc BELType="FF">E2M/EC/fifoToSysACERead</twSrc><twDest BELType="RAM">E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twTotPathDel>0.441</twTotPathDel><twClkSkew dest = "0.748" src = "0.587">-0.161</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27"><twSrc BELType='FF'>E2M/EC/fifoToSysACERead</twSrc><twDest BELType='RAM'>E2M/EC/EthToSysACEFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X90Y88.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X90Y88.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp><twBEL>E2M/EC/fifoToSysACERead</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y17.ENARDENL</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.422</twDelInfo><twComp>E2M/EC/fifoToSysACERead</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y17.REGCLKARDRCLKL</twSite><twDelType>Trckc_RDEN</twDelType><twDelInfo twEdge="twFalling">-0.395</twDelInfo><twComp>E2M/EC/EthToSysACEFifo/FIFO18_inst</twComp><twBEL>E2M/EC/EthToSysACEFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.019</twLogDel><twRouteDel>0.422</twRouteDel><twTotDel>0.441</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>4.3</twPctLog><twPctRoute>95.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL5), 1 path
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.519</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.693</twTotPathDel><twClkSkew dest = "0.775" src = "0.601">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_5</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X93Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X93Y87.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;6&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_5</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.565</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.128</twLogDel><twRouteDel>0.565</twRouteDel><twTotDel>0.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>18.5</twPctLog><twPctRoute>81.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIBDIL0), 1 path
</twPathRptBanner><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.544</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>0.718</twTotPathDel><twClkSkew dest = "0.775" src = "0.601">-0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>E2M/EC/sysACE_MPADD_0</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X92Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X92Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.433</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;3&gt;</twComp><twBEL>E2M/EC/sysACE_MPADD_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIBDIL0</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.571</twDelInfo><twComp>E2M/EC/sysACE_MPADD&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twFalling">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.571</twRouteDel><twTotDel>0.718</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>20.5</twPctLog><twPctRoute>79.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="88"><twPinLimitBanner>Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP &quot;sysACE_clk_o&quot; 30.2 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="89" type="MINPERIOD" name="Trper_WRCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" logResource="E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK" locationPin="RAMB36_X3Y16.CLKBWRCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="90" type="MINPERIOD" name="Trper_RDCLK" slack="27.978" period="30.200" constraintValue="30.200" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" logResource="E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK" locationPin="RAMB36_X3Y17.CLKARDCLKL" clockNet="E2M/EC/sysACE_clk_o"/><twPinLimit anchorID="91" type="MINLOWPULSE" name="Tcl" slack="29.382" period="30.200" constraintValue="15.100" deviceLimit="0.409" physResource="E2M/EC/sysACECounter&lt;1&gt;/CLK" logResource="E2M/EC/sysACECounter_1/CK" locationPin="SLICE_X86Y84.CLK" clockNet="E2M/EC/sysACE_clk_o"/></twPinLimitRpt></twConst><twConst anchorID="92" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_sysACE_WE = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPWE&quot; 23.44 ns DATAPATHONLY;" ScopeName="">TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.670</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathFromToDelay"><twSlack>19.770</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twTotPathDel>3.670</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X98Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.286</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.934</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.384</twLogDel><twRouteDel>1.286</twRouteDel><twTotDel>3.670</twTotDel><twPctLog>65.0</twPctLog><twPctRoute>35.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPWE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPWE (R9.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="95"><twSlack>3.374</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPWE</twSrc><twDest BELType="PAD">sysACE_MPWE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPWE</twSrc><twDest BELType='PAD'>sysACE_MPWE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y87.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X98Y87.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp><twBEL>E2M/EC/sysACE_MPWE</twBEL></twPathDel><twPathDel><twSite>R9.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.183</twDelInfo><twComp>E2M/EC/sysACE_MPWE</twComp></twPathDel><twPathDel><twSite>R9.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.777</twDelInfo><twComp>sysACE_MPWE</twComp><twBEL>sysACE_MPWE_OBUF</twBEL><twBEL>sysACE_MPWE</twBEL></twPathDel><twLogDel>2.191</twLogDel><twRouteDel>1.183</twRouteDel><twTotDel>3.374</twTotDel><twPctLog>64.9</twPctLog><twPctRoute>35.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="96" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_sysACE_OE = FROM &quot;sysACE_clk_o&quot; TO &quot;sysACE_MPOE&quot; 23.44 ns DATAPATHONLY;" ScopeName="">TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;         23.44 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.874</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathFromToDelay"><twSlack>19.566</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twTotPathDel>3.874</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>23.440</twDelConst><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X98Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.471</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.953</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.403</twLogDel><twRouteDel>1.471</twRouteDel><twTotDel>3.874</twTotDel><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP &quot;sysACE_clk_o&quot; TO TIMEGRP &quot;sysACE_MPOE&quot;
        23.44 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sysACE_MPOE (N8.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="99"><twSlack>3.560</twSlack><twSrc BELType="FF">E2M/EC/sysACE_MPOE</twSrc><twDest BELType="PAD">sysACE_MPOE</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>E2M/EC/sysACE_MPOE</twSrc><twDest BELType='PAD'>sysACE_MPOE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y91.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>SLICE_X98Y91.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp><twBEL>E2M/EC/sysACE_MPOE</twBEL></twPathDel><twPathDel><twSite>N8.O</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.353</twDelInfo><twComp>E2M/EC/sysACE_MPOE</twComp></twPathDel><twPathDel><twSite>N8.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">1.793</twDelInfo><twComp>sysACE_MPOE</twComp><twBEL>sysACE_MPOE_OBUF</twBEL><twBEL>sysACE_MPOE</twBEL></twPathDel><twLogDel>2.207</twLogDel><twRouteDel>1.353</twRouteDel><twTotDel>3.560</twTotDel><twPctLog>62.0</twPctLog><twPctRoute>38.0</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="100" twConstType="PATHDELAY" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_sysACE_MPDATAIN = FROM &quot;sysACE_MPDATA&quot; TO &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;" ScopeName="">TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP         &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.847</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL12), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathFromToDelay"><twSlack>0.313</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.847</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;12&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>J5.PAD</twSrcSite><twPathDel><twSite>J5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.922</twDelInfo><twComp>sysACE_MPDATA&lt;12&gt;</twComp><twBEL>sysACE_MPDATA&lt;12&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B12/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.264</twLogDel><twRouteDel>1.583</twRouteDel><twTotDel>2.847</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL9), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathFromToDelay"><twSlack>0.334</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.826</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;9&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L5.PAD</twSrcSite><twPathDel><twSite>L5.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.905</twDelInfo><twComp>sysACE_MPDATA&lt;9&gt;</twComp><twBEL>sysACE_MPDATA&lt;9&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B9/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.579</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.247</twLogDel><twRouteDel>1.579</twRouteDel><twTotDel>2.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL10), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathFromToDelay"><twSlack>0.340</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twTotPathDel>2.820</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>3.160</twDelConst><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;10&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>L4.PAD</twSrcSite><twPathDel><twSite>L4.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.912</twDelInfo><twComp>sysACE_MPDATA&lt;10&gt;</twComp><twBEL>sysACE_MPDATA&lt;10&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B10/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.566</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trdck_DI</twDelType><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>1.254</twLogDel><twRouteDel>1.566</twRouteDel><twTotDel>2.820</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP &quot;sysACE_MPDATA&quot; TO TIMEGRP
        &quot;sysACE_clk_o&quot; 3.16 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X99Y86.A6), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="107"><twSlack>1.474</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACEToFifoWrite</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACEToFifoWrite</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y86.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.723</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y86.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/EC/sysACEToFifoWrite</twComp><twBEL>E2M/EC/sysACEToFifoWrite_mux00001</twBEL><twBEL>E2M/EC/sysACEToFifoWrite</twBEL></twPathDel><twLogDel>0.751</twLogDel><twRouteDel>0.723</twRouteDel><twTotDel>1.474</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X99Y87.D6), 1 path
</twPathRptBanner><twRacePath anchorID="108"><twSlack>1.631</twSlack><twSrc BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType="FF">E2M/EC/sysACE_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twSrc><twDest BELType='FF'>E2M/EC/sysACE_state_FSM_FFd1</twDest><twLogLvls>1</twLogLvls><twSrcSite>RAMB36_X3Y16.CLKBWRCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twSrcClk><twPathDel><twSite>RAMB36_X3Y16.FULL</twSite><twDelType>Trcko_FULL</twDelType><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y87.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.878</twDelInfo><twComp>E2M/EC/fromSysACEFifoFull</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y87.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/EC/sysACE_state_FSM_FFd1</twComp><twBEL>E2M/EC/sysACE_state_FSM_FFd1-In1</twBEL><twBEL>E2M/EC/sysACE_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.753</twLogDel><twRouteDel>0.878</twRouteDel><twTotDel>1.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.200">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y16.DIADIL0), 1 path
</twPathRptBanner><twRacePath anchorID="109"><twSlack>1.720</twSlack><twSrc BELType="PAD">sysACE_MPDATA&lt;0&gt;</twSrc><twDest BELType="RAM">E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='PAD'>sysACE_MPDATA&lt;0&gt;</twSrc><twDest BELType='RAM'>E2M/EC/SysACEToEthFifo/FIFO18_inst</twDest><twLogLvls>1</twLogLvls><twSrcSite>P9.PAD</twSrcSite><twPathDel><twSite>P9.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.835</twDelInfo><twComp>sysACE_MPDATA&lt;0&gt;</twComp><twBEL>sysACE_MPDATA&lt;0&gt;</twBEL><twBEL>E2M/EC/sysACEIO/IOBUF_B0/IBUF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X3Y16.DIADIL0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.171</twDelInfo><twComp>E2M/EC/sysACE_MPDATA_Out&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X3Y16.CLKBWRCLKL</twSite><twDelType>Trckd_DI</twDelType><twDelInfo twEdge="twRising">-0.286</twDelInfo><twComp>E2M/EC/SysACEToEthFifo/FIFO18_inst</twComp><twBEL>E2M/EC/SysACEToEthFifo/FIFO18_inst</twBEL></twPathDel><twLogDel>0.549</twLogDel><twRouteDel>1.171</twRouteDel><twTotDel>1.720</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">E2M/EC/sysACE_clk_o</twDestClk><twPctLog>31.9</twPctLog><twPctRoute>68.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="110" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Emac0_clk_phy_rx0 = PERIOD &quot;Emac0_clk_phy_rx0&quot; 7900 ps HIGH 50 %;" ScopeName="">TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twConstName><twItemCnt>1872</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>437</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.235</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.665</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.287</twTotPathDel><twClkSkew dest = "1.598" src = "1.511">-0.087</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y192.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y192.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.520</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.520</twRouteDel><twTotDel>7.287</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.5</twPctLog><twPctRoute>89.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.932</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>7.026</twTotPathDel><twClkSkew dest = "1.598" src = "1.505">-0.093</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y186.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y186.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXER</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.259</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_ERROR</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>6.259</twRouteDel><twTotDel>7.026</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.251</twSlack><twSrc BELType="FF">E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType="CPU">E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twTotPathDel>6.699</twTotPathDel><twClkSkew dest = "1.598" src = "1.513">-0.085</twClkSkew><twDelConst>7.900</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="24"><twSrc BELType='FF'>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twSrc><twDest BELType='CPU'>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X0Y195.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>ILOGIC_X0Y195.Q1</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3</twBEL></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXD3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.932</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>TEMAC_X0Y0.PHYEMAC0RXCLK</twSite><twDelType>Tmacdck_RXD</twDelType><twDelInfo twEdge="twRising">0.250</twDelInfo><twComp>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twComp><twBEL>E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>5.932</twRouteDel><twTotDel>6.699</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>11.4</twPctLog><twPctRoute>88.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4 (SLICE_X76Y115.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="117"><twConstPath anchorID="118" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.457</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4</twDest><twTotPathDel>0.467</twTotPathDel><twClkSkew dest = "0.149" src = "0.139">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X77Y115.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_4</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.467</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1 (SLICE_X76Y114.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="119"><twConstPath anchorID="120" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.459</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1</twDest><twTotPathDel>0.469</twTotPathDel><twClkSkew dest = "0.146" src = "0.136">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X77Y114.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.297</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.297</twRouteDel><twTotDel>0.469</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0 (SLICE_X76Y114.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="121"><twConstPath anchorID="122" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.463</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0</twDest><twTotPathDel>0.473</twTotPathDel><twClkSkew dest = "0.146" src = "0.136">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X77Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X77Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X76Y114.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.295</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X76Y114.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_0</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.473</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="123"><twPinLimitBanner>Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP &quot;Emac0_clk_phy_rx0&quot; 7.9 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="124" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL" locationPin="RAMB36_X2Y24.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="125" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL" locationPin="RAMB36_X2Y24.REGCLKARDRCLKL" clockNet="E2M/gmii_rx_clk_delay"/><twPinLimit anchorID="126" type="MINPERIOD" name="Trper_CLKA" slack="5.678" period="7.900" constraintValue="7.900" deviceLimit="2.222" freqLimit="450.045" physResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" logResource="E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL" locationPin="RAMB36_X2Y23.CLKARDCLKL" clockNet="E2M/gmii_rx_clk_delay"/></twPinLimitRpt></twConst><twConst anchorID="127" twConstType="PATHDELAY" ><twConstHead uID="9"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_rd_to_wr_0 = FROM &quot;tx_fifo_rd_to_wr_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>7</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>7</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.116</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X96Y35.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathFromToDelay"><twSlack>6.884</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twTotPathDel>1.116</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X97Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y35.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.684</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y35.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.018</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog</twBEL></twPathDel><twLogDel>0.432</twLogDel><twRouteDel>0.684</twRouteDel><twTotDel>1.116</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X92Y33.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathFromToDelay"><twSlack>7.053</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twTotPathDel>0.947</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X92Y33.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1</twComp></twPathDel><twPathDel><twSite>SLICE_X92Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.488</twRouteDel><twTotDel>0.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>48.5</twPctLog><twPctRoute>51.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X96Y22.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathFromToDelay"><twSlack>7.058</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twTotPathDel>0.942</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y23.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y22.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y22.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.012</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twLogDel>0.459</twLogDel><twRouteDel>0.483</twRouteDel><twTotDel>0.942</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>48.7</twPctLog><twPctRoute>51.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_rd_to_wr_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X87Y24.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="134"><twSlack>0.483</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y24.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y24.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.483</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (SLICE_X97Y44.A4), 1 path
</twPathRptBanner><twRacePath anchorID="135"><twSlack>0.547</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X97Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X97Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y44.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.330</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y44.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog</twBEL></twPathDel><twLogDel>0.217</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X89Y24.D4), 1 path
</twPathRptBanner><twRacePath anchorID="136"><twSlack>0.556</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X89Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X89Y24.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X89Y24.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X89Y24.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.195</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog</twBEL></twPathDel><twLogDel>0.219</twLogDel><twRouteDel>0.337</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="137" twConstType="PATHDELAY" ><twConstHead uID="10"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_wr_to_rd_0 = FROM &quot;tx_fifo_wr_to_rd_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.784</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X85Y45.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathFromToDelay"><twSlack>5.216</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twTotPathDel>2.784</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.146</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y45.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>1.359</twLogDel><twRouteDel>1.425</twRouteDel><twTotDel>2.784</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X85Y43.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathFromToDelay"><twSlack>6.305</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twTotPathDel>1.695</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.901</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.570</twLogDel><twRouteDel>1.125</twRouteDel><twTotDel>1.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>33.6</twPctLog><twPctRoute>66.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y33.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathFromToDelay"><twSlack>6.606</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twTotPathDel>1.394</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.942</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y33.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.942</twRouteDel><twTotDel>1.394</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;tx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X99Y33.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="144"><twSlack>1.061</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X85Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y33.DX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.866</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X99Y33.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.866</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>18.4</twPctLog><twPctRoute>81.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X85Y43.A5), 1 path
</twPathRptBanner><twRacePath anchorID="145"><twSlack>1.338</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X85Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.B4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.828</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X85Y43.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y43.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.206</twDelInfo><twComp>N16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y43.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.197</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1</twBEL></twPathDel><twLogDel>0.304</twLogDel><twRouteDel>1.034</twRouteDel><twTotDel>1.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X85Y45.SR), 1 path
</twPathRptBanner><twRacePath anchorID="146"><twSlack>2.266</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X85Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X85Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X84Y44.A3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.054</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X84Y44.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X85Y45.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.257</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X85Y45.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.208</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy</twBEL></twPathDel><twLogDel>0.955</twLogDel><twRouteDel>1.311</twRouteDel><twTotDel>2.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>42.1</twPctLog><twPctRoute>57.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="147" twConstType="PATHDELAY" ><twConstHead uID="11"><twConstName UCFConstName="TIMESPEC ts_tx_meta_protect_0 = FROM &quot;tx_metastable_0&quot; 5 ns DATAPATHONLY;" ScopeName="">ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns         DATAPATHONLY;</twConstName><twItemCnt>170</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>82</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.776</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7 (SLICE_X100Y26.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathFromToDelay"><twSlack>1.224</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_7</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>3.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8 (SLICE_X100Y26.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="150"><twConstPath anchorID="151" twDataPathType="twDataPathFromToDelay"><twSlack>1.224</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_8</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>3.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9 (SLICE_X100Y26.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="152"><twConstPath anchorID="153" twDataPathType="twDataPathFromToDelay"><twSlack>1.224</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twDest><twTotPathDel>3.776</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X101Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X101Y33.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twBEL></twPathDel><twPathDel><twSite>SLICE_X101Y33.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.547</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo</twComp></twPathDel><twPathDel><twSite>SLICE_X101Y33.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd8</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y29.A3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.792</twDelInfo><twComp>N01</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;2&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y36.A6</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.788</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y26.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y26.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr&lt;10&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_9</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>2.818</twRouteDel><twTotDel>3.776</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>25.4</twPctLog><twPctRoute>74.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;tx_metastable_0&quot; 5 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync (SLICE_X96Y22.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="154"><twSlack>0.476</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y22.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y22.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.285</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twLogDel>0.191</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>40.1</twPctLog><twPctRoute>59.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (SLICE_X96Y20.B6), 1 path
</twPathRptBanner><twRacePath anchorID="155"><twSlack>0.609</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X98Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X98Y21.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y20.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y20.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;9&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor&lt;11&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9</twBEL></twPathDel><twLogDel>0.321</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>0.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>52.7</twPctLog><twPctRoute>47.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4 (SLICE_X96Y19.A6), 1 path
</twPathRptBanner><twRacePath anchorID="156"><twSlack>0.619</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X96Y21.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y21.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y19.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y19.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.097</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut&lt;4&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy&lt;7&gt;</twBEL><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_4</twBEL></twPathDel><twLogDel>0.336</twLogDel><twRouteDel>0.283</twRouteDel><twTotDel>0.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>54.3</twPctLog><twPctRoute>45.7</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="157" twConstType="PATHDELAY" ><twConstHead uID="12"><twConstName UCFConstName="TIMESPEC TS_tx_fifo_addr_0 = FROM &quot;tx_addr_rd_0&quot; TO &quot;tx_addr_wr_0&quot; 10 ns;" ScopeName="">TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP         &quot;tx_addr_wr_0&quot; 10 ns;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.395</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1 (SLICE_X99Y19.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="158"><twConstPath anchorID="159" twDataPathType="twDataPathFromToDelay"><twSlack>8.605</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twTotPathDel>1.223</twTotPathDel><twClkSkew dest = "0.626" src = "0.716">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y19.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.763</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.011</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_1</twBEL></twPathDel><twLogDel>0.460</twLogDel><twRouteDel>0.763</twRouteDel><twTotDel>1.223</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>37.6</twPctLog><twPctRoute>62.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2 (SLICE_X99Y19.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="160"><twConstPath anchorID="161" twDataPathType="twDataPathFromToDelay"><twSlack>8.631</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twTotPathDel>1.197</twTotPathDel><twClkSkew dest = "0.626" src = "0.716">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y19.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y19.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_2</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.722</twRouteDel><twTotDel>1.197</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.7</twPctLog><twPctRoute>60.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0 (SLICE_X99Y19.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="162"><twConstPath anchorID="163" twDataPathType="twDataPathFromToDelay"><twSlack>8.640</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twTotPathDel>1.188</twTotPathDel><twClkSkew dest = "0.626" src = "0.716">0.090</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.147" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.082</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X100Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X100Y19.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X99Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.725</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X99Y19.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">-0.008</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_0</twBEL></twPathDel><twLogDel>0.463</twLogDel><twRouteDel>0.725</twRouteDel><twTotDel>1.188</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP &quot;tx_addr_rd_0&quot; TO TIMEGRP
        &quot;tx_addr_wr_0&quot; 10 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X98Y21.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="164"><twSlack>0.457</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twClkSkew dest = "0.185" src = "0.142">0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y21.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.500</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>39.0</twPctLog><twPctRoute>61.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X96Y21.BX), 1 path
</twPathRptBanner><twRacePath anchorID="165"><twSlack>0.558</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twClkSkew dest = "0.682" src = "0.659">0.023</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X98Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X98Y23.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X96Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.581</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>29.6</twPctLog><twPctRoute>70.4</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X98Y21.CX), 1 path
</twPathRptBanner><twRacePath anchorID="166"><twSlack>0.566</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twClkSkew dest = "0.185" src = "0.142">0.043</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X99Y23.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y21.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.413</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.413</twRouteDel><twTotDel>0.609</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>32.2</twPctLog><twPctRoute>67.8</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="167" twConstType="PATHDELAY" ><twConstHead uID="13"><twConstName UCFConstName="TIMESPEC TS_rx_fifo_wr_to_rd_0 = FROM &quot;rx_fifo_wr_to_rd_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.245</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X71Y99.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="168"><twConstPath anchorID="169" twDataPathType="twDataPathFromToDelay"><twSlack>6.755</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twTotPathDel>1.245</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X75Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel><twSite>SLICE_X71Y99.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.452</twLogDel><twRouteDel>0.793</twRouteDel><twTotDel>1.245</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>36.3</twPctLog><twPctRoute>63.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_wr_to_rd_0&quot; TO TIMEGRP
        &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X71Y99.DX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="170"><twSlack>0.925</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X75Y108.CLK</twSrcSite><twSrcClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X75Y108.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y99.DX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.730</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y99.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.730</twRouteDel><twTotDel>0.925</twTotDel><twDestClk twEdge ="twRising">clk_125_eth</twDestClk><twPctLog>21.1</twPctLog><twPctRoute>78.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="171" twConstType="PATHDELAY" ><twConstHead uID="14"><twConstName UCFConstName="TIMESPEC TS_rx_fifo_rd_to_wr_0 = FROM &quot;rx_fifo_rd_to_wr_0&quot; TO &quot;clk_125_eth&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP &quot;rx_fifo_rd_to_wr_0&quot; TO TIMEGRP         &quot;clk_125_eth&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="172" twConstType="PATHDELAY" ><twConstHead uID="15"><twConstName UCFConstName="TIMESPEC ts_rx_meta_protect_0 = FROM &quot;rx_metastable_0&quot; 5 ns;" ScopeName="">ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.133</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2 (SLICE_X69Y114.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="173"><twConstPath anchorID="174" twDataPathType="twDataPathFromToDelay"><twSlack>3.867</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twTotPathDel>1.096</twTotPathDel><twClkSkew dest = "0.132" src = "0.134">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X68Y112.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_2</twBEL></twPathDel><twLogDel>0.475</twLogDel><twRouteDel>0.621</twRouteDel><twTotDel>1.096</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3 (SLICE_X69Y114.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="175"><twConstPath anchorID="176" twDataPathType="twDataPathFromToDelay"><twSlack>4.003</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twTotPathDel>0.960</twTotPathDel><twClkSkew dest = "0.132" src = "0.134">0.002</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X68Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X68Y112.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X69Y114.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X69Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_3</twBEL></twPathDel><twLogDel>0.473</twLogDel><twRouteDel>0.487</twRouteDel><twTotDel>0.960</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>49.3</twPctLog><twPctRoute>50.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X70Y114.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="177"><twConstPath anchorID="178" twDataPathType="twDataPathFromToDelay"><twSlack>4.010</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twDest><twTotPathDel>0.947</twTotPathDel><twClkSkew dest = "0.162" src = "0.170">0.008</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X70Y113.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X70Y113.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y114.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.493</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X70Y114.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.004</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;7&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6</twBEL></twPathDel><twLogDel>0.454</twLogDel><twRouteDel>0.493</twRouteDel><twTotDel>0.947</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP &quot;rx_metastable_0&quot; 5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9 (SLICE_X70Y115.BX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="179"><twSlack>0.448</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twClkSkew dest = "0.178" src = "0.141">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X71Y115.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.231</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_9</twBEL></twPathDel><twLogDel>0.183</twLogDel><twRouteDel>0.302</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>37.7</twPctLog><twPctRoute>62.3</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X70Y115.CX), 1 path
</twPathRptBanner><twRacePath anchorID="180"><twSlack>0.448</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twClkSkew dest = "0.178" src = "0.141">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X71Y115.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.218</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10</twBEL></twPathDel><twLogDel>0.196</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.485</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.4</twPctLog><twPctRoute>59.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X70Y115.DX), 1 path
</twPathRptBanner><twRacePath anchorID="181"><twSlack>0.458</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twClkSkew dest = "0.178" src = "0.141">0.037</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y115.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twSrcClk><twPathDel><twSite>SLICE_X71Y115.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y115.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.219</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11</twBEL></twPathDel><twLogDel>0.195</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.495</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>39.4</twPctLog><twPctRoute>60.6</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="182" twConstType="PATHDELAY" ><twConstHead uID="16"><twConstName UCFConstName="TIMESPEC &quot;TS_userRunClearToggle&quot; = FROM &quot;userRunSetTogCS&quot; TO &quot;userRunSetTogUS&quot; 8000 ps DATAPATHONLY;" ScopeName="">TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP         &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.974</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X58Y55.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathFromToDelay"><twSlack>6.026</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twTotPathDel>1.974</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X58Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.749</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.452</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y55.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.201</twRouteDel><twTotDel>1.974</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>39.2</twPctLog><twPctRoute>60.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X58Y53.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathFromToDelay"><twSlack>6.093</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twTotPathDel>1.907</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X58Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.597</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y53.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.229</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.773</twLogDel><twRouteDel>1.134</twRouteDel><twTotDel>1.907</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP &quot;userRunSetTogCS&quot; TO TIMEGRP
        &quot;userRunSetTogUS&quot; 8 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X58Y53.CE), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="187"><twSlack>1.590</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userRunRegisterUserSide</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userRunRegisterUserSide</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X58Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y56.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.494</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y56.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp><twBEL>E2M/EC/userRunRegisterUserSide_xor00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y53.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide_xor0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y53.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userRunRegisterUserSide</twComp><twBEL>E2M/EC/userRunRegisterUserSide</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.043</twRouteDel><twTotDel>1.590</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>34.4</twPctLog><twPctRoute>65.6</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/userLogicReset (SLICE_X58Y55.CE), 1 path
</twPathRptBanner><twRacePath anchorID="188"><twSlack>1.652</twSlack><twSrc BELType="FF">E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType="FF">E2M/EC/userLogicReset</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/EC/userRunRegisterSetToggleUserSide_0</twSrc><twDest BELType='FF'>E2M/EC/userLogicReset</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X58Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twSrcClk><twPathDel><twSite>SLICE_X58Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;1&gt;</twComp><twBEL>E2M/EC/userRunRegisterSetToggleUserSide_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y56.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.689</twDelInfo><twComp>E2M/EC/userRunRegisterSetToggleUserSide&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y56.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.087</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp><twBEL>E2M/EC/userLogicReset_not000111</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y55.CE</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>E2M/EC/userLogicReset_not0001</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y55.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twRising">0.046</twDelInfo><twComp>E2M/EC/userLogicReset</twComp><twBEL>E2M/EC/userLogicReset</twBEL></twPathDel><twLogDel>0.547</twLogDel><twRouteDel>1.105</twRouteDel><twTotDel>1.652</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.888">clk_user_interface</twDestClk><twPctLog>33.1</twPctLog><twPctRoute>66.9</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="189" twConstType="PATHDELAY" ><twConstHead uID="17"><twConstName UCFConstName="TIMESPEC TS_hard_reset_IG = FROM &quot;hard_reset&quot; TO  FFS 8000 ps DATAPATHONLY;" ScopeName="">TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns         DATAPATHONLY;</twConstName><twItemCnt>12163</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3285</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>7.930</twMaxDel></twConstHead><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_18 (SLICE_X90Y38.D1), 24 paths
</twPathRptBanner><twPathRpt anchorID="190"><twConstPath anchorID="191" twDataPathType="twDataPathFromToDelay"><twSlack>0.070</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_18</twDest><twTotPathDel>7.930</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;18&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_18</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>6.875</twRouteDel><twTotDel>7.930</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.3</twPctLog><twPctRoute>86.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="192"><twConstPath anchorID="193" twDataPathType="twDataPathFromToDelay"><twSlack>0.080</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_18</twDest><twTotPathDel>7.920</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_G</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;18&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_18</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>6.862</twRouteDel><twTotDel>7.920</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="194"><twConstPath anchorID="195" twDataPathType="twDataPathFromToDelay"><twSlack>0.196</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_18</twDest><twTotPathDel>7.804</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_18</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0004</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>E2M/EC/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.484</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;18&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;18&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_18</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>6.655</twRouteDel><twTotDel>7.804</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>14.7</twPctLog><twPctRoute>85.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="24" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_26 (SLICE_X91Y38.D1), 24 paths
</twPathRptBanner><twPathRpt anchorID="196"><twConstPath anchorID="197" twDataPathType="twDataPathFromToDelay"><twSlack>0.108</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_26</twDest><twTotPathDel>7.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_26</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;26&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;26&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_26</twBEL></twPathDel><twLogDel>1.055</twLogDel><twRouteDel>6.837</twRouteDel><twTotDel>7.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="198"><twConstPath anchorID="199" twDataPathType="twDataPathFromToDelay"><twSlack>0.118</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_26</twDest><twTotPathDel>7.882</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_26</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.C3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.400</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_G</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;26&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;26&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_26</twBEL></twPathDel><twLogDel>1.058</twLogDel><twRouteDel>6.824</twRouteDel><twTotDel>7.882</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.4</twPctLog><twPctRoute>86.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="200"><twConstPath anchorID="201" twDataPathType="twDataPathFromToDelay"><twSlack>0.234</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_26</twDest><twTotPathDel>7.766</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_26</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0004</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>E2M/EC/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X90Y48.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.413</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X90Y48.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>E2M/EC/N01</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11_F</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y38.D1</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.446</twDelInfo><twComp>E2M/EC/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y38.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;26&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;26&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_26</twBEL></twPathDel><twLogDel>1.149</twLogDel><twRouteDel>6.617</twRouteDel><twTotDel>7.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/EC/tx_header_buffer_src_add_27 (SLICE_X88Y39.A1), 23 paths
</twPathRptBanner><twPathRpt anchorID="202"><twConstPath anchorID="203" twDataPathType="twDataPathFromToDelay"><twSlack>0.157</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_27</twDest><twTotPathDel>7.843</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A2</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">3.133</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>E2M/EC/N13</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>E2M/EC/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;30&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;27&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_27</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>6.885</twRouteDel><twTotDel>7.843</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.2</twPctLog><twPctRoute>87.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="204"><twConstPath anchorID="205" twDataPathType="twDataPathFromToDelay"><twSlack>0.283</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_27</twDest><twTotPathDel>7.717</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_27</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">1.502</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/rx_state_cmp_gt0004</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;1111</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y61.A3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.411</twDelInfo><twComp>E2M/EC/N222</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y61.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N521</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>N521</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>E2M/EC/N13</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>E2M/EC/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;30&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;27&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_27</twBEL></twPathDel><twLogDel>1.052</twLogDel><twRouteDel>6.665</twRouteDel><twTotDel>7.717</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>13.6</twPctLog><twPctRoute>86.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="206"><twConstPath anchorID="207" twDataPathType="twDataPathFromToDelay"><twSlack>0.423</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType="FF">E2M/EC/tx_header_buffer_src_add_27</twDest><twTotPathDel>7.577</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twSrc><twDest BELType='FF'>E2M/EC/tx_header_buffer_src_add_27</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X91Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X91Y80.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X96Y65.D2</twSite><twDelType>net</twDelType><twFanCnt>154</twFanCnt><twDelInfo twEdge="twRising">3.091</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_src_rdy_n</twComp></twPathDel><twPathDel><twSite>SLICE_X96Y65.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N3321</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115111</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y60.C6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.621</twDelInfo><twComp>E2M/EC/N3321</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y60.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>E2M/EC/N296</twComp><twBEL>E2M/EC/tx_header_buffer_dest_add_mux0000&lt;0&gt;115139</twBEL></twPathDel><twPathDel><twSite>SLICE_X91Y44.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.594</twDelInfo><twComp>E2M/EC/N296</twComp></twPathDel><twPathDel><twSite>SLICE_X91Y44.AMUX</twSite><twDelType>Taxa</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>E2M/EC/N13</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;11&gt;536</twBEL></twPathDel><twPathDel><twSite>SLICE_X88Y39.A1</twSite><twDelType>net</twDelType><twFanCnt>24</twFanCnt><twDelInfo twEdge="twRising">1.313</twDelInfo><twComp>E2M/EC/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X88Y39.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.007</twDelInfo><twComp>E2M/EC/tx_header_buffer_src_add&lt;30&gt;</twComp><twBEL>E2M/EC/tx_header_buffer_src_add_mux0000&lt;27&gt;1</twBEL><twBEL>E2M/EC/tx_header_buffer_src_add_27</twBEL></twPathDel><twLogDel>0.958</twLogDel><twRouteDel>6.619</twRouteDel><twTotDel>7.577</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>12.6</twPctLog><twPctRoute>87.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP &quot;hard_reset&quot; TO TIMEGRP &quot;FFS&quot; 8 ns
        DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay (SLICE_X97Y22.AX), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="208"><twSlack>0.361</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X96Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X96Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twBEL></twPathDel><twPathDel><twSite>SLICE_X97Y22.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.157</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_sync</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X97Y22.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog_delay</twBEL></twPathDel><twLogDel>0.204</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.361</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.900">clk_125_eth</twDestClk><twPctLog>56.5</twPctLog><twPctRoute>43.5</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1 (SLICE_X68Y112.BX), 1 path
</twPathRptBanner><twRacePath anchorID="209"><twSlack>0.451</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y112.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X71Y112.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X68Y112.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X68Y112.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.242</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;3&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_1</twBEL></twPathDel><twLogDel>0.172</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.451</twTotDel><twDestClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>38.1</twPctLog><twPctRoute>61.9</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (SLICE_X71Y115.AX), 1 path
</twPathRptBanner><twRacePath anchorID="210"><twSlack>0.457</twSlack><twSrc BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType="FF">E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8</twSrc><twDest BELType='FF'>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X71Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_125_eth</twSrcClk><twPathDel><twSite>SLICE_X71Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X71Y115.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X71Y115.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.229</twDelInfo><twComp>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync&lt;11&gt;</twComp><twBEL>E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8</twBEL></twPathDel><twLogDel>0.185</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.457</twTotDel><twDestClk twEdge ="twRising">E2M/gmii_rx_clk_delay</twDestClk><twPctLog>40.5</twPctLog><twPctRoute>59.5</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twUnmetConstCnt anchorID="211">0</twUnmetConstCnt><twDataSheet anchorID="212" twNameLen="17"><twSUH2ClkList anchorID="213" twDestWidth="17" twPhaseWidth="19"><twDest>sysACE_CLK</twDest><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;0&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-1.000</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.776</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;1&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.970</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.749</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;2&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.916</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.703</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;3&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.908</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.696</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;4&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.790</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.583</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;5&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.883</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.670</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;6&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.696</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.496</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;7&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.695</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.496</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;8&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.685</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.486</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;9&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.655</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.461</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;10&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.661</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.467</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;11&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.663</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.469</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;12&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.634</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.444</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;13&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.901</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.687</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;14&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.736</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.536</twH2ClkTime></twSUHTime></twSUH2Clk><twSUH2Clk ><twSrc>sysACE_MPDATA&lt;15&gt;</twSrc><twSUHTime twInternalClk ="E2M/EC/sysACE_clk_o" twClkPhase ="0.000" ><twSU2ClkTime twEdge="twRising" twCrnrFst="f">-0.864</twSU2ClkTime><twH2ClkTime twEdge="twRising" twCrnrFst="f">3.655</twH2ClkTime></twSUHTime></twSUH2Clk></twSUH2ClkList><twClk2OutList anchorID="214" twDestWidth="11" twPhaseWidth="19"><twSrc>sysACE_CLK</twSrc><twClk2Out  twOutPad = "sysACE_MPOE" twMinTime = "7.036" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.275" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "sysACE_MPWE" twMinTime = "6.850" twMinCrnr="f" twMinEdge ="twRising" twMaxTime = "9.076" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="E2M/EC/sysACE_clk_o" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="215" twDestWidth="13"><twDest>CLK_100</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>7.930</twRiseRise><twRiseFall>4.773</twRiseFall></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>1.245</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="216" twDestWidth="13"><twDest>GMII_RX_CLK_0</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>0.936</twRiseRise></twClk2SU><twClk2SU><twSrc>GMII_RX_CLK_0</twSrc><twRiseRise>7.235</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="217" twDestWidth="10"><twDest>sysACE_CLK</twDest><twClk2SU><twSrc>CLK_100</twSrc><twRiseRise>5.517</twRiseRise></twClk2SU><twClk2SU><twSrc>sysACE_CLK</twSrc><twRiseRise>4.631</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="218"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>189428</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>12364</twConnCnt></twConstCov><twStats anchorID="219"><twMinPer>7.930</twMinPer><twFootnote number="1" /><twMaxFreq>126.103</twMaxFreq><twMaxFromToDel>7.930</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Nov 12 20:57:54 2013 </twTimestamp></twFoot><twClientInfo anchorID="220"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 477 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
