// Seed: 525435747
module module_0 (
    output id_0,
    output id_1,
    output logic id_2,
    input logic id_3,
    input id_4
);
  assign id_0 = 1;
  assign id_0 = id_4;
  always @(posedge 1 or posedge id_4(id_3, !id_4)) id_0 = 1;
  assign id_2 = 1;
  assign id_2 = (1);
  assign id_1 = id_3;
  assign id_0 = id_4;
  reg id_5;
  always @(posedge 1) id_5 <= 1;
  assign id_1 = 1;
  type_9(
      1, id_4
  );
  logic id_6;
  assign id_5 = 1;
endmodule
