Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Jun 22 18:05:18 2025
| Host         : James running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file MicroBlaze_wrapper_timing_summary_routed.rpt -pb MicroBlaze_wrapper_timing_summary_routed.pb -rpx MicroBlaze_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : MicroBlaze_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-2   Critical Warning  Invalid primary clock source pin                    1           
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      5           
TIMING-7   Critical Warning  No common node between related clocks               5           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
TIMING-16  Warning           Large setup violation                               1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.814    -4794.670                   2601                11088        0.020        0.000                      0                11088        1.100        0.000                       0                  4044  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
MicroBlaze_i/clk_wiz_0/inst/clk_in1  {0.000 2.500}        5.000           200.000         
  clk_out1_MicroBlaze_clk_wiz_0_0    {0.000 31.250}       62.500          16.000          
  clkfbout_MicroBlaze_clk_wiz_0_0    {0.000 2.500}        5.000           200.000         
clk1Mhz                              {0.000 500.000}      1000.000        1.000           
clk_fpga_0                           {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MicroBlaze_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    1.100        0.000                       0                     1  
  clk_out1_MicroBlaze_clk_wiz_0_0         23.325        0.000                      0                  303        0.213        0.000                      0                  303       30.750        0.000                       0                   269  
  clkfbout_MicroBlaze_clk_wiz_0_0                                                                                                                                                      2.845        0.000                       0                     3  
clk1Mhz                                  984.665        0.000                      0                 1854        0.075        0.000                      0                 1854      499.500        0.000                       0                   592  
clk_fpga_0                                -5.814    -4619.650                   2523                 8455        0.020        0.000                      0                 8455        1.520        0.000                       0                  3179  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk1Mhz                          clk_out1_MicroBlaze_clk_wiz_0_0       58.453        0.000                      0                    3        0.112        0.000                      0                    3  
clk_out1_MicroBlaze_clk_wiz_0_0  clk1Mhz                               21.997        0.000                      0                  432       30.745        0.000                      0                  432  
clk_fpga_0                       clk1Mhz                               -2.659     -158.655                     66                   98        0.180        0.000                      0                   98  
clk_out1_MicroBlaze_clk_wiz_0_0  clk_fpga_0                            -0.260       -1.935                     12                   12        0.682        0.000                      0                   12  
clk1Mhz                          clk_fpga_0                            -2.248      -28.086                     44                  119        0.882        0.000                      0                  119  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                       From Clock                       To Clock                       
----------                       ----------                       --------                       
(none)                           clkfbout_MicroBlaze_clk_wiz_0_0                                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1
  To Clock:  MicroBlaze_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MicroBlaze_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       23.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.325ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.667ns  (logic 2.686ns (35.034%)  route 4.981ns (64.966%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.850     2.963    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X24Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.087    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.620    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.286 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.902     5.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X25Y96         LUT4 (Prop_lut4_I1_O)        0.307     5.495 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.571     6.066    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X25Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.190 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.766     6.956    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X25Y97         LUT4 (Prop_lut4_I2_O)        0.150     7.106 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.951     8.058    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X27Y97         LUT6 (Prop_lut6_I2_O)        0.326     8.384 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1/O
                         net (fo=2, routed)           0.940     9.324    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[6]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.842    
                         clock uncertainty           -0.089    32.753    
    SLICE_X26Y91         FDRE (Setup_fdre_C_D)       -0.105    32.648    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]
  -------------------------------------------------------------------
                         required time                         32.648    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 23.325    

Slack (MET) :             23.406ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.625ns  (logic 2.458ns (32.236%)  route 5.167ns (67.764%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 32.736 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.850     2.963    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X24Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.087    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.620    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.286 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.902     5.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X25Y96         LUT4 (Prop_lut4_I1_O)        0.307     5.495 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.571     6.066    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X25Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.190 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.766     6.956    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.080 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           1.109     8.190    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X22Y99         LUT5 (Prop_lut5_I3_O)        0.124     8.314 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2/O
                         net (fo=2, routed)           0.968     9.282    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_2_n_0
    SLICE_X26Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.486    32.736    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.840    
                         clock uncertainty           -0.089    32.751    
    SLICE_X26Y88         FDRE (Setup_fdre_C_D)       -0.064    32.687    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]
  -------------------------------------------------------------------
                         required time                         32.687    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                 23.406    

Slack (MET) :             23.421ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.605ns  (logic 2.981ns (39.198%)  route 4.624ns (60.802%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 32.790 - 31.250 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715     1.715    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.518     2.233 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.684     2.917    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.124     3.041 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.041    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.573 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.573    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.687    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.801 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.915 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.915    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.029 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.029    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.143 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.143    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.257 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.257    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.479 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.858     5.337    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.299     5.636 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.041    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.165 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.110    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.152     7.262 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.063     8.325    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.326     8.651 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.669     9.320    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X2Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.540    32.790    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X2Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.931    
                         clock uncertainty           -0.089    32.842    
    SLICE_X2Y91          FDRE (Setup_fdre_C_D)       -0.102    32.740    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.740    
                         arrival time                          -9.320    
  -------------------------------------------------------------------
                         slack                                 23.421    

Slack (MET) :             23.505ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.492ns  (logic 2.458ns (32.810%)  route 5.034ns (67.190%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.850     2.963    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X24Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.087    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.620    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.286 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.902     5.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X25Y96         LUT4 (Prop_lut4_I1_O)        0.307     5.495 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.571     6.066    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X25Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.190 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.766     6.956    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.080 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.722     7.802    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X22Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.926 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1/O
                         net (fo=2, routed)           1.222     9.149    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[8]_i_1_n_0
    SLICE_X26Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.842    
                         clock uncertainty           -0.089    32.753    
    SLICE_X26Y92         FDRE (Setup_fdre_C_D)       -0.100    32.653    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                         32.653    
                         arrival time                          -9.149    
  -------------------------------------------------------------------
                         slack                                 23.505    

Slack (MET) :             23.506ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.518ns  (logic 2.981ns (39.651%)  route 4.537ns (60.349%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 32.789 - 31.250 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715     1.715    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.518     2.233 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.684     2.917    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.124     3.041 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.041    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.573 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.573    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.687    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.801 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.915 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.915    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.029 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.029    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.143 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.143    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.257 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.257    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.479 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.858     5.337    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.299     5.636 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.041    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.165 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.110    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.152     7.262 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.762     8.023    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I2_O)        0.326     8.349 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1/O
                         net (fo=2, routed)           0.884     9.233    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[4]_i_1_n_0
    SLICE_X2Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.539    32.789    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X2Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.930    
                         clock uncertainty           -0.089    32.841    
    SLICE_X2Y90          FDRE (Setup_fdre_C_D)       -0.102    32.739    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[4]
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                          -9.233    
  -------------------------------------------------------------------
                         slack                                 23.506    

Slack (MET) :             23.530ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 2.686ns (35.977%)  route 4.780ns (64.023%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.489ns = ( 32.739 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.850     2.963    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X24Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.087    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.620    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.286 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.902     5.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X25Y96         LUT4 (Prop_lut4_I1_O)        0.307     5.495 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.571     6.066    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X25Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.190 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.766     6.956    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X25Y97         LUT4 (Prop_lut4_I2_O)        0.150     7.106 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.623     7.730    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X25Y98         LUT6 (Prop_lut6_I2_O)        0.326     8.056 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           1.067     9.123    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    32.739    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.843    
                         clock uncertainty           -0.089    32.754    
    SLICE_X26Y93         FDRE (Setup_fdre_C_D)       -0.102    32.652    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                         32.652    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 23.530    

Slack (MET) :             23.571ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.453ns  (logic 2.981ns (39.997%)  route 4.472ns (60.003%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.539ns = ( 32.789 - 31.250 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715     1.715    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.518     2.233 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.684     2.917    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.124     3.041 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.041    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.573 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.573    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.687    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.801 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.915 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.915    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.029 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.029    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.143 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.143    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.257 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.257    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.479 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.858     5.337    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.299     5.636 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.041    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.165 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.110    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.152     7.262 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.718     7.980    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.326     8.306 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1/O
                         net (fo=2, routed)           0.862     9.168    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[3]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.539    32.789    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.930    
                         clock uncertainty           -0.089    32.841    
    SLICE_X3Y90          FDRE (Setup_fdre_C_D)       -0.102    32.739    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                         32.739    
                         arrival time                          -9.168    
  -------------------------------------------------------------------
                         slack                                 23.571    

Slack (MET) :             23.600ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.469ns  (logic 2.981ns (39.912%)  route 4.488ns (60.088%))
  Logic Levels:           13  (CARRY4=8 LUT1=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.540ns = ( 32.790 - 31.250 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.715     1.715    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y90          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.518     2.233 f  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]/Q
                         net (fo=7, routed)           0.684     2.917    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[1]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.124     3.041 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4/O
                         net (fo=1, routed)           0.000     3.041    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_i_4_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.573 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.573    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.687 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.687    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__0_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.801 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.801    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__1_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.915 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.915    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__2_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.029 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.029    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__3_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.143 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.143    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__4_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.257 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.257    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__5_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.479 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0_carry__6/O[0]
                         net (fo=1, routed)           0.858     5.337    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter0[29]
    SLICE_X3Y97          LUT4 (Prop_lut4_I0_O)        0.299     5.636 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14/O
                         net (fo=1, routed)           0.405     6.041    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_14_n_0
    SLICE_X3Y96          LUT6 (Prop_lut6_I0_O)        0.124     6.165 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10/O
                         net (fo=2, routed)           0.944     7.110    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[11]_i_10_n_0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.152     7.262 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2/O
                         net (fo=8, routed)           1.063     8.325    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_2_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I4_O)        0.326     8.651 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1/O
                         net (fo=2, routed)           0.533     9.184    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[2]_i_1_n_0
    SLICE_X3Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.540    32.790    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.141    32.931    
                         clock uncertainty           -0.089    32.842    
    SLICE_X3Y91          FDRE (Setup_fdre_C_D)       -0.058    32.784    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                         32.784    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                 23.600    

Slack (MET) :             23.609ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 2.458ns (33.145%)  route 4.958ns (66.855%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 32.732 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.850     2.963    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X24Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.087    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.620    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.286 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.902     5.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X25Y96         LUT4 (Prop_lut4_I1_O)        0.307     5.495 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.571     6.066    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X25Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.190 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.766     6.956    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X25Y97         LUT3 (Prop_lut3_I0_O)        0.124     7.080 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5/O
                         net (fo=4, routed)           0.729     7.810    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_5_n_0
    SLICE_X22Y99         LUT5 (Prop_lut5_I3_O)        0.124     7.934 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1/O
                         net (fo=2, routed)           1.139     9.073    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[10]_i_1_n_0
    SLICE_X22Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    32.732    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.138    32.870    
                         clock uncertainty           -0.089    32.781    
    SLICE_X22Y88         FDRE (Setup_fdre_C_D)       -0.100    32.681    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]
  -------------------------------------------------------------------
                         required time                         32.681    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                 23.609    

Slack (MET) :             23.628ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.371ns  (logic 2.686ns (36.442%)  route 4.685ns (63.558%))
  Logic Levels:           10  (CARRY4=5 LUT1=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 32.738 - 31.250 ) 
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     1.677    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.657     1.657    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y91         FDRE (Prop_fdre_C_Q)         0.456     2.113 f  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]/Q
                         net (fo=8, routed)           0.850     2.963    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter_reg[2]
    SLICE_X24Y91         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.087    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_i_3_n_0
    SLICE_X24Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.620 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.620    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry_n_0
    SLICE_X24Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.737 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.737    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__0_n_0
    SLICE_X24Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.854 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.854    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__1_n_0
    SLICE_X24Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.971 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.971    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__2_n_0
    SLICE_X24Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.286 r  MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0_carry__3/O[3]
                         net (fo=1, routed)           0.902     5.188    MicroBlaze_i/SPI_ADC_Master_0/inst/clkCounter0[20]
    SLICE_X25Y96         LUT4 (Prop_lut4_I1_O)        0.307     5.495 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12/O
                         net (fo=1, routed)           0.571     6.066    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_12_n_0
    SLICE_X25Y95         LUT5 (Prop_lut5_I4_O)        0.124     6.190 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8/O
                         net (fo=2, routed)           0.766     6.956    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[11]_i_8_n_0
    SLICE_X25Y97         LUT4 (Prop_lut4_I2_O)        0.150     7.106 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2/O
                         net (fo=8, routed)           0.347     7.454    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_2_n_0
    SLICE_X25Y98         LUT6 (Prop_lut6_I4_O)        0.326     7.780 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1/O
                         net (fo=2, routed)           1.248     9.028    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[1]_i_1_n_0
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    32.737    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    29.560 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    31.159    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    32.738    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.104    32.842    
                         clock uncertainty           -0.089    32.753    
    SLICE_X26Y91         FDRE (Setup_fdre_C_D)       -0.098    32.655    MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]
  -------------------------------------------------------------------
                         required time                         32.655    
                         arrival time                          -9.028    
  -------------------------------------------------------------------
                         slack                                 23.628    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.330ns  (logic 0.191ns (57.849%)  route 0.139ns (42.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns = ( 32.101 - 31.250 ) 
    Source Clock Delay      (SCD):    0.583ns = ( 31.833 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.583    31.833    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.146    31.979 r  MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave_reg[7]/Q
                         net (fo=1, routed)           0.139    32.118    MicroBlaze_i/SPI_ADC_Master_2/inst/bufferwave[7]
    SLICE_X3Y92          LUT6 (Prop_lut6_I0_O)        0.045    32.163 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.000    32.163    MicroBlaze_i/SPI_ADC_Master_2/inst/wave[7]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.851    32.101    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y92          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.250    31.851    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.099    31.950    MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]
  -------------------------------------------------------------------
                         required time                        -31.950    
                         arrival time                          32.163    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.333ns  (logic 0.191ns (57.293%)  route 0.142ns (42.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 32.078 - 31.250 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 31.809 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559    31.809    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y98         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y98         FDRE (Prop_fdre_C_Q)         0.146    31.955 r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/Q
                         net (fo=1, routed)           0.142    32.097    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave[7]
    SLICE_X25Y98         LUT6 (Prop_lut6_I0_O)        0.045    32.142 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1/O
                         net (fo=2, routed)           0.000    32.142    MicroBlaze_i/SPI_ADC_Master_0/inst/wave[7]_i_1_n_0
    SLICE_X25Y98         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.828    32.078    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y98         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.266    31.812    
    SLICE_X25Y98         FDRE (Hold_fdre_C_D)         0.099    31.911    MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[7]
  -------------------------------------------------------------------
                         required time                        -31.911    
                         arrival time                          32.142    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        0.347ns  (logic 0.212ns (61.077%)  route 0.135ns (38.924%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 32.083 - 31.250 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 31.814 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546    31.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    30.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    31.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564    31.814    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X10Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y96         FDRE (Prop_fdre_C_Q)         0.167    31.981 r  MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave_reg[5]/Q
                         net (fo=1, routed)           0.135    32.116    MicroBlaze_i/SPI_ADC_Master_1/inst/bufferwave[5]
    SLICE_X11Y96         LUT6 (Prop_lut6_I0_O)        0.045    32.161 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1/O
                         net (fo=2, routed)           0.000    32.161    MicroBlaze_i/SPI_ADC_Master_1/inst/wave[5]_i_1_n_0
    SLICE_X11Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812    32.062    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    30.693 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    31.221    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833    32.083    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.253    31.830    
    SLICE_X11Y96         FDRE (Hold_fdre_C_D)         0.099    31.929    MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[5]
  -------------------------------------------------------------------
                         required time                        -31.929    
                         arrival time                          32.161    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.584     0.584    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y97          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y97          FDRE (Prop_fdre_C_Q)         0.164     0.748 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.079     0.827    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[30]
    SLICE_X4Y97          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.956 r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.956    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X4Y97          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.853     0.853    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X4Y97          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.269     0.584    
    SLICE_X4Y97          FDRE (Hold_fdre_C_D)         0.134     0.718    MicroBlaze_i/SPI_ADC_Master_2/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.718    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.562     0.562    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X30Y42         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y42         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]/Q
                         net (fo=5, routed)           0.079     0.805    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[30]
    SLICE_X30Y42         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.934 r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.934    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[28]_i_1_n_4
    SLICE_X30Y42         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830     0.830    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X30Y42         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X30Y42         FDRE (Hold_fdre_C_D)         0.134     0.696    MicroBlaze_i/Serializer_2/inst/clkCounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y94          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y94          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[12]/Q
                         net (fo=5, routed)           0.079     0.807    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[12]
    SLICE_X8Y94          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.936 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.936    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[12]_i_1_n_6
    SLICE_X8Y94          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833     0.833    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y94          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[13]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.134     0.698    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y95          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y95          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]/Q
                         net (fo=5, routed)           0.079     0.807    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[18]
    SLICE_X8Y95          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.936 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.936    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[16]_i_1_n_4
    SLICE_X8Y95          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833     0.833    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y95          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X8Y95          FDRE (Hold_fdre_C_D)         0.134     0.698    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]/Q
                         net (fo=5, routed)           0.079     0.807    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]
    SLICE_X8Y96          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.936 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.936    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1_n_6
    SLICE_X8Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833     0.833    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.134     0.698    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.564     0.564    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y96          FDRE (Prop_fdre_C_Q)         0.164     0.728 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]/Q
                         net (fo=5, routed)           0.079     0.807    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[22]
    SLICE_X8Y96          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     0.936 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.936    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[20]_i_1_n_4
    SLICE_X8Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833     0.833    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[23]/C
                         clock pessimism             -0.269     0.564    
    SLICE_X8Y96          FDRE (Hold_fdre_C_D)         0.134     0.698    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.735%)  route 0.079ns (21.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.565     0.565    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y97          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y97          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]/Q
                         net (fo=5, routed)           0.079     0.808    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]
    SLICE_X8Y97          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     0.937 r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.937    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[24]_i_1_n_6
    SLICE_X8Y97          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812     0.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.834     0.834    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X8Y97          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]/C
                         clock pessimism             -0.269     0.565    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.134     0.699    MicroBlaze_i/SPI_ADC_Master_1/inst/clkCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y2    MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X25Y98     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X25Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X25Y98     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y98     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y98     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X27Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X22Y99     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y98     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y98     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X25Y97     MicroBlaze_i/SPI_ADC_Master_0/inst/bufferwave_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  clkfbout_MicroBlaze_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MicroBlaze_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         5.000       2.845      BUFGCTRL_X0Y3    MicroBlaze_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack      984.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      499.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             984.665ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.687ns  (logic 2.900ns (19.746%)  route 11.787ns (80.254%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1501.479 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.777   516.353    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.479  1501.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][1]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.479    
                         clock uncertainty           -0.035  1501.443    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.426  1501.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][1]
  -------------------------------------------------------------------
                         required time                       1501.017    
                         arrival time                        -516.353    
  -------------------------------------------------------------------
                         slack                                984.665    

Slack (MET) :             984.665ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][2]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.687ns  (logic 2.900ns (19.746%)  route 11.787ns (80.254%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1501.479 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.777   516.353    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y75          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.479  1501.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y75          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][2]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.479    
                         clock uncertainty           -0.035  1501.443    
    SLICE_X7Y75          FDSE (Setup_fdse_C_S)       -0.426  1501.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][2]
  -------------------------------------------------------------------
                         required time                       1501.017    
                         arrival time                        -516.353    
  -------------------------------------------------------------------
                         slack                                984.665    

Slack (MET) :             984.665ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.687ns  (logic 2.900ns (19.746%)  route 11.787ns (80.254%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 1501.479 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.777   516.353    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.479  1501.479    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][3]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.479    
                         clock uncertainty           -0.035  1501.443    
    SLICE_X7Y75          FDRE (Setup_fdre_C_R)       -0.426  1501.017    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][3]
  -------------------------------------------------------------------
                         required time                       1501.017    
                         arrival time                        -516.353    
  -------------------------------------------------------------------
                         slack                                984.665    

Slack (MET) :             985.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.350ns  (logic 2.900ns (20.209%)  route 11.450ns (79.791%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 1501.481 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.440   516.016    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.481  1501.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][4]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.481    
                         clock uncertainty           -0.035  1501.445    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.426  1501.019    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][4]
  -------------------------------------------------------------------
                         required time                       1501.019    
                         arrival time                        -516.016    
  -------------------------------------------------------------------
                         slack                                985.003    

Slack (MET) :             985.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][5]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.350ns  (logic 2.900ns (20.209%)  route 11.450ns (79.791%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 1501.481 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.440   516.016    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.481  1501.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y76          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][5]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.481    
                         clock uncertainty           -0.035  1501.445    
    SLICE_X7Y76          FDRE (Setup_fdre_C_R)       -0.426  1501.019    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][5]
  -------------------------------------------------------------------
                         required time                       1501.019    
                         arrival time                        -516.016    
  -------------------------------------------------------------------
                         slack                                985.003    

Slack (MET) :             985.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][6]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.350ns  (logic 2.900ns (20.209%)  route 11.450ns (79.791%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 1501.481 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.440   516.016    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.481  1501.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][6]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.481    
                         clock uncertainty           -0.035  1501.445    
    SLICE_X7Y76          FDSE (Setup_fdse_C_S)       -0.426  1501.019    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][6]
  -------------------------------------------------------------------
                         required time                       1501.019    
                         arrival time                        -516.016    
  -------------------------------------------------------------------
                         slack                                985.003    

Slack (MET) :             985.003ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][7]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.350ns  (logic 2.900ns (20.209%)  route 11.450ns (79.791%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 1501.481 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.440   516.016    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.481  1501.481    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][7]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.481    
                         clock uncertainty           -0.035  1501.445    
    SLICE_X7Y76          FDSE (Setup_fdse_C_S)       -0.426  1501.019    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][7]
  -------------------------------------------------------------------
                         required time                       1501.019    
                         arrival time                        -516.016    
  -------------------------------------------------------------------
                         slack                                985.003    

Slack (MET) :             985.161ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][10]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.193ns  (logic 2.900ns (20.433%)  route 11.293ns (79.567%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 1501.482 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.283   515.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y77          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.482  1501.482    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y77          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][10]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.482    
                         clock uncertainty           -0.035  1501.446    
    SLICE_X7Y77          FDRE (Setup_fdre_C_R)       -0.426  1501.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][10]
  -------------------------------------------------------------------
                         required time                       1501.020    
                         arrival time                        -515.859    
  -------------------------------------------------------------------
                         slack                                985.161    

Slack (MET) :             985.161ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.193ns  (logic 2.900ns (20.433%)  route 11.293ns (79.567%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 1501.482 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.283   515.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y77          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.482  1501.482    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y77          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.482    
                         clock uncertainty           -0.035  1501.446    
    SLICE_X7Y77          FDSE (Setup_fdse_C_S)       -0.426  1501.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][11]
  -------------------------------------------------------------------
                         required time                       1501.020    
                         arrival time                        -515.859    
  -------------------------------------------------------------------
                         slack                                985.161    

Slack (MET) :             985.161ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][8]/S
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000.000ns  (clk1Mhz fall@1500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        14.193ns  (logic 2.900ns (20.433%)  route 11.293ns (79.567%))
  Logic Levels:           12  (CARRY4=6 LUT2=2 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 1501.482 - 1500.000 ) 
    Source Clock Delay      (SCD):    1.666ns = ( 501.666 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.666   501.666    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y33         FDRE (Prop_fdre_C_Q)         0.484   502.150 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/Q
                         net (fo=67, routed)          3.454   505.604    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg_n_0_[4]
    SLICE_X35Y36         LUT2 (Prop_lut2_I1_O)        0.295   505.899 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000   505.899    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_i_4_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   506.431 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000   506.431    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__0_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000   506.545    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__1_n_0
    SLICE_X35Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.659 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2/CO[3]
                         net (fo=1, routed)           0.000   506.659    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__2_n_0
    SLICE_X35Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.773 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3/CO[3]
                         net (fo=1, routed)           0.000   506.773    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__3_n_0
    SLICE_X35Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   506.887 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4/CO[3]
                         net (fo=1, routed)           0.000   506.887    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__4_n_0
    SLICE_X35Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   507.221 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5/O[1]
                         net (fo=1, routed)           0.834   508.055    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/p_1_out_carry__5_n_6
    SLICE_X34Y41         LUT4 (Prop_lut4_I0_O)        0.303   508.358 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6/O
                         net (fo=2, routed)           1.029   509.387    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_6_n_0
    SLICE_X36Y41         LUT4 (Prop_lut4_I0_O)        0.124   509.511 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2/O
                         net (fo=2, routed)           0.566   510.076    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[10][11]_i_2_n_0
    SLICE_X38Y38         LUT4 (Prop_lut4_I0_O)        0.124   510.200 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4/O
                         net (fo=7, routed)           0.826   511.027    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[6][11]_i_4_n_0
    SLICE_X39Y36         LUT2 (Prop_lut2_I1_O)        0.124   511.151 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3/O
                         net (fo=6, routed)           1.301   512.452    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_3_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I2_O)        0.124   512.576 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1/O
                         net (fo=23, routed)          3.283   515.859    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress[0][11]_i_1_n_0
    SLICE_X7Y77          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge) 1500.000  1500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  1500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.482  1501.482    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X7Y77          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][8]/C  (IS_INVERTED)
                         clock pessimism              0.000  1501.482    
                         clock uncertainty           -0.035  1501.446    
    SLICE_X7Y77          FDSE (Setup_fdse_C_S)       -0.426  1501.020    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[0][8]
  -------------------------------------------------------------------
                         required time                       1501.020    
                         arrival time                        -515.859    
  -------------------------------------------------------------------
                         slack                                985.161    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.316ns  (logic 0.146ns (46.137%)  route 0.170ns (53.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns = ( 500.861 - 500.000 ) 
    Source Clock Delay      (SCD):    0.549ns = ( 500.549 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.549   500.549    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X26Y76         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y76         FDRE (Prop_fdre_C_Q)         0.146   500.695 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[5][10]/Q
                         net (fo=4, routed)           0.170   500.865    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[5][9]
    RAMB36_X1Y15         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.860   500.860    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y15         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.607    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.790    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram010_reg_0
  -------------------------------------------------------------------
                         required time                       -500.790    
                         arrival time                         500.865    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][0]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.319ns  (logic 0.146ns (45.775%)  route 0.173ns (54.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.553ns = ( 500.553 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.553   500.553    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X27Y69         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y69         FDSE (Prop_fdse_C_Q)         0.146   500.699 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][0]/Q
                         net (fo=6, routed)           0.173   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][0]
    RAMB18_X1Y27         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y27         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.610    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183   500.793    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1
  -------------------------------------------------------------------
                         required time                       -500.793    
                         arrival time                         500.872    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[3]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.082%)  route 0.209ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.551ns = ( 500.551 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.551   500.551    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y75          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y75          FDRE (Prop_fdre_C_Q)         0.146   500.697 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][1]/Q
                         net (fo=2, routed)           0.209   500.906    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][1]
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.629    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.906    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.356ns  (logic 0.146ns (40.971%)  route 0.210ns (59.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.552ns = ( 500.552 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.552   500.552    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y76          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDSE (Prop_fdse_C_Q)         0.146   500.698 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][7]/Q
                         net (fo=2, routed)           0.210   500.908    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][7]
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.629    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.908    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.082%)  route 0.209ns (58.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.554   500.554    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y77          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDRE (Prop_fdre_C_Q)         0.146   500.700 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][9]/Q
                         net (fo=2, routed)           0.209   500.909    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][9]
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.629    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.909    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[14]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.339ns  (logic 0.167ns (49.310%)  route 0.172ns (50.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.563ns = ( 500.563 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.563   500.563    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y57          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDSE (Prop_fdse_C_Q)         0.167   500.730 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][11]/Q
                         net (fo=2, routed)           0.172   500.901    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[11][11]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.621    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.901    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.339ns  (logic 0.167ns (49.252%)  route 0.172ns (50.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.874ns = ( 500.874 - 500.000 ) 
    Source Clock Delay      (SCD):    0.564ns = ( 500.564 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.564   500.564    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X6Y56          FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y56          FDRE (Prop_fdre_C_Q)         0.167   500.731 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[11][5]/Q
                         net (fo=2, routed)           0.172   500.903    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[11][5]
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.874   500.874    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X0Y11         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.253   500.621    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183   500.804    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram004_reg_0
  -------------------------------------------------------------------
                         required time                       -500.804    
                         arrival time                         500.903    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[9]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.365ns  (logic 0.146ns (40.051%)  route 0.219ns (59.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.555ns = ( 500.555 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.555   500.555    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X29Y67         FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDSE (Prop_fdse_C_Q)         0.146   500.701 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][7]/Q
                         net (fo=4, routed)           0.219   500.919    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[1][6]
    RAMB18_X1Y27         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y27         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.629    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.919    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[11]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.366ns  (logic 0.146ns (39.939%)  route 0.220ns (60.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.554   500.554    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X29Y68         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y68         FDRE (Prop_fdre_C_Q)         0.146   500.700 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveXAddress_reg[1][9]/Q
                         net (fo=4, routed)           0.220   500.919    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveYAddress[1][8]
    RAMB18_X1Y27         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y27         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.629    
    RAMB18_X1Y27         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.919    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[13]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.366ns  (logic 0.146ns (39.914%)  route 0.220ns (60.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.863ns = ( 500.863 - 500.000 ) 
    Source Clock Delay      (SCD):    0.554ns = ( 500.554 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.554   500.554    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X9Y77          FDSE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y77          FDSE (Prop_fdse_C_Q)         0.146   500.700 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/waveRefAddress_reg[1][11]/Q
                         net (fo=2, routed)           0.220   500.920    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRefAddress[1][11]
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.863   500.863    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y31         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism             -0.234   500.629    
    RAMB18_X0Y31         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183   500.812    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram2_reg_1
  -------------------------------------------------------------------
                         required time                       -500.812    
                         arrival time                         500.919    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk1Mhz
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X0Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y5   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y15  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X1Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X0Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X1Y26  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB36_X2Y16  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         1000.000    997.424    RAMB18_X2Y34  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram002_reg_1/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y32  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y32  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y34  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y34  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y32  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X21Y32  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y33  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y34  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         500.000     499.500    SLICE_X23Y34  MicroBlaze_i/SineWaveGen_0/inst/counterL_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         2523  Failing Endpoints,  Worst Slack       -5.814ns,  Total Violation    -4619.650ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.814ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[20]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.702ns  (logic 4.356ns (50.057%)  route 4.346ns (49.943%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.722    14.173    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.814    

Slack (VIOLATED) :        -5.814ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[21]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.702ns  (logic 4.356ns (50.057%)  route 4.346ns (49.943%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.722    14.173    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.814    

Slack (VIOLATED) :        -5.814ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[22]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.702ns  (logic 4.356ns (50.057%)  route 4.346ns (49.943%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.722    14.173    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.173    
  -------------------------------------------------------------------
                         slack                                 -5.814    

Slack (VIOLATED) :        -5.773ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[18]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.661ns  (logic 4.356ns (50.295%)  route 4.305ns (49.705%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.681    14.132    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.132    
  -------------------------------------------------------------------
                         slack                                 -5.773    

Slack (VIOLATED) :        -5.771ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[0]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.659ns  (logic 4.356ns (50.307%)  route 4.303ns (49.693%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[18])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[18]
                         net (fo=1, routed)           1.679    14.130    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_87
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.130    
  -------------------------------------------------------------------
                         slack                                 -5.771    

Slack (VIOLATED) :        -5.769ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[26]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.657ns  (logic 4.356ns (50.320%)  route 4.301ns (49.680%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.677    14.128    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -5.769    

Slack (VIOLATED) :        -5.769ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[27]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.657ns  (logic 4.356ns (50.320%)  route 4.301ns (49.680%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.677    14.128    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.128    
  -------------------------------------------------------------------
                         slack                                 -5.769    

Slack (VIOLATED) :        -5.763ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[25]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.651ns  (logic 4.356ns (50.354%)  route 4.295ns (49.646%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.671    14.122    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.122    
  -------------------------------------------------------------------
                         slack                                 -5.763    

Slack (VIOLATED) :        -5.748ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[19]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.636ns  (logic 4.356ns (50.438%)  route 4.280ns (49.562%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[35])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[35]
                         net (fo=13, routed)          1.656    14.107    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_70
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                 -5.748    

Slack (VIOLATED) :        -5.725ns  (required time - arrival time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[9]
                            (falling edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@7.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        8.613ns  (logic 4.356ns (50.577%)  route 4.257ns (49.423%))
  Logic Levels:           2  (DSP48E1=2)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 10.284 - 7.500 ) 
    Source Clock Delay      (SCD):    2.971ns = ( 5.471 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.663     5.471    MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/clk
    SLICE_X31Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459     5.930 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/mux/Ref0_reg[9][11]_psdsp/Q
                         net (fo=13, routed)          0.639     6.569    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage5_reg_n_70
    DSP48_X1Y21          DSP48E1 (Prop_dsp48e1_A[27]_P[5])
                                                      2.077     8.646 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70/P[5]
                         net (fo=1, routed)           1.985    10.631    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70_n_100
    DSP48_X1Y4           DSP48E1 (Prop_dsp48e1_C[5]_P[27])
                                                      1.820    12.451 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0/P[27]
                         net (fo=1, routed)           1.633    14.084    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage70__0_n_78
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      7.500     7.500 f  
    PS7_X0Y0             PS7                          0.000     7.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     8.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.592    10.284    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_reg_0
    DSP48_X0Y5           DSP48E1                                      r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg/CLK  (IS_INVERTED)
                         clock pessimism              0.116    10.400    
                         clock uncertainty           -0.083    10.317    
    DSP48_X0Y5           DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -1.958     8.359    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/product1_stage7_reg
  -------------------------------------------------------------------
                         required time                          8.359    
                         arrival time                         -14.084    
  -------------------------------------------------------------------
                         slack                                 -5.725    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.226ns (60.022%)  route 0.151ns (39.978%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.551     0.892    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y29         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In_reg[29]/Q
                         net (fo=1, routed)           0.151     1.170    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_In[29]
    SLICE_X21Y30         LUT5 (Prop_lut5_I0_O)        0.098     1.268 r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3[29]_i_1/O
                         net (fo=1, routed)           0.000     1.268    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.Read_Reg2_In[29]
    SLICE_X21Y30         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.820     1.190    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y30         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDRE (Hold_fdre_C_D)         0.092     1.248    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G2.READ_REG2_GEN[29].reg3_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.758%)  route 0.232ns (62.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[23]/Q
                         net (fo=2, routed)           0.232     1.273    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/gpio2_io_o[8]
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.831     1.201    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X17Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]/C
                         clock pessimism             -0.034     1.167    
    SLICE_X17Y43         FDRE (Hold_fdre_C_D)         0.076     1.243    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[23].reg3_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.227ns (57.036%)  route 0.171ns (42.964%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/Q
                         net (fo=1, routed)           0.171     1.198    <hidden>
    SLICE_X19Y40         LUT6 (Prop_lut6_I5_O)        0.099     1.297 r  <hidden>
                         net (fo=1, routed)           0.000     1.297    <hidden>
    SLICE_X19Y40         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.830     1.200    <hidden>
    SLICE_X19Y40         FDRE                                         r  <hidden>
                         clock pessimism             -0.034     1.166    
    SLICE_X19Y40         FDRE (Hold_fdre_C_D)         0.092     1.258    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max_reg[26]/D
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.385ns  (logic 0.146ns (37.903%)  route 0.239ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 3.701 - 2.500 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 3.399 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558     3.399    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.146     3.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[30]/Q
                         net (fo=3, routed)           0.239     3.784    MicroBlaze_i/MaximumFinder_0/inst/XCORR[26]
    SLICE_X18Y51         FDSE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.831     3.701    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X18Y51         FDSE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[26]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.667    
    SLICE_X18Y51         FDSE (Hold_fdse_C_D)         0.077     3.744    MicroBlaze_i/MaximumFinder_0/inst/max_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.744    
                         arrival time                           3.784    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.085%)  route 0.239ns (62.915%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.552     0.893    MicroBlaze_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X23Y30         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  MicroBlaze_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[25]/Q
                         net (fo=1, routed)           0.239     1.273    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[6]
    SLICE_X18Y31         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.822     1.192    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X18Y31         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X18Y31         FDRE (Hold_fdre_C_D)         0.072     1.230    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.273    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/MaximumFinder_0/inst/max_reg[23]/D
                            (falling edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 fall@2.500ns - clk_fpga_0 fall@2.500ns)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.998%)  route 0.249ns (63.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 3.701 - 2.500 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 3.399 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     2.815    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.841 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558     3.399    MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/clk
    SLICE_X22Y53         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y53         FDRE (Prop_fdre_C_Q)         0.146     3.545 r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/XCORR/xcorr_reg[27]/Q
                         net (fo=3, routed)           0.249     3.793    MicroBlaze_i/MaximumFinder_0/inst/XCORR[23]
    SLICE_X18Y50         FDSE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     2.841    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.870 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.831     3.701    MicroBlaze_i/MaximumFinder_0/inst/clk
    SLICE_X18Y50         FDSE                                         r  MicroBlaze_i/MaximumFinder_0/inst/max_reg[23]/C  (IS_INVERTED)
                         clock pessimism             -0.034     3.667    
    SLICE_X18Y50         FDSE (Hold_fdse_C_D)         0.079     3.746    MicroBlaze_i/MaximumFinder_0/inst/max_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.746    
                         arrival time                           3.793    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.364%)  route 0.215ns (53.636%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.902ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.561     0.901    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y39         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[10].reg3_reg[10]/Q
                         net (fo=1, routed)           0.215     1.258    MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg3[10]
    SLICE_X22Y40         LUT5 (Prop_lut5_I3_O)        0.045     1.303 r  MicroBlaze_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[10]_i_1/O
                         net (fo=1, routed)           0.000     1.303    MicroBlaze_i/axi_gpio_2/U0/ip2bus_data[10]
    SLICE_X22Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.827     1.197    MicroBlaze_i/axi_gpio_2/U0/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]/C
                         clock pessimism             -0.034     1.163    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.091     1.254    MicroBlaze_i/axi_gpio_2/U0/ip2bus_data_i_D1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.046%)  route 0.250ns (63.954%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.559     0.900    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[21]/Q
                         net (fo=2, routed)           0.250     1.291    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/gpio2_io_o[10]
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.830     1.200    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/s_axi_aclk
    SLICE_X15Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]/C
                         clock pessimism             -0.034     1.166    
    SLICE_X15Y42         FDRE (Hold_fdre_C_D)         0.075     1.241    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.ALLOUT1_ND_G2.READ_REG2_GEN[21].reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.241    
                         arrival time                           1.291    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.547     0.888    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=148, routed)         0.182     1.210    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/SS[0]
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_xferAck_Reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.814     1.184    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
                         clock pessimism             -0.034     1.150    
    SLICE_X20Y25         FDRE (Hold_fdre_C_R)         0.009     1.159    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/gpio_xferAck_Reg_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.714%)  route 0.182ns (56.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.547     0.888    MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X23Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y25         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  MicroBlaze_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=148, routed)         0.182     1.210    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/SS[0]
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.814     1.184    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X20Y25         FDRE                                         r  MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg/C
                         clock pessimism             -0.034     1.150    
    SLICE_X20Y25         FDRE (Hold_fdre_C_R)         0.009     1.159    MicroBlaze_i/axi_gpio_0/U0/gpio_core_1/iGPIO_xferAck_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.210    
  -------------------------------------------------------------------
                         slack                                  0.051    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB36_X1Y10  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y10  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X0Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y10  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0010_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y5   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X2Y15  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0011_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X1Y4   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X0Y8   MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram0012_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB36_X2Y13  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_0/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         5.000       2.424      RAMB18_X1Y26  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram001_reg_1/CLKBWRCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y22   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y22   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y20   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y20   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y28  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y28  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y22   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X4Y22   MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y20   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         2.500       1.520      SLICE_X8Y20   MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y28  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X30Y28  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y29  MicroBlaze_i/MaximumFinder_0/inst/addressMax1_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_out1_MicroBlaze_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       58.453ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.453ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.728ns  (logic 0.955ns (25.614%)  route 2.773ns (74.387%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 564.004 - 562.500 ) 
    Source Clock Delay      (SCD):    1.674ns = ( 501.674 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.674   501.674    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X14Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDRE (Prop_fdre_C_Q)         0.459   502.133 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[0]/Q
                         net (fo=1, routed)           0.946   503.079    MicroBlaze_i/Serializer_0/inst/waveIn[0]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.124   503.203 r  MicroBlaze_i/Serializer_0/inst/MISO_i_17/O
                         net (fo=1, routed)           0.589   503.793    MicroBlaze_i/Serializer_0/inst/MISO_i_17_n_0
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.124   503.917 r  MicroBlaze_i/Serializer_0/inst/MISO_i_8/O
                         net (fo=1, routed)           0.805   504.722    MicroBlaze_i/Serializer_0/inst/MISO_i_8_n_0
    SLICE_X7Y40          LUT5 (Prop_lut5_I0_O)        0.124   504.846 r  MicroBlaze_i/Serializer_0/inst/MISO_i_2/O
                         net (fo=1, routed)           0.433   505.278    MicroBlaze_i/Serializer_0/inst/MISO_i_2_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124   505.402 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.402    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.504   564.004    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   564.004    
                         clock uncertainty           -0.178   563.826    
    SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029   563.855    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.855    
                         arrival time                        -505.402    
  -------------------------------------------------------------------
                         slack                                 58.453    

Slack (MET) :             58.568ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        3.615ns  (logic 0.955ns (26.416%)  route 2.660ns (73.587%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 563.999 - 562.500 ) 
    Source Clock Delay      (SCD):    1.667ns = ( 501.667 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.667   501.667    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X23Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.459   502.126 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[10]/Q
                         net (fo=1, routed)           0.860   502.986    MicroBlaze_i/Serializer_1/inst/waveIn[10]
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.124   503.110 r  MicroBlaze_i/Serializer_1/inst/MISO_i_17/O
                         net (fo=1, routed)           0.968   504.078    MicroBlaze_i/Serializer_1/inst/MISO_i_17_n_0
    SLICE_X21Y40         LUT3 (Prop_lut3_I2_O)        0.124   504.202 r  MicroBlaze_i/Serializer_1/inst/MISO_i_8/O
                         net (fo=1, routed)           0.670   504.873    MicroBlaze_i/Serializer_1/inst/MISO_i_8_n_0
    SLICE_X18Y41         LUT5 (Prop_lut5_I0_O)        0.124   504.997 r  MicroBlaze_i/Serializer_1/inst/MISO_i_2/O
                         net (fo=1, routed)           0.162   505.158    MicroBlaze_i/Serializer_1/inst/MISO_i_2_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I0_O)        0.124   505.282 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   505.282    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X18Y41         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.499   563.999    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X18Y41         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   563.999    
                         clock uncertainty           -0.178   563.821    
    SLICE_X18Y41         FDRE (Setup_fdre_C_D)        0.029   563.850    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.850    
                         arrival time                        -505.282    
  -------------------------------------------------------------------
                         slack                                 58.568    

Slack (MET) :             59.233ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@562.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        2.944ns  (logic 1.020ns (34.652%)  route 1.924ns (65.349%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 563.996 - 562.500 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 501.670 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.670   501.670    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X32Y37         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y37         FDRE (Prop_fdre_C_Q)         0.524   502.194 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/Q
                         net (fo=1, routed)           1.040   503.234    MicroBlaze_i/Serializer_2/inst/waveIn[0]
    SLICE_X32Y36         LUT6 (Prop_lut6_I5_O)        0.124   503.358 r  MicroBlaze_i/Serializer_2/inst/MISO_i_17/O
                         net (fo=1, routed)           0.323   503.681    MicroBlaze_i/Serializer_2/inst/MISO_i_17_n_0
    SLICE_X31Y36         LUT3 (Prop_lut3_I2_O)        0.124   503.805 r  MicroBlaze_i/Serializer_2/inst/MISO_i_8/O
                         net (fo=1, routed)           0.406   504.211    MicroBlaze_i/Serializer_2/inst/MISO_i_8_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I0_O)        0.124   504.335 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.154   504.490    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.124   504.614 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   504.614    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    562.500   562.500 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   562.500 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487   563.987    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   560.810 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   562.409    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   562.500 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.496   563.996    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X31Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   563.996    
                         clock uncertainty           -0.178   563.818    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)        0.029   563.847    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                        563.847    
                         arrival time                        -504.614    
  -------------------------------------------------------------------
                         slack                                 59.233    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_0/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.649ns  (logic 0.276ns (42.498%)  route 0.373ns (57.492%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns = ( 500.833 - 500.000 ) 
    Source Clock Delay      (SCD):    0.565ns = ( 500.565 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.565   500.565    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.133   500.698 r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/Q
                         net (fo=1, routed)           0.263   500.960    MicroBlaze_i/Serializer_0/inst/waveIn[3]
    SLICE_X9Y40          LUT5 (Prop_lut5_I2_O)        0.098   501.058 r  MicroBlaze_i/Serializer_0/inst/MISO_i_7/O
                         net (fo=1, routed)           0.111   501.169    MicroBlaze_i/Serializer_0/inst/MISO_i_7_n_0
    SLICE_X7Y40          LUT6 (Prop_lut6_I5_O)        0.045   501.214 r  MicroBlaze_i/Serializer_0/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.214    MicroBlaze_i/Serializer_0/inst/MISO_i_1_n_0
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.833   500.833    MicroBlaze_i/Serializer_0/inst/clk16MHz
    SLICE_X7Y40          FDRE                                         r  MicroBlaze_i/Serializer_0/inst/MISO_reg/C
                         clock pessimism              0.000   500.833    
                         clock uncertainty            0.178   501.012    
    SLICE_X7Y40          FDRE (Hold_fdre_C_D)         0.091   501.103    MicroBlaze_i/Serializer_0/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.102    
                         arrival time                         501.214    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_1/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.734ns  (logic 0.276ns (37.578%)  route 0.458ns (62.421%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 500.558 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.558   500.558    MicroBlaze_i/SineWaveGen_0/inst/clk1Mhz
    SLICE_X23Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         FDRE (Prop_fdre_C_Q)         0.133   500.691 r  MicroBlaze_i/SineWaveGen_0/inst/wave_reg[9]/Q
                         net (fo=1, routed)           0.162   500.853    MicroBlaze_i/Serializer_1/inst/waveIn[9]
    SLICE_X22Y40         LUT5 (Prop_lut5_I4_O)        0.098   500.951 r  MicroBlaze_i/Serializer_1/inst/MISO_i_4/O
                         net (fo=1, routed)           0.296   501.247    MicroBlaze_i/Serializer_1/inst/MISO_i_4_n_0
    SLICE_X18Y41         LUT6 (Prop_lut6_I2_O)        0.045   501.292 r  MicroBlaze_i/Serializer_1/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.292    MicroBlaze_i/Serializer_1/inst/MISO_i_1_n_0
    SLICE_X18Y41         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.830   500.830    MicroBlaze_i/Serializer_1/inst/clk16MHz
    SLICE_X18Y41         FDRE                                         r  MicroBlaze_i/Serializer_1/inst/MISO_reg/C
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.178   501.009    
    SLICE_X18Y41         FDRE (Hold_fdre_C_D)         0.091   501.100    MicroBlaze_i/Serializer_1/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.100    
                         arrival time                         501.292    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/Serializer_2/inst/MISO_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             clk_out1_MicroBlaze_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_MicroBlaze_clk_wiz_0_0 rise@500.000ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.773ns  (logic 0.302ns (39.079%)  route 0.471ns (60.910%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns = ( 500.829 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 500.561 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.561   500.561    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X32Y38         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y38         FDRE (Prop_fdre_C_Q)         0.167   500.728 r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[4]/Q
                         net (fo=1, routed)           0.182   500.910    MicroBlaze_i/Serializer_2/inst/waveIn[4]
    SLICE_X32Y38         LUT6 (Prop_lut6_I3_O)        0.045   500.955 r  MicroBlaze_i/Serializer_2/inst/MISO_i_12/O
                         net (fo=1, routed)           0.237   501.192    MicroBlaze_i/Serializer_2/inst/MISO_i_12_n_0
    SLICE_X31Y38         LUT5 (Prop_lut5_I4_O)        0.045   501.237 r  MicroBlaze_i/Serializer_2/inst/MISO_i_2/O
                         net (fo=1, routed)           0.051   501.288    MicroBlaze_i/Serializer_2/inst/MISO_i_2_n_0
    SLICE_X31Y38         LUT6 (Prop_lut6_I0_O)        0.045   501.333 r  MicroBlaze_i/Serializer_2/inst/MISO_i_1/O
                         net (fo=1, routed)           0.000   501.333    MicroBlaze_i/Serializer_2/inst/MISO_i_1_n_0
    SLICE_X31Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 rise edge)
                                                    500.000   500.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.812   500.812    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369   499.443 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528   499.971    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029   500.000 r  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.829   500.829    MicroBlaze_i/Serializer_2/inst/clk16MHz
    SLICE_X31Y38         FDRE                                         r  MicroBlaze_i/Serializer_2/inst/MISO_reg/C
                         clock pessimism              0.000   500.829    
                         clock uncertainty            0.178   501.008    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.091   501.099    MicroBlaze_i/Serializer_2/inst/MISO_reg
  -------------------------------------------------------------------
                         required time                       -501.099    
                         arrival time                         501.333    
  -------------------------------------------------------------------
                         slack                                  0.235    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk1Mhz

Setup :            0  Failing Endpoints,  Worst Slack       21.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.745ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.997ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.201ns  (logic 0.459ns (5.597%)  route 7.742ns (94.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          7.742   478.621    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.534   501.534    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.618    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -478.621    
  -------------------------------------------------------------------
                         slack                                 21.997    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        8.026ns  (logic 0.459ns (5.719%)  route 7.567ns (94.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y96         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[10]/Q
                         net (fo=12, routed)          7.567   478.446    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[10]
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.534   501.534    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[1])
                                                     -0.737   500.618    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -478.446    
  -------------------------------------------------------------------
                         slack                                 22.172    

Slack (MET) :             22.243ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.956ns  (logic 0.459ns (5.770%)  route 7.497ns (94.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.534ns = ( 501.534 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[11]/Q
                         net (fo=12, routed)          7.497   478.376    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[11]
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.534   501.534    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y9          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.534    
                         clock uncertainty           -0.178   501.355    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.618    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram008_reg_1
  -------------------------------------------------------------------
                         required time                        500.618    
                         arrival time                        -478.376    
  -------------------------------------------------------------------
                         slack                                 22.243    

Slack (MET) :             22.279ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.882ns  (logic 0.459ns (5.823%)  route 7.423ns (94.177%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 501.543 - 500.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 470.466 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.716   470.466    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.459   470.925 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[2]/Q
                         net (fo=12, routed)          7.423   478.348    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[2]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.543   501.543    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.543    
                         clock uncertainty           -0.178   501.364    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.627    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                        500.627    
                         arrival time                        -478.348    
  -------------------------------------------------------------------
                         slack                                 22.279    

Slack (MET) :             22.308ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/DIADI[0]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.900ns  (logic 0.459ns (5.810%)  route 7.441ns (94.190%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 501.544 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y96          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y96          FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[9]/Q
                         net (fo=12, routed)          7.441   478.320    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[9]
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.544   501.544    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y4          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.544    
                         clock uncertainty           -0.178   501.365    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737   500.628    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram05_reg_1
  -------------------------------------------------------------------
                         required time                        500.628    
                         arrival time                        -478.320    
  -------------------------------------------------------------------
                         slack                                 22.308    

Slack (MET) :             22.530ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.637ns  (logic 0.459ns (6.010%)  route 7.178ns (93.990%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 470.466 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.716   470.466    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.459   470.925 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=12, routed)          7.178   478.103    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y2          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram012_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -478.103    
  -------------------------------------------------------------------
                         slack                                 22.530    

Slack (MET) :             22.555ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.606ns  (logic 0.459ns (6.034%)  route 7.147ns (93.966%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.543ns = ( 501.543 - 500.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 470.466 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.716   470.466    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y92          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.459   470.925 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[7]/Q
                         net (fo=12, routed)          7.147   478.072    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.543   501.543    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X2Y8          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.543    
                         clock uncertainty           -0.178   501.364    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737   500.627    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram10_reg_0
  -------------------------------------------------------------------
                         required time                        500.627    
                         arrival time                        -478.072    
  -------------------------------------------------------------------
                         slack                                 22.555    

Slack (MET) :             22.812ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.394ns  (logic 0.459ns (6.208%)  route 6.935ns (93.792%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.670ns = ( 470.420 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.670   470.420    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X7Y93          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.459   470.879 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[6]/Q
                         net (fo=12, routed)          6.935   477.814    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[6]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -477.814    
  -------------------------------------------------------------------
                         slack                                 22.812    

Slack (MET) :             22.960ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.206ns  (logic 0.459ns (6.370%)  route 6.747ns (93.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 501.548 - 500.000 ) 
    Source Clock Delay      (SCD):    1.716ns = ( 470.466 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.716   470.466    MicroBlaze_i/SPI_ADC_Master_2/inst/clk16MHz
    SLICE_X3Y91          FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDRE (Prop_fdre_C_Q)         0.459   470.925 r  MicroBlaze_i/SPI_ADC_Master_2/inst/wave_reg[11]/Q
                         net (fo=12, routed)          6.747   477.672    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave1[11]
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.548   501.548    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X0Y3          RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.548    
                         clock uncertainty           -0.178   501.369    
    RAMB18_X0Y3          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[2])
                                                     -0.737   500.632    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram12_reg_1
  -------------------------------------------------------------------
                         required time                        500.632    
                         arrival time                        -477.672    
  -------------------------------------------------------------------
                         slack                                 22.960    

Slack (MET) :             22.980ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@468.750ns)
  Data Path Delay:        7.228ns  (logic 0.459ns (6.351%)  route 6.769ns (93.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.542ns = ( 501.542 - 500.000 ) 
    Source Clock Delay      (SCD):    1.669ns = ( 470.419 - 468.750 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    468.750   468.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   468.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677   470.427    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538   466.889 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760   468.649    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101   468.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.669   470.419    MicroBlaze_i/SPI_ADC_Master_1/inst/clk16MHz
    SLICE_X11Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDRE (Prop_fdre_C_Q)         0.459   470.878 r  MicroBlaze_i/SPI_ADC_Master_1/inst/wave_reg[3]/Q
                         net (fo=12, routed)          6.769   477.647    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/wave[3]
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.542   501.542    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y0          RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   501.542    
                         clock uncertainty           -0.178   501.363    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.737   500.626    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram08_reg_0
  -------------------------------------------------------------------
                         required time                        500.626    
                         arrival time                        -477.647    
  -------------------------------------------------------------------
                         slack                                 22.980    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.745ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/DIADI[2]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.282ns  (logic 0.146ns (51.841%)  route 0.136ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.559ns = ( 531.809 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.559   531.809    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.146   531.955 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          0.136   532.090    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[11]
    RAMB18_X1Y35         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.870   500.870    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y35         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.870    
                         clock uncertainty            0.178   501.049    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -501.345    
                         arrival time                         532.090    
  -------------------------------------------------------------------
                         slack                                 30.745    

Slack (MET) :             30.759ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.378%)  route 0.150ns (50.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          0.150   532.106    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[7]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.106    
  -------------------------------------------------------------------
                         slack                                 30.759    

Slack (MET) :             30.788ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIPADIP[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.325ns  (logic 0.146ns (44.937%)  route 0.179ns (55.064%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.146   531.956 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          0.179   532.135    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[8]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.135    
  -------------------------------------------------------------------
                         slack                                 30.788    

Slack (MET) :             30.793ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.330ns  (logic 0.146ns (44.192%)  route 0.184ns (55.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.146   531.956 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          0.184   532.140    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[1]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.140    
  -------------------------------------------------------------------
                         slack                                 30.793    

Slack (MET) :             30.797ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.633%)  route 0.189ns (56.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.146   531.956 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          0.189   532.144    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[6]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.144    
  -------------------------------------------------------------------
                         slack                                 30.797    

Slack (MET) :             30.805ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.342ns  (logic 0.146ns (42.691%)  route 0.196ns (57.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 531.810 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.560   531.810    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.146   531.956 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          0.196   532.152    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[0]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.152    
  -------------------------------------------------------------------
                         slack                                 30.805    

Slack (MET) :             30.819ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.355ns  (logic 0.146ns (41.105%)  route 0.209ns (58.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.312ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.561ns = ( 531.811 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.561   531.811    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.146   531.957 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          0.209   532.166    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[3]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.166    
  -------------------------------------------------------------------
                         slack                                 30.819    

Slack (MET) :             30.839ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.481%)  route 0.233ns (61.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.557ns = ( 531.807 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.557   531.807    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_fdre_C_Q)         0.146   531.953 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          0.233   532.186    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[2]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.186    
  -------------------------------------------------------------------
                         slack                                 30.839    

Slack (MET) :             30.840ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.379ns  (logic 0.146ns (38.481%)  route 0.233ns (61.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns = ( 500.872 - 500.000 ) 
    Source Clock Delay      (SCD):    0.558ns = ( 531.808 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.558   531.808    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_fdre_C_Q)         0.146   531.954 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          0.233   532.187    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[5]
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.872   500.872    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB36_X1Y18         RAMB36E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.872    
                         clock uncertainty            0.178   501.051    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.296   501.347    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram01_reg_0
  -------------------------------------------------------------------
                         required time                       -501.347    
                         arrival time                         532.187    
  -------------------------------------------------------------------
                         slack                                 30.840    

Slack (MET) :             30.856ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/DIADI[1]
                            (falling edge-triggered cell RAMB18E1 clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -31.250ns  (clk1Mhz fall@500.000ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@531.250ns)
  Data Path Delay:        0.395ns  (logic 0.146ns (36.976%)  route 0.249ns (63.024%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.871ns = ( 500.871 - 500.000 ) 
    Source Clock Delay      (SCD):    0.556ns = ( 531.806 - 531.250 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                    531.250   531.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000   531.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546   531.796    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053   530.742 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482   531.224    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026   531.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         0.556   531.806    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.146   531.952 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          0.249   532.201    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/waveRef[10]
    RAMB18_X1Y35         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.870   500.870    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram1_reg_1_0
    RAMB18_X1Y35         RAMB18E1                                     r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000   500.870    
                         clock uncertainty            0.178   501.049    
    RAMB18_X1Y35         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296   501.345    MicroBlaze_i/Wrapper_XCorr_0/inst/main/bram/Ram03_reg_1
  -------------------------------------------------------------------
                         required time                       -501.345    
                         arrival time                         532.201    
  -------------------------------------------------------------------
                         slack                                 30.856    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk1Mhz

Setup :           66  Failing Endpoints,  Worst Slack       -2.659ns,  Total Violation     -158.655ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.678ns  (logic 3.132ns (55.159%)  route 2.546ns (44.841%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.902    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.124   503.026 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.630   503.655    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y40         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[2]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.655    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.678ns  (logic 3.132ns (55.159%)  route 2.546ns (44.841%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.902    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.124   503.026 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.630   503.655    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y40         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[3]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.655    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.678ns  (logic 3.132ns (55.159%)  route 2.546ns (44.841%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.902    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.124   503.026 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.630   503.655    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y40         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[8]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.655    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.659ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.678ns  (logic 3.132ns (55.159%)  route 2.546ns (44.841%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.902    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y40         LUT2 (Prop_lut2_I0_O)        0.124   503.026 r  MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.630   503.655    MicroBlaze_i/SineWaveGen_2/inst/wave[11]_i_1_n_0
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y40         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y40         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/wave_reg[9]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.655    
  -------------------------------------------------------------------
                         slack                                 -2.659    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.654ns  (logic 3.132ns (55.396%)  route 2.522ns (44.604%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.901    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I2_O)        0.124   503.025 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.606   503.631    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y39         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.631    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.654ns  (logic 3.132ns (55.396%)  route 2.522ns (44.604%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.901    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I2_O)        0.124   503.025 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.606   503.631    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y39         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.631    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.654ns  (logic 3.132ns (55.396%)  route 2.522ns (44.604%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.901    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I2_O)        0.124   503.025 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.606   503.631    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y39         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.631    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.654ns  (logic 3.132ns (55.396%)  route 2.522ns (44.604%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.901    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I2_O)        0.124   503.025 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.606   503.631    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y39         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.631    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.634ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.654ns  (logic 3.132ns (55.396%)  route 2.522ns (44.604%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -1.472ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 501.505 - 500.000 ) 
    Source Clock Delay      (SCD):    2.977ns = ( 497.977 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   497.977    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y35         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y35         FDRE (Prop_fdre_C_Q)         0.419   498.396 f  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.617   499.013    MicroBlaze_i/SineWaveGen_2/inst/delay[3]
    SLICE_X16Y34         LUT1 (Prop_lut1_I0_O)        0.299   499.312 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.312    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_11_n_0
    SLICE_X16Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533   499.845 r  MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.845    MicroBlaze_i/SineWaveGen_2/inst/_carry_i_10_n_0
    SLICE_X16Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   499.962 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000   499.962    MicroBlaze_i/SineWaveGen_2/inst/_carry__0_i_9_n_0
    SLICE_X16Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.079 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.079    MicroBlaze_i/SineWaveGen_2/inst/_carry__1_i_9_n_0
    SLICE_X16Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.196 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.196    MicroBlaze_i/SineWaveGen_2/inst/_carry__2_i_9_n_0
    SLICE_X16Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.313 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.313    MicroBlaze_i/SineWaveGen_2/inst/_carry__3_i_9_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   500.430 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9/CO[3]
                         net (fo=1, routed)           0.000   500.430    MicroBlaze_i/SineWaveGen_2/inst/_carry__4_i_9_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315   500.745 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9/O[3]
                         net (fo=1, routed)           0.658   501.404    MicroBlaze_i/SineWaveGen_2/inst/_carry__5_i_9_n_4
    SLICE_X17Y40         LUT5 (Prop_lut5_I4_O)        0.307   501.711 r  MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7/O
                         net (fo=1, routed)           0.000   501.711    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_i_7_n_0
    SLICE_X17Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   502.261 f  MicroBlaze_i/SineWaveGen_2/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.641   502.901    MicroBlaze_i/SineWaveGen_2/inst/_carry__6_n_0
    SLICE_X14Y39         LUT3 (Prop_lut3_I2_O)        0.124   503.025 r  MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.606   503.631    MicroBlaze_i/SineWaveGen_2/inst/counter[4]_i_1_n_0
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.505   501.505    MicroBlaze_i/SineWaveGen_2/inst/clk1Mhz
    SLICE_X13Y39         FDRE                                         r  MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.505    
                         clock uncertainty           -0.083   501.422    
    SLICE_X13Y39         FDRE (Setup_fdre_C_R)       -0.426   500.996    MicroBlaze_i/SineWaveGen_2/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        500.996    
                         arrival time                        -503.631    
  -------------------------------------------------------------------
                         slack                                 -2.634    

Slack (VIOLATED) :        -2.547ns  (required time - arrival time)
  Source:                 MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@495.000ns)
  Data Path Delay:        5.469ns  (logic 3.031ns (55.423%)  route 2.438ns (44.577%))
  Logic Levels:           11  (CARRY4=8 LUT1=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 501.496 - 500.000 ) 
    Source Clock Delay      (SCD):    2.973ns = ( 497.973 - 495.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    495.000   495.000 r  
    PS7_X0Y0             PS7                          0.000   495.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   496.207    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   496.308 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.665   497.973    MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y32         FDRE                                         r  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419   498.392 f  MicroBlaze_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=5, routed)           0.663   499.055    MicroBlaze_i/SineWaveGen_1/inst/delay[3]
    SLICE_X33Y31         LUT1 (Prop_lut1_I0_O)        0.299   499.354 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11/O
                         net (fo=1, routed)           0.000   499.354    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_11_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   499.904 r  MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000   499.904    MicroBlaze_i/SineWaveGen_1/inst/_carry_i_10_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   500.143 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9/O[2]
                         net (fo=1, routed)           0.579   500.721    MicroBlaze_i/SineWaveGen_1/inst/_carry__0_i_9_n_5
    SLICE_X34Y32         LUT5 (Prop_lut5_I4_O)        0.302   501.023 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_8/O
                         net (fo=1, routed)           0.000   501.023    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_i_8_n_0
    SLICE_X34Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513   501.536 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__1/CO[3]
                         net (fo=1, routed)           0.000   501.536    MicroBlaze_i/SineWaveGen_1/inst/_carry__1_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.653 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__2/CO[3]
                         net (fo=1, routed)           0.000   501.653    MicroBlaze_i/SineWaveGen_1/inst/_carry__2_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.770 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__3/CO[3]
                         net (fo=1, routed)           0.000   501.770    MicroBlaze_i/SineWaveGen_1/inst/_carry__3_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   501.887 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__4/CO[3]
                         net (fo=1, routed)           0.000   501.887    MicroBlaze_i/SineWaveGen_1/inst/_carry__4_n_0
    SLICE_X34Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   502.004 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__5/CO[3]
                         net (fo=1, routed)           0.000   502.004    MicroBlaze_i/SineWaveGen_1/inst/_carry__5_n_0
    SLICE_X34Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   502.121 r  MicroBlaze_i/SineWaveGen_1/inst/_carry__6/CO[3]
                         net (fo=3, routed)           0.655   502.777    MicroBlaze_i/SineWaveGen_1/inst/_carry__6_n_0
    SLICE_X32Y37         LUT2 (Prop_lut2_I0_O)        0.124   502.901 r  MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1/O
                         net (fo=12, routed)          0.541   503.442    MicroBlaze_i/SineWaveGen_1/inst/wave[11]_i_1_n_0
    SLICE_X32Y37         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.496   501.496    MicroBlaze_i/SineWaveGen_1/inst/clk1Mhz
    SLICE_X32Y37         FDRE                                         r  MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   501.496    
                         clock uncertainty           -0.083   501.413    
    SLICE_X32Y37         FDRE (Setup_fdre_C_R)       -0.519   500.894    MicroBlaze_i/SineWaveGen_1/inst/wave_reg[0]
  -------------------------------------------------------------------
                         required time                        500.895    
                         arrival time                        -503.442    
  -------------------------------------------------------------------
                         slack                                 -2.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.917%)  route 0.125ns (47.083%))
  Logic Levels:           0  
  Clock Path Skew:        -0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns = ( 500.825 - 500.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 500.898 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[22]/Q
                         net (fo=3, routed)           0.125   501.165    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[9]
    SLICE_X19Y34         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.825   500.825    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X19Y34         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.825    
                         clock uncertainty            0.083   500.908    
    SLICE_X19Y34         FDRE (Hold_fdre_C_D)         0.077   500.985    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.985    
                         arrival time                         501.165    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[26]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.958%)  route 0.130ns (48.042%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.561   500.902    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141   501.043 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=3, routed)           0.130   501.173    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[26]
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.831   500.831    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[26]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.064   500.978    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[26]
  -------------------------------------------------------------------
                         required time                       -500.978    
                         arrival time                         501.173    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.716%)  route 0.154ns (52.284%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns = ( 500.830 - 500.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.561   500.902    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y38         FDRE (Prop_fdre_C_Q)         0.141   501.043 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[18]/Q
                         net (fo=3, routed)           0.154   501.197    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[13]
    SLICE_X35Y38         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.830   500.830    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y38         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.830    
                         clock uncertainty            0.083   500.913    
    SLICE_X35Y38         FDRE (Hold_fdre_C_D)         0.062   500.975    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[13]
  -------------------------------------------------------------------
                         required time                       -500.975    
                         arrival time                         501.197    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.266ns  (logic 0.128ns (48.072%)  route 0.138ns (51.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 500.898 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.128   501.026 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=3, routed)           0.138   501.165    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[0]
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.824   500.824    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.083   500.907    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.026   500.933    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.933    
                         arrival time                         501.165    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.312ns  (logic 0.164ns (52.502%)  route 0.148ns (47.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.903ns = ( 500.902 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.562   500.903    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X34Y41         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y41         FDRE (Prop_fdre_C_Q)         0.164   501.067 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=3, routed)           0.148   501.215    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[28]
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.831   500.831    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X35Y42         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.064   500.978    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[28]
  -------------------------------------------------------------------
                         required time                       -500.978    
                         arrival time                         501.215    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.450%)  route 0.136ns (51.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 500.898 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.128   501.026 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.136   501.163    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[3]
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.824   500.824    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.083   500.907    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.013   500.920    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.920    
                         arrival time                         501.163    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.372%)  route 0.184ns (56.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 500.898 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[24]/Q
                         net (fo=3, routed)           0.184   501.224    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[7]
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.824   500.824    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.083   500.907    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.068   500.975    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.975    
                         arrival time                         501.224    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.615%)  route 0.182ns (56.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns = ( 500.824 - 500.000 ) 
    Source Clock Delay      (SCD):    0.899ns = ( 500.898 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558   500.898    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X18Y33         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.141   501.039 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=3, routed)           0.182   501.222    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[4]
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.824   500.824    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X16Y33         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.824    
                         clock uncertainty            0.083   500.907    
    SLICE_X16Y33         FDRE (Hold_fdre_C_D)         0.064   500.971    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.971    
                         arrival time                         501.222    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.776%)  route 0.181ns (56.224%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.561   500.902    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141   501.043 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=3, routed)           0.181   501.224    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[27]
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.831   500.831    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.057   500.971    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[27]
  -------------------------------------------------------------------
                         required time                       -500.971    
                         arrival time                         501.224    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Path Group:             clk1Mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk1Mhz fall@500.000ns - clk_fpga_0 rise@500.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.499%)  route 0.235ns (62.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns = ( 500.831 - 500.000 ) 
    Source Clock Delay      (SCD):    0.902ns = ( 500.901 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    500.000   500.000 r  
    PS7_X0Y0             PS7                          0.000   500.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315   500.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026   500.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.561   500.902    MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y39         FDRE                                         r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y39         FDRE (Prop_fdre_C_Q)         0.141   501.043 r  MicroBlaze_i/axi_gpio_2/U0/gpio_core_1/Dual.gpio_Data_Out_reg[11]/Q
                         net (fo=3, routed)           0.235   501.278    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offset[20]
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         0.831   500.831    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/clk1Mhz
    SLICE_X34Y40         FDRE                                         r  MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.831    
                         clock uncertainty            0.083   500.914    
    SLICE_X34Y40         FDRE (Hold_fdre_C_D)         0.094   501.008    MicroBlaze_i/Wrapper_XCorr_0/inst/main/waveParser/offsetReg_reg[20]
  -------------------------------------------------------------------
                         required time                       -501.008    
                         arrival time                         501.277    
  -------------------------------------------------------------------
                         slack                                  0.270    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_MicroBlaze_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :           12  Failing Endpoints,  Worst Slack       -0.260ns,  Total Violation       -1.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.260ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.125ns  (logic 0.459ns (21.597%)  route 1.666ns (78.403%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 32.911 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    32.911    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.459    33.370 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[4]/Q
                         net (fo=13, routed)          1.666    35.036    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[4]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.036    
  -------------------------------------------------------------------
                         slack                                 -0.260    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.116ns  (logic 0.459ns (21.689%)  route 1.657ns (78.311%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 32.911 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    32.911    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.459    33.370 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[6]/Q
                         net (fo=13, routed)          1.657    35.027    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[6]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -35.027    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.213ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.084ns  (logic 0.459ns (22.021%)  route 1.625ns (77.979%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.655ns = ( 32.905 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.655    32.905    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.459    33.364 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          1.625    34.989    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.989    
  -------------------------------------------------------------------
                         slack                                 -0.213    

Slack (VIOLATED) :        -0.182ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.047ns  (logic 0.459ns (22.422%)  route 1.588ns (77.578%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 32.911 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    32.911    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.459    33.370 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          1.588    34.958    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.958    
  -------------------------------------------------------------------
                         slack                                 -0.182    

Slack (VIOLATED) :        -0.174ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.040ns  (logic 0.459ns (22.505%)  route 1.581ns (77.495%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 32.911 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    32.911    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.459    33.370 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          1.581    34.951    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.951    
  -------------------------------------------------------------------
                         slack                                 -0.174    

Slack (VIOLATED) :        -0.170ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.038ns  (logic 0.459ns (22.525%)  route 1.579ns (77.475%))
  Logic Levels:           0  
  Clock Path Skew:        1.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.659ns = ( 32.909 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.659    32.909    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.459    33.368 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          1.579    34.947    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[9]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.947    
  -------------------------------------------------------------------
                         slack                                 -0.170    

Slack (VIOLATED) :        -0.152ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.017ns  (logic 0.459ns (22.760%)  route 1.558ns (77.240%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 32.912 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.662    32.912    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.459    33.371 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          1.558    34.929    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.929    
  -------------------------------------------------------------------
                         slack                                 -0.152    

Slack (VIOLATED) :        -0.147ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.011ns  (logic 0.459ns (22.825%)  route 1.552ns (77.175%))
  Logic Levels:           0  
  Clock Path Skew:        1.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.662ns = ( 32.912 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.662    32.912    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.459    33.371 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          1.552    34.923    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[3]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.923    
  -------------------------------------------------------------------
                         slack                                 -0.147    

Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        2.012ns  (logic 0.459ns (22.818%)  route 1.553ns (77.182%))
  Logic Levels:           0  
  Clock Path Skew:        1.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.661ns = ( 32.911 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.661    32.911    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.459    33.370 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          1.553    34.923    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.923    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.118ns  (required time - arrival time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_fpga_0 fall@32.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@31.250ns)
  Data Path Delay:        1.986ns  (logic 0.459ns (23.113%)  route 1.527ns (76.888%))
  Logic Levels:           0  
  Clock Path Skew:        1.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.223 - 32.500 ) 
    Source Clock Delay      (SCD):    1.658ns = ( 32.908 - 31.250 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     31.250    31.250 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    31.250 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677    32.927    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    29.389 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    31.149    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    31.250 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.658    32.908    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_fdre_C_Q)         0.459    33.367 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          1.527    34.894    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     32.500    32.500 f  
    PS7_X0Y0             PS7                          0.000    32.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    33.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    33.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.531    35.223    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    35.223    
                         clock uncertainty           -0.206    35.017    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.241    34.776    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                         34.776    
                         arrival time                         -34.894    
  -------------------------------------------------------------------
                         slack                                 -0.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.682ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.570ns  (logic 0.370ns (23.570%)  route 1.200ns (76.430%))
  Logic Levels:           0  
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 95.236 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.486    95.236    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.370    95.606 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[11]/Q
                         net (fo=13, routed)          1.200    96.806    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[11]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.806    
  -------------------------------------------------------------------
                         slack                                  0.682    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.653ns  (logic 0.370ns (22.383%)  route 1.283ns (77.617%))
  Logic Levels:           0  
  Clock Path Skew:        1.530ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.483ns = ( 95.233 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.483    95.233    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y90         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y90         FDRE (Prop_fdre_C_Q)         0.370    95.603 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[2]/Q
                         net (fo=13, routed)          1.283    96.886    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[2]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.886    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.779ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.668ns  (logic 0.370ns (22.183%)  route 1.298ns (77.817%))
  Logic Levels:           0  
  Clock Path Skew:        1.528ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 95.235 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.485    95.235    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X25Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y93         FDRE (Prop_fdre_C_Q)         0.370    95.605 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[5]/Q
                         net (fo=13, routed)          1.298    96.903    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[5]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.903    
  -------------------------------------------------------------------
                         slack                                  0.779    

Slack (MET) :             0.787ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.673ns  (logic 0.370ns (22.122%)  route 1.303ns (77.878%))
  Logic Levels:           0  
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y92         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y92         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[8]/Q
                         net (fo=13, routed)          1.303    96.910    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[8]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.910    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.793ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.678ns  (logic 0.370ns (22.050%)  route 1.308ns (77.950%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 95.239 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    95.239    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.370    95.609 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[3]/Q
                         net (fo=13, routed)          1.308    96.917    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[3]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.917    
  -------------------------------------------------------------------
                         slack                                  0.793    

Slack (MET) :             0.797ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.682ns  (logic 0.370ns (22.002%)  route 1.312ns (77.998%))
  Logic Levels:           0  
  Clock Path Skew:        1.524ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.489ns = ( 95.239 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.489    95.239    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y93         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y93         FDRE (Prop_fdre_C_Q)         0.370    95.609 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[7]/Q
                         net (fo=13, routed)          1.312    96.920    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[7]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.920    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.697ns  (logic 0.370ns (21.807%)  route 1.327ns (78.193%))
  Logic Levels:           0  
  Clock Path Skew:        1.527ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.486ns = ( 95.236 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.486    95.236    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y88         FDRE (Prop_fdre_C_Q)         0.370    95.606 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[9]/Q
                         net (fo=13, routed)          1.327    96.932    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[9]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.932    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.820ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.706ns  (logic 0.370ns (21.694%)  route 1.336ns (78.306%))
  Logic Levels:           0  
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X26Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y91         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[1]/Q
                         net (fo=13, routed)          1.336    96.943    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[1]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.943    
  -------------------------------------------------------------------
                         slack                                  0.820    

Slack (MET) :             0.825ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.711ns  (logic 0.370ns (21.623%)  route 1.341ns (78.377%))
  Logic Levels:           0  
  Clock Path Skew:        1.525ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.488ns = ( 95.238 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.488    95.238    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X27Y91         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y91         FDRE (Prop_fdre_C_Q)         0.370    95.608 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[0]/Q
                         net (fo=13, routed)          1.341    96.949    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[0]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.949    
  -------------------------------------------------------------------
                         slack                                  0.825    

Slack (MET) :             0.867ns  (arrival time - required time)
  Source:                 MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_MicroBlaze_clk_wiz_0_0  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.250ns  (clk_fpga_0 fall@92.500ns - clk_out1_MicroBlaze_clk_wiz_0_0 fall@93.750ns)
  Data Path Delay:        1.758ns  (logic 0.370ns (21.042%)  route 1.388ns (78.958%))
  Logic Levels:           0  
  Clock Path Skew:        1.531ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.012ns = ( 95.512 - 92.500 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 95.232 - 93.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.162ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_MicroBlaze_clk_wiz_0_0 fall edge)
                                                     93.750    93.750 f  
    BUFGCTRL_X0Y0        BUFG                         0.000    93.750 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.487    95.237    MicroBlaze_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177    92.060 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    93.659    MicroBlaze_i/clk_wiz_0/inst/clk_out1_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    93.750 f  MicroBlaze_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=267, routed)         1.482    95.232    MicroBlaze_i/SPI_ADC_Master_0/inst/clk16MHz
    SLICE_X22Y88         FDRE                                         r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y88         FDRE (Prop_fdre_C_Q)         0.370    95.602 r  MicroBlaze_i/SPI_ADC_Master_0/inst/wave_reg[10]/Q
                         net (fo=13, routed)          1.388    96.990    MicroBlaze_i/WaveCaptureUnit_0/inst/WaveRef[10]
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                     92.500    92.500 f  
    PS7_X0Y0             PS7                          0.000    92.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207    93.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    93.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.704    95.512    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKARDCLK  (IS_INVERTED)
                         clock pessimism              0.000    95.512    
                         clock uncertainty            0.206    95.718    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.405    96.123    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg
  -------------------------------------------------------------------
                         required time                        -96.123    
                         arrival time                          96.990    
  -------------------------------------------------------------------
                         slack                                  0.867    





---------------------------------------------------------------------------------------------------
From Clock:  clk1Mhz
  To Clock:  clk_fpga_0

Setup :           44  Failing Endpoints,  Worst Slack       -2.248ns,  Total Violation      -28.086ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.882ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.258ns  (logic 2.350ns (44.698%)  route 2.908ns (55.301%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 505.186 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.518   506.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.494   505.186    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.186    
                         clock uncertainty           -0.083   505.104    
    SLICE_X27Y36         FDRE (Setup_fdre_C_R)       -0.426   504.678    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]
  -------------------------------------------------------------------
                         required time                        504.678    
                         arrival time                        -506.926    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.258ns  (logic 2.350ns (44.698%)  route 2.908ns (55.301%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 505.186 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.518   506.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.494   505.186    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.186    
                         clock uncertainty           -0.083   505.104    
    SLICE_X27Y36         FDRE (Setup_fdre_C_R)       -0.426   504.678    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]
  -------------------------------------------------------------------
                         required time                        504.678    
                         arrival time                        -506.926    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.258ns  (logic 2.350ns (44.698%)  route 2.908ns (55.301%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 505.186 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.518   506.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.494   505.186    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.186    
                         clock uncertainty           -0.083   505.104    
    SLICE_X27Y36         FDRE (Setup_fdre_C_R)       -0.426   504.678    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]
  -------------------------------------------------------------------
                         required time                        504.678    
                         arrival time                        -506.926    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.248ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.258ns  (logic 2.350ns (44.698%)  route 2.908ns (55.301%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns = ( 505.186 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.518   506.926    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.494   505.186    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.186    
                         clock uncertainty           -0.083   505.104    
    SLICE_X27Y36         FDRE (Setup_fdre_C_R)       -0.426   504.678    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]
  -------------------------------------------------------------------
                         required time                        504.678    
                         arrival time                        -506.926    
  -------------------------------------------------------------------
                         slack                                 -2.248    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.256ns  (logic 2.350ns (44.710%)  route 2.906ns (55.289%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 505.187 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.924    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.495   505.187    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.187    
                         clock uncertainty           -0.083   505.105    
    SLICE_X27Y37         FDRE (Setup_fdre_C_R)       -0.426   504.679    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]
  -------------------------------------------------------------------
                         required time                        504.679    
                         arrival time                        -506.924    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.256ns  (logic 2.350ns (44.710%)  route 2.906ns (55.289%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 505.187 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.924    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.495   505.187    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.187    
                         clock uncertainty           -0.083   505.105    
    SLICE_X27Y37         FDRE (Setup_fdre_C_R)       -0.426   504.679    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]
  -------------------------------------------------------------------
                         required time                        504.679    
                         arrival time                        -506.924    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.256ns  (logic 2.350ns (44.710%)  route 2.906ns (55.289%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 505.187 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.924    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.495   505.187    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.187    
                         clock uncertainty           -0.083   505.105    
    SLICE_X27Y37         FDRE (Setup_fdre_C_R)       -0.426   504.679    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[6]
  -------------------------------------------------------------------
                         required time                        504.679    
                         arrival time                        -506.924    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.246ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.256ns  (logic 2.350ns (44.710%)  route 2.906ns (55.289%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 505.187 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.517   506.924    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.495   505.187    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.187    
                         clock uncertainty           -0.083   505.105    
    SLICE_X27Y37         FDRE (Setup_fdre_C_R)       -0.426   504.679    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]
  -------------------------------------------------------------------
                         required time                        504.679    
                         arrival time                        -506.924    
  -------------------------------------------------------------------
                         slack                                 -2.246    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.109ns  (logic 2.350ns (46.000%)  route 2.759ns (53.999%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 505.188 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.370   506.777    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.496   505.188    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.188    
                         clock uncertainty           -0.083   505.106    
    SLICE_X27Y38         FDRE (Setup_fdre_C_R)       -0.426   504.680    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]
  -------------------------------------------------------------------
                         required time                        504.680    
                         arrival time                        -506.777    
  -------------------------------------------------------------------
                         slack                                 -2.097    

Slack (VIOLATED) :        -2.097ns  (required time - arrival time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_fpga_0 fall@502.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        5.109ns  (logic 2.350ns (46.000%)  route 2.759ns (53.999%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 505.188 - 502.500 ) 
    Source Clock Delay      (SCD):    1.668ns = ( 501.668 - 500.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.668   501.668    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.459   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[1]/Q
                         net (fo=5, routed)           0.693   502.820    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[1]
    SLICE_X27Y35         LUT2 (Prop_lut2_I0_O)        0.124   502.944 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3/O
                         net (fo=1, routed)           0.000   502.944    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_i_3_n_0
    SLICE_X27Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   503.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry/CO[3]
                         net (fo=1, routed)           0.000   503.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.608 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   503.608    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.722 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/CO[3]
                         net (fo=1, routed)           0.000   503.722    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.836 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/CO[3]
                         net (fo=1, routed)           0.000   503.836    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   503.950 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3/CO[3]
                         net (fo=1, routed)           0.000   503.950    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__3_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   504.284 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__4/O[1]
                         net (fo=1, routed)           0.982   505.266    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111[21]
    SLICE_X31Y40         LUT6 (Prop_lut6_I4_O)        0.303   505.569 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4/O
                         net (fo=1, routed)           0.714   506.283    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_4_n_0
    SLICE_X29Y38         LUT5 (Prop_lut5_I4_O)        0.124   506.407 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1/O
                         net (fo=11, routed)          0.370   506.777    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11[10]_i_1_n_0
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    502.500   502.500 f  
    PS7_X0Y0             PS7                          0.000   502.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101   503.601    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   503.692 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.496   505.188    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.000   505.188    
                         clock uncertainty           -0.083   505.106    
    SLICE_X27Y38         FDRE (Setup_fdre_C_R)       -0.426   504.680    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[8]
  -------------------------------------------------------------------
                         required time                        504.680    
                         arrival time                        -506.777    
  -------------------------------------------------------------------
                         slack                                 -2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                            (clock source 'clk1Mhz'  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@997.500ns - clk1Mhz rise@1000.000ns)
  Data Path Delay:        1.779ns  (logic 0.100ns (5.621%)  route 1.679ns (94.379%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 1000.542 - 997.500 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 1000.000 - 1000.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz rise edge) 1000.000  1000.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000  1000.000 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.679  1001.679    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG
    SLICE_X39Y26         LUT3 (Prop_lut3_I2_O)        0.100  1001.779 r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1/O
                         net (fo=1, routed)           0.000  1001.779    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_i_1_n_0
    SLICE_X39Y26         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    997.500   997.500 f  
    PS7_X0Y0             PS7                          0.000   997.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   998.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   998.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.734  1000.542    MicroBlaze_i/clk1Mhz_0/inst/clk
    SLICE_X39Y26         FDRE                                         r  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg/C  (IS_INVERTED)
                         clock pessimism              0.000  1000.542    
                         clock uncertainty            0.083  1000.625    
    SLICE_X39Y26         FDRE (Hold_fdre_C_D)         0.272  1000.897    MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_reg
  -------------------------------------------------------------------
                         required time                      -1000.897    
                         arrival time                        1001.779    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             1.458ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[14]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.820ns  (logic 0.659ns (80.358%)  route 0.161ns (19.640%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 500.478 - 497.500 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 501.496 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.496   501.496    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.370   501.866 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[14]/Q
                         net (fo=5, routed)           0.161   502.027    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[14]
    SLICE_X27Y38         LUT2 (Prop_lut2_I0_O)        0.100   502.127 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_2/O
                         net (fo=1, routed)           0.000   502.127    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_2_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   502.316 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[2]
                         net (fo=1, routed)           0.000   502.316    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_5
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.670   500.478    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.478    
                         clock uncertainty            0.083   500.561    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.298   500.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[10]
  -------------------------------------------------------------------
                         required time                       -500.859    
                         arrival time                         502.316    
  -------------------------------------------------------------------
                         slack                                  1.458    

Slack (MET) :             1.537ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[9]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.900ns  (logic 0.644ns (71.573%)  route 0.256ns (28.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 500.477 - 497.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 501.495 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.495   501.495    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.370   501.865 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[9]/Q
                         net (fo=5, routed)           0.256   502.121    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[9]
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.100   502.221 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_3/O
                         net (fo=1, routed)           0.000   502.221    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_3_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174   502.395 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[1]
                         net (fo=1, routed)           0.000   502.395    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_6
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   500.477    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.477    
                         clock uncertainty            0.083   500.560    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.298   500.858    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[5]
  -------------------------------------------------------------------
                         required time                       -500.858    
                         arrival time                         502.395    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.537ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[13]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.900ns  (logic 0.644ns (71.573%)  route 0.256ns (28.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.978ns = ( 500.478 - 497.500 ) 
    Source Clock Delay      (SCD):    1.496ns = ( 501.496 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.496   501.496    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[13]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_fdre_C_Q)         0.370   501.866 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[13]/Q
                         net (fo=5, routed)           0.256   502.122    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[13]
    SLICE_X27Y38         LUT2 (Prop_lut2_I0_O)        0.100   502.222 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_3/O
                         net (fo=1, routed)           0.000   502.222    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_i_3_n_0
    SLICE_X27Y38         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174   502.396 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2/O[1]
                         net (fo=1, routed)           0.000   502.396    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__2_n_6
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.670   500.478    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y38         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.478    
                         clock uncertainty            0.083   500.561    
    SLICE_X27Y38         FDRE (Hold_fdre_C_D)         0.298   500.859    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[9]
  -------------------------------------------------------------------
                         required time                       -500.859    
                         arrival time                         502.396    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.537ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.900ns  (logic 0.644ns (71.573%)  route 0.256ns (28.431%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 500.476 - 497.500 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 501.494 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.494   501.494    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.370   501.864 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[5]/Q
                         net (fo=5, routed)           0.256   502.120    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[5]
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.100   502.220 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_3/O
                         net (fo=1, routed)           0.000   502.220    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_3_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174   502.394 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[1]
                         net (fo=1, routed)           0.000   502.394    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_6
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.668   500.476    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.476    
                         clock uncertainty            0.083   500.559    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.298   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[1]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.394    
  -------------------------------------------------------------------
                         slack                                  1.537    

Slack (MET) :             1.573ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        0.934ns  (logic 0.659ns (70.549%)  route 0.275ns (29.451%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 500.476 - 497.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 501.495 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.495   501.495    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.370   501.865 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.275   502.141    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.100   502.241 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000   502.241    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.189   502.430 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[2]
                         net (fo=1, routed)           0.000   502.430    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_5
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.668   500.476    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.476    
                         clock uncertainty            0.083   500.559    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.298   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[2]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.429    
  -------------------------------------------------------------------
                         slack                                  1.573    

Slack (MET) :             1.653ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.014ns  (logic 0.739ns (72.873%)  route 0.275ns (27.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 500.476 - 497.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 501.495 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.495   501.495    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.370   501.865 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[6]/Q
                         net (fo=5, routed)           0.275   502.141    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[6]
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.100   502.241 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2/O
                         net (fo=1, routed)           0.000   502.241    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_2_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.269   502.510 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[3]
                         net (fo=1, routed)           0.000   502.510    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_4
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.668   500.476    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.476    
                         clock uncertainty            0.083   500.559    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.298   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[3]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.509    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.062ns  (logic 0.659ns (62.036%)  route 0.403ns (37.964%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 500.477 - 497.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 501.495 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.495   501.495    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDRE (Prop_fdre_C_Q)         0.370   501.865 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[11]/Q
                         net (fo=5, routed)           0.403   502.269    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[11]
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.100   502.369 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1/O
                         net (fo=1, routed)           0.000   502.369    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_i_1_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189   502.558 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[3]
                         net (fo=1, routed)           0.000   502.558    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_4
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   500.477    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.477    
                         clock uncertainty            0.083   500.560    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.298   500.858    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[7]
  -------------------------------------------------------------------
                         required time                       -500.858    
                         arrival time                         502.558    
  -------------------------------------------------------------------
                         slack                                  1.700    

Slack (MET) :             1.786ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.149ns  (logic 0.830ns (72.238%)  route 0.319ns (27.762%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns = ( 500.477 - 497.500 ) 
    Source Clock Delay      (SCD):    1.495ns = ( 501.495 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.495   501.495    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y37         FDSE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDSE (Prop_fdse_C_Q)         0.370   501.865 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[7]/Q
                         net (fo=5, routed)           0.319   502.184    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[7]
    SLICE_X27Y36         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.310   502.494 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/CO[3]
                         net (fo=1, routed)           0.000   502.494    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_0
    SLICE_X27Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150   502.644 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1/O[0]
                         net (fo=1, routed)           0.000   502.644    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__1_n_7
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.669   500.477    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y37         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.477    
                         clock uncertainty            0.083   500.560    
    SLICE_X27Y37         FDRE (Hold_fdre_C_D)         0.298   500.858    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[4]
  -------------------------------------------------------------------
                         required time                       -500.858    
                         arrival time                         502.644    
  -------------------------------------------------------------------
                         slack                                  1.786    

Slack (MET) :             1.794ns  (arrival time - required time)
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk1Mhz  {rise@0.000ns fall@500.000ns period=1000.000ns})
  Destination:            MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -2.500ns  (clk_fpga_0 fall@497.500ns - clk1Mhz fall@500.000ns)
  Data Path Delay:        1.156ns  (logic 0.659ns (56.992%)  route 0.497ns (43.010%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        1.482ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns = ( 500.476 - 497.500 ) 
    Source Clock Delay      (SCD):    1.494ns = ( 501.494 - 500.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk1Mhz fall edge)  500.000   500.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000   500.000 f  MicroBlaze_i/clk1Mhz_0/inst/clk1Mhz_BUFG_inst/O
                         net (fo=593, routed)         1.494   501.494    MicroBlaze_i/WaveCaptureUnit_0/inst/clk1Mhz
    SLICE_X26Y35         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y35         FDRE (Prop_fdre_C_Q)         0.370   501.864 r  MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress_reg[4]/Q
                         net (fo=5, routed)           0.497   502.362    MicroBlaze_i/WaveCaptureUnit_0/inst/MemoryAddress[4]
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.100   502.462 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_4/O
                         net (fo=1, routed)           0.000   502.462    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_i_4_n_0
    SLICE_X27Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189   502.651 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0/O[0]
                         net (fo=1, routed)           0.000   502.651    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A111_carry__0_n_7
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                    497.500   497.500 f  
    PS7_X0Y0             PS7                          0.000   497.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207   498.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   498.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.668   500.476    MicroBlaze_i/WaveCaptureUnit_0/inst/clk
    SLICE_X27Y36         FDRE                                         r  MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.000   500.476    
                         clock uncertainty            0.083   500.559    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.298   500.857    MicroBlaze_i/WaveCaptureUnit_0/inst/Address_A11_reg[0]
  -------------------------------------------------------------------
                         required time                       -500.857    
                         arrival time                         502.651    
  -------------------------------------------------------------------
                         slack                                  1.794    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.911ns  (logic 0.124ns (6.487%)  route 1.787ns (93.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.787     1.787    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y20          LUT1 (Prop_lut1_I0_O)        0.124     1.911 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.911    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y20          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.540     2.733    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y20          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.045ns (6.127%)  route 0.689ns (93.873%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.079ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.689     0.689    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.734 r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.734    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y20          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.842     1.212    MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y20          FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay           188 Endpoints
Min Delay           188 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.278ns  (logic 2.454ns (57.368%)  route 1.824ns (42.632%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[0]
                         net (fo=1, routed)           1.824     9.791    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.506     2.698    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X12Y42         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.186ns  (logic 2.454ns (58.631%)  route 1.732ns (41.369%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[1]
                         net (fo=1, routed)           1.732     9.699    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X8Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y45          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.926ns  (logic 2.454ns (62.501%)  route 1.472ns (37.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[5]
                         net (fo=1, routed)           1.472     9.440    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X8Y44          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X8Y44          FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.789ns  (logic 2.454ns (64.772%)  route 1.335ns (35.228%))
  Logic Levels:           0  
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.687ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[11])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[11]
                         net (fo=1, routed)           1.335     9.302    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[11]
    SLICE_X23Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.495     2.687    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.777ns  (logic 2.454ns (64.975%)  route 1.323ns (35.025%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[7]
                         net (fo=1, routed)           1.323     9.290    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[7]
    SLICE_X13Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.507     2.700    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X13Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.754ns  (logic 2.454ns (65.372%)  route 1.300ns (34.628%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[3]
                         net (fo=1, routed)           1.300     9.267    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X16Y46         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.715ns  (logic 2.454ns (66.050%)  route 1.261ns (33.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[8]
                         net (fo=1, routed)           1.261     9.229    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[8]
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.590ns  (logic 2.454ns (68.360%)  route 1.136ns (31.640%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.684ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[2]
                         net (fo=1, routed)           1.136     9.103    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X25Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.492     2.684    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X25Y38         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.575ns  (logic 2.454ns (68.652%)  route 1.121ns (31.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[10]
                         net (fo=1, routed)           1.121     9.088    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[10]
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.500     2.692    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X18Y44         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[10].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.535ns  (logic 2.454ns (69.426%)  route 1.081ns (30.574%))
  Logic Levels:           0  
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.013ns = ( 5.513 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      2.500     2.500 f  
    PS7_X0Y0             PS7                          0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     3.707    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.808 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.705     5.513    MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg_0
    RAMB36_X1Y10         RAMB36E1                                     r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     7.967 r  MicroBlaze_i/WaveCaptureUnit_0/inst/Ram_reg/DOBDO[9]
                         net (fo=1, routed)           1.081     9.048    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[9]
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     1.101    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.192 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.500     2.693    MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  MicroBlaze_i/axi_gpio_3/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[9].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.558ns  (logic 0.186ns (33.360%)  route 0.372ns (66.640%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.558     0.899    MicroBlaze_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X11Y19         FDRE                                         r  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.039 f  MicroBlaze_i/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=13, routed)          0.372     1.411    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X6Y22          LUT1 (Prop_lut1_I0_O)        0.045     1.456 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.456    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.821     1.191    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X6Y22          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.208ns (24.911%)  route 0.627ns (75.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.450     1.528    <hidden>
    SLICE_X6Y24          LUT1 (Prop_lut1_I0_O)        0.044     1.572 f  <hidden>
                         net (fo=3, routed)           0.177     1.748    <hidden>
    SLICE_X6Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X6Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.208ns (24.911%)  route 0.627ns (75.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.450     1.528    <hidden>
    SLICE_X6Y24          LUT1 (Prop_lut1_I0_O)        0.044     1.572 f  <hidden>
                         net (fo=3, routed)           0.177     1.748    <hidden>
    SLICE_X6Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X6Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.835ns  (logic 0.208ns (24.911%)  route 0.627ns (75.089%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.450     1.528    <hidden>
    SLICE_X6Y24          LUT1 (Prop_lut1_I0_O)        0.044     1.572 f  <hidden>
                         net (fo=3, routed)           0.177     1.748    <hidden>
    SLICE_X6Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X6Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.208ns (23.318%)  route 0.684ns (76.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.452     1.530    <hidden>
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.044     1.574 f  <hidden>
                         net (fo=3, routed)           0.232     1.806    <hidden>
    SLICE_X8Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X8Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.208ns (23.318%)  route 0.684ns (76.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.452     1.530    <hidden>
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.044     1.574 f  <hidden>
                         net (fo=3, routed)           0.232     1.806    <hidden>
    SLICE_X8Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X8Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.208ns (23.318%)  route 0.684ns (76.682%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.452     1.530    <hidden>
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.044     1.574 f  <hidden>
                         net (fo=3, routed)           0.232     1.806    <hidden>
    SLICE_X8Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X8Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.452     1.530    <hidden>
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.575 f  <hidden>
                         net (fo=3, routed)           0.236     1.811    <hidden>
    SLICE_X7Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X7Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.452     1.530    <hidden>
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.575 f  <hidden>
                         net (fo=3, routed)           0.236     1.811    <hidden>
    SLICE_X7Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X7Y24          FDCE                                         r  <hidden>

Slack:                    inf
  Source:                 MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.898ns  (logic 0.209ns (23.282%)  route 0.689ns (76.718%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.573     0.914    MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X4Y23          FDRE                                         r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y23          FDRE (Prop_fdre_C_Q)         0.164     1.077 r  MicroBlaze_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=37, routed)          0.452     1.530    <hidden>
    SLICE_X8Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.575 f  <hidden>
                         net (fo=3, routed)           0.236     1.811    <hidden>
    SLICE_X7Y24          FDCE                                         f  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    MicroBlaze_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.818     1.188    <hidden>
    SLICE_X7Y24          FDCE                                         r  <hidden>





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_MicroBlaze_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.538ns  (logic 0.101ns (2.855%)  route 3.437ns (97.145%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 fall edge)
                                                      2.500     2.500 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     2.500 f  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.538     0.639 f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     2.399    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.101     2.500 f  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.677     4.177    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_MicroBlaze_clk_wiz_0_0'  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.026ns (2.468%)  route 1.028ns (97.532%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.134ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.072ns
    Phase Error              (PE):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_MicroBlaze_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  MicroBlaze_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3184, routed)        0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.053    -0.508 r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.482    -0.026    MicroBlaze_i/clk_wiz_0/inst/clkfbout_MicroBlaze_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.000 r  MicroBlaze_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.546     0.546    MicroBlaze_i/clk_wiz_0/inst/clkfbout_buf_MicroBlaze_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  MicroBlaze_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





