<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>"design optimization" | Genetic Logic Lab</title><link>/tag/design-optimization/</link><atom:link href="/tag/design-optimization/index.xml" rel="self" type="application/rss+xml"/><description>"design optimization"</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Sat, 01 Nov 2003 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>"design optimization"</title><link>/tag/design-optimization/</link></image><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000-1/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000-1/</guid><description/></item><item><title>Interfacing synchronous and asynchronous modules within a high-speed pipeline</title><link>/publication/sjogren-interfacing-2000/</link><pubDate>Sun, 01 Oct 2000 00:00:00 +0000</pubDate><guid>/publication/sjogren-interfacing-2000/</guid><description/></item><item><title>POSET timing and its application to the synthesis and verification of gate-level timed circuits</title><link>/publication/myers-poset-1999/</link><pubDate>Tue, 01 Jun 1999 00:00:00 +0000</pubDate><guid>/publication/myers-poset-1999/</guid><description/></item><item><title>Timed circuit synthesis using implicit methods</title><link>/publication/thacker-timed-1999/</link><pubDate>Fri, 01 Jan 1999 00:00:00 +0000</pubDate><guid>/publication/thacker-timed-1999/</guid><description/></item><item><title>Average-case optimized technology mapping of one-hot domino circuits</title><link>/publication/wei-chun-chou-average-case-1998/</link><pubDate>Sun, 01 Mar 1998 00:00:00 +0000</pubDate><guid>/publication/wei-chun-chou-average-case-1998/</guid><description/></item><item><title>Efficient timing analysis algorithms for timed state space exploration</title><link>/publication/belluomini-efficient-1997/</link><pubDate>Tue, 01 Apr 1997 00:00:00 +0000</pubDate><guid>/publication/belluomini-efficient-1997/</guid><description/></item><item><title>Technology mapping of timed circuits</title><link>/publication/myers-technology-1995/</link><pubDate>Mon, 01 May 1995 00:00:00 +0000</pubDate><guid>/publication/myers-technology-1995/</guid><description/></item><item><title>Automatic synthesis of gate-level timed circuits with choice</title><link>/publication/myers-automatic-1995/</link><pubDate>Wed, 01 Mar 1995 00:00:00 +0000</pubDate><guid>/publication/myers-automatic-1995/</guid><description/></item></channel></rss>