b'N94-13338\n3rd\n\nNASA\n\nSymposium\n\non VLSI\n\nDesign\n\nExperience\nin Space\n\nwith\nCustom\nProcessors\nFlight\nApplications\n\nM. E. Fraeman,\n\nJ. R. Hayes,\n\nR.\nJohns\n\nL. Williams,\n\nHopkins\n\nlite\n\nAPL\n\nnamed\n\nMarch\n\nhas\n\nUniversity\n\nFreja\n\nrocket.\n\ndesigned\nour\n\ndeveloped\nwith\n\nThe\n\nat APL\n\nexperience\narchitecture\n\ncosts\n\nbecause\n\ngramming\nof the\n20\n\nlaunch\n\nan\n\nit\n\nwas\n\noptimized\n\nmicroprocessor\n\nwas\n\ntotal\n\ndose\n\nalso\n\nand\n\ntested\n\nvery\n\non\n\na Chinese\n\nLong\n\na custom\nThe\n\nand\n\nprovide\nthe\n\nsatel-\n\n1992\n\ngreatly\n\nby\n\nhosted\n\na Swedish\n\nutilized\n\ndesign\n\nto\n\nfor\n\nAugust\n\ncompiler.\n\nmicroprocessor\n\nenvironment\n\nkRad(Si)\n\nfor\n\nsilicon\n\nbit-slice\n\nLaboratory\n\ninstrument\n\ncontroller\n\nolder\n\nof our\n\nBallard,\n\n20723\n\nscheduled\n\nGenesil\n\nB. W.\n\nPhysics\n\na magnetometer\n\nthe\n\nwith\n\nThe\n\nApplied\nMaryland\n\nmagnetometer\n\nwith\n\nD. A. Lohr,\n\nand R. M. Henshaw\n\nLaurel,\nAbstract-\n\n1.1.1\n\n1991\n\ntwo\n\nprior\n\nevolved\n\nsingle\nand\n\nRadiation\n\nwas\n\nadequate\n\nfor\n\nlatch-up\n\nand\n\nfrom\nefforts.\n\ndevelopment\n\nhardware.\n\ninfrequent\n\nchip\n\nsoftware\n\ninteractive\n\ntarget\nand\n\nprocessor\n\nlowered\n\nan\n\nmicroprocessor\n\nextensible\n\npro-\n\ntolerance\n\nFreja\'s\n\nmission--\n\nsingle\n\nevent\n\nupset\n\nevents.\n\n1\n\nIntroduction\n\nThe\n\nJohns\n\nHopkins\n\nprocessor\n\nthat\n\ninstrument\nthe\n\nsatellite.\n\nbecause\n\ntraditional\nlanguage\n\nOur\nearly\n\nbeen\n\nThe\n\nhardware\nwas\n\nto design\n\nForth\n\na 32-bit\n\nin this paper.\n\nversion\n\nof this\n\nof our\n\nuse\n\ndesigned\n\nSC32\n\nfor space\nintegrated\n\nin the\n\nFreja\nFinally,\n\ncircuit\n\nespecially\n\nBasic,\non\n\nthe\n\nSC321,\n\nmagnetometer\nwe discuss\nflight\n\nand\nare\n\ndevelopment\n\nsome\n\nto execute\n\nperformance\n\nincludes\nof the\n\nflight\n\nproces-\n\nsystems.\n\nour\n\nefforts\n\nlessons\n\nand\nForth\n\nof our\n\nin Section\n\nour\n\nmicroprocessors\n\ncomputers,\n\nintended\n\nsummarized\n\nFreja\nThus,\n\nor Smalltalk,\n\nembedded\n\nand\n\nfor\n\nreduced\n\nby other\n\ninstrumentation\n\nspecifically\n\nin satellite\n\nsystem.\n\nLisp,\n\nobtained\n\na micro-\n\ninstrument\n\ndevelopment\n\ncross-compilers\n\nspacecraft\n\nin space\n\nlike\n\nthat\n\narchitecture,\n\nthe\n\ndeveloped\n\narchitecture\n\nown\n\nsupported\nthan\n\nmicroprocessor\ncalled\n\nflight.\n\nfully\n\ntraditional\n\ndesign,\n\ndirected\nas its\n\nlanguages\n\nto program\n\nThe\n\nmicroprocessor,\n\nof the\n\nmicroprocessor\n\nC with\n\nhas\n\napplications\n\nlanguage\n\nor better\n\n(APL)\n\nfor use in a magnetometer\n\nserved\n\nprogramming\n\nlike\n\nusing\n\nembedded\n\nprocessor\'s\n\nsystem\n\nLaboratory\n\nqualified\n\nflight\n\nthe\n\nwas also equivalent\n\ndescribed\n\ncustom\n\nhas\n\ndevelopment\n\nexperiences\n\nefforts\n\nchip\n\nin languages\n\nPhysics\n\nto one-of-a-kind\n\ninterpreted\n\nPerformance\n\nprogrammed\n\nare\n\nFreja\n\ncosts\n\nApplied\n\nsuited\nThe\n\nSwedish\n\nForth\nsor.\n\nis well\n\ncontrol.\n\nsoftware\nunlike\n\nUniversity\n\nmost\n\nour\ncode\n\nrecent\n\n4. Discussion\nto\n\nqualify\n\nwe learned\n\nusing\n\nthe\na\n\nhardware.\n\n1The SC32 has been commercially licensed by Silicon Composers, Inc., Palo Alto, Ca. They offer chips,\nboard level development systems, and support software.\n\n1.1.2\n\nTable\n\n1: APL\n\nSPACECRAFT\n\nForth-based\n\nSubsystems\n\nSUBSYSTEM/EXPERIMENT\n\nMAGSAT\n\nAttitude\n\nand\n\nExperiments\n\nLAUNCH\n\nControl\n\nDATE\n\nPROCESSOR\n\n6/79\n\nRCA\n\nDMSP\n\nMagnetometer\n\nRCA\n\n1802\n\nHILAT\n\nMagnetometer\n\n6/83\n\nRCA\n\n1802\n\nMagnetometer\n\n6/83\n\nRCA\n\n1802\n\n12/90\n\nAMD\n\n2900\n\nPolar\n\nBear\n\nAstro-1\n\nUltraviolet\n\nFreja\n\n2\n\n(classified)\n\n1802\n\nTelescope(HUT)\n\nMagnetometer\n\n8/9_\n\n(est)\n\nSC32\n\nBackground\n\n2.1\n\nForth\n\nForth\n\nhas\n\nan extremely\n\nrun in impoverished\nsubroutines,\ncalled\nof any\n\nother\n\nfull featured\n\nProgramming\nnew\n\nword\n\nThus,\nand\n\nusual\n\nhigher\n\nground\n\nsupport\n\nranged\n\nfrom\n\nForth.\nsimple\n\nrecent\n\ninstrument,\n\nlater\n\nin this\n\nwith\n\ncontrol\n\ndata\n\nwords\nare\n\nallow\n\nare also simple.\nthemselves\ncan\n\nkeeps\n\nthe\n\nin terms\n\nit to\nForth\nconsist\n\ninterpreter\n\nas 8 kbytes\n\nwords.\n\nby the\n\nespecially\n\nsmall\n\nof memory.\n\nof existing\n\ninteractively\nreaped,\n\nto\n\nThe\n\nprogrammer.\n\nsimplified\n\ntesting\n\ncorrectness.\n\nof Forth\n\n[1] We have\n\nshuttle\nbased\nHopkins\nUltraviolet\n(all programmed\nin Forth)\nthat\nmost\n\nlanguages\n\nis needed\n\nin as little\n\nbe invoked\n\nin program\n\nand\n\nsimplicity\n\nnew\n\nand can\n\nexperience\n\nequipment\nrelatively\n\nof defining\n\nApplications\n\nusing\n\nThis\n\nparser\n\nproperties\nThe words\n\nto fit comfortably\n\nconsists\n\nconfidence\n\na trivial\n\nLexical\nspaces.\n\ndelimiter.\n\nsystems\n\nAPL\'s\n\nand programmed\n\nso only\n\nof interpreted\n\nSpace\n\n1 summarizes\n\nthe\n\ncompiled\n\nbenefits\n\nAPL\n\nTable\n\nForth\n\nin Forth\n\na resulting\n\n2.2\n\nthan\n\nis incrementally\n\nthe\n\nsyntax\n\nhardware\nenvironments.\nwords,\nare delimited\nby\n\ncharacters\n\nallowing\n\nsimple\n\nspacecraft\n\nalso used\n\ninstrumentation\n\nthe language\n\nof laboratory\n\nacquisition\n\nfunctions\n\nprojects\n\nincluding\n\non other\n\nto control\n\nApplication\nof the\n\ntasks\n\ncomplex,\n\nspace\n\nof three\nultraviolet\ntelescopes\nmission\nat the end of 1990.\nOur\n\npaper.\n\nOur\n\nearliest\n\nspace\n\nmicroprocessor.\n\nBut\n\nsystem\n\naround\n\nsatisfy\n\nthat\n\nas four\nthen\n\nTI\n\n1980,\nproject\'s\n\n9900\n\navailable),\n\nThe\n\nsoftware\n\nand\n\nhardware\n\nflight\n\napplications\n\nduring\n\nthe\n\nrequirements.\n\nwould\n\nbe more\n\nthat\n\nto write\nflexible\n\nof the\n\na far\n\nin the\n\nFreja\n\non\n\nthe\n\nHUT\n\nmachine\n\ntest,\nface\n\nand\n\nof evolving\n\nsimple\n\nprocessor\n\nRCA\n\nbased\nfor\n\nhave\n\nrequirements\n\nhandling\n\non\n\nnumerous\n\nimportantly,\n\n1802\n\nwas needed\n\nqualified\n\nwould\n\nbe described\n\nand data\n\narchitecture\n\nmore\n\nwill\n\nrelatively\n\npowerful\nan\n\nsatellite\n\ncommand\n\nmicroprocessor\n\nfaster\nand\n\nmore\n\nexploring\n\nfastest\n\na single\n\nSwedish\n\nbased\n\ndefinition\nAfter\n\n(the\n\nthat\n\nbe easier\n\nwere\n\nClear\n\nmicroprocessors\n\nwould\n\nearly\n\nit bec_ne\n\nwe realized\n\nfor the\n\ndeveloped\n\ninstrumentation.\n\nTelescope\n(HUT)--one\ncomprised\nthe Astro-1\n\na magnetometer\n\nwe have\n\nto\n\nas many\n\nspace\n\nthat\n\nwas\n\nadvantages.\n\nuniprocessor\nand\n\ncode\n\nas system\n\n3rd NASA\n\nSymposium\n\ninterfaces\n\nwere\n\n2.3\n\nThe\n\nThe\n\nAMD\n\nthe\n\nmore\n\nway\n\nthat\n\nalso\n\npile\n\nand\n\nexecute\n\nsupport\nflight\nthe\n\nrequired\n\ndetailed\n\nconsisted\n\nof about\n\nWe\n\ngained\n\nand flying\nand\n\nHUT\n\nextensible\n\nencouraged\n\nthe\n\naddress\n\nspace\n\nthe\n\nof the\n\nend\n\nlines\n\nprocessor.\n\nof Forth\nA fast\n\ndevelopment\n\nenvironment\n\nand\n\nsystem\n\nmachines\ncycle\n\nyet\n\ntime\n\nextensive\n\nForth\n\noperations\n\nsystem.\n\nThe\n\n(including\n\nfinal\n\ndeveloping\n\nconcurrent\n\nprocesses,\n\nflexible\n\nwhile\n\nsupported\n\nand\n\nsoftware\n\nhad\nwhile\n\nHUT\n\nbecame\n\nusing,\n\ninteractive\n\nadvantages.\n\nIt\n\nthe\n\nof\n\nminimizing\nthat\n\nembedded\n\nmemory\n\nbut\n\nmany\n\nalso showed\n\nfor larger\non clumsier\n\ndeveloping,\n\na compact\n\nhardware\n\nHowever,\n\nback\n\nable to com-\n\nneeding\n\n500,000\n\nwas\n\nrequirements\n\nwas\n\nsoftware\n\nim-\n\nthis\n\n1980s,\nour\n\nwithout\n\ncomputers\n\nthat\n\nprocessor\n\nto fall\n\nearly\nmet\n\nthat\n\ncomments.\n\nbased\n\ninadequate\n\nflight\n\nso we had\n\nunit,\n\nflexible\n\non flight\n\ncode.\n\nwas\n\nflight\n\ncomputer\n\nprocessor\n\n29 cooperating\n\ncomputer\n\nthat\n\nthat\n\n(approximately\n\nForth\n\nof powerful\n\nand maintaining\n\nIn the\n\nof development\n\ncode\n\nwith\n\na 16-bit\n\nbit-slice\n\nunusually\n\ncontained\n\ndevelopment\n\nof 16-bit\n\nOur\n\ngood\n\nan\n\nto build\nthroughput\n\nthe\n\n5 person-years\n\ndevelopment\n\ntesting,\n\non\n\nvery\n\nalso\n\nexperience\n\nsoftware\n\nwriting,\n\ninteractive\n\n12,000\n\nwith\n\neven\n\nrequirements),\n\nvaluable\n\nthe\n\nwas\nabout\n\nsoftware\n\nused\n\nfor use in space.\n\nus to design\n\nProcessor\n\nin microcode.\n\nprocessor\n\ninteractively,\n\nallowed\n\nwas\n\ndirectly\n\na single\n\nPerformance\n\nsoftware\n\nfamily\n\noperations\n\nbuild\n\nbe qualified\n\nwhich\n\n1.1.3\n\nTelescope\n\ncomponent\n\nForth\n\ntools.\n\nsecond)\n\n1991\n\ndefined.\n\nprimitive\n\ncould\n\nDesign\n\nUltraviolet\n\nwe could\n\nand\n\nper\n\nclearly\n\nbit-slice\n\nForth\'s\n\nonly\n\nVLSI\n\nHopkins\n2900\n\nplemented\n\non\n\nthe\n\nsystems.\ntoo\n\ntraditional\n\nfull\n\ncosts\n\n64 Kword\nTowards\n\nto support\n\ncross-compiler\n\nan\nbased\n\nmethodology.\n\n3\nAt\n\nThe\nthe\n\nFRISC\n\nsame\n\ntime\n\ninitiating\n\nan\n\nin\n\nour\n\ncomputers\n\nForth\n\neffort\n\nmicroprocessor.\n\nProject\nwork\n\non HUT\n\nto develop\nand\n\nDuring\n\nhardware\n\nexperience\n\nour\n\ninterest\n\nin VLSI\nin\n\nVLSI\n\n1985 we developed\n\n(Forth\nseveral\n\nReduced\nInstruction\nuniversities\na 68010\n\n3.1\n\nFRISC\nbeginning\n\nof 1986,\n\nwinding\ndesign.\n\ninto\n\nan\n\nthe processor\n\ndesign\n\nof a chip\n\nseries\n\nof chips\n\n(SOS)\n\nprocess\n\nreasons.\n\ntools\n\nevolved\n\ninto\n\navailable\n\ntechnology\n\nis improved\n\nfor future\n\njunction\nbecause\n\nand\n\nof our\n\nSC32.\n\nWe\n\nMOSIS.\n\nimmune\n\nWe\n\nin 1984,\n\ncombined\n\neffort\n\nto\n\nis no minimum\n\nfirmly\n\nideas.\n\ncircuits\nload\n\nwas\nthe\n\nselected\n\nwe called\n\nand\n\nForth\nFRISC\n\nhence\n\ndeveloped\n\nwe started\n\nFRISC\n\nfirst\n\non\n\nsystems.\nseparation\n\nin a\n\nSapphire\nfor several\n\nand would\n\nimproves\n\nat\n\ndetailed\n\n1, the\n\ntechnology\n\nlatch-up\n\nin flight\n\np-active--n-active\n\ntools\n\n4 /_m Silicon\nSOS\n\ninduced\nused\n\ndesign\n\nalso\n\nexperience\n\na 32-bit\n\nthat\n\nin hand,\n\nThis\n\ntargeted\nWe\n\nreduces\n\nVLSI\n\nwe were\nour\n\ndevelop\n\narchitecture\n\nported\n\nto radiation\n\nintegrated\n\ncapacitance\nthere\n\nand\n\narchitecture\n\nmost\nthe\n\nthrough\n\nSOS is inherently\n\nof active-substrate\ndensity\n\nwith\n\nimplemented\n\nthat\nthen\n\nFirst,\n\na candidate\n\nthat\n\nSet Computer)\nbased\nworkstation.\n\ndown\n\n1\n\nBy the\n\nwas\n\nThe\nspeed.\n\nthus\n\nbe\n\nabsence\nCircuit\n\ndesign\n\nrule.\n\n1.1.4\nFinally, on\ncost\n\na more\n\npractical\n\nas far as the\n\na technology\npass\n\nnote,\n\nproject\'s\n\nwith\n\nthe\n\nbudget\n\nsignificant\n\nSOS\n\nwas\n\nbenefits\n\nprocess\n\nconcerned.\nfor chip_\n\navailable\n\nthrough\n\nMOSIS\n\nchance\n\nto get\n\nexperience\n\nSo the\n\nintended\n\nfor use\n\nin space\n\nwas\n\nat no\nwith\n\ntoo\n\ngood\n\nto\n\neasily\n\nfit\n\nup.\nDesign\n\ninside\n\nof the\n\ndesign\n\nthe\n\nusual\n\nrule\n\nclock\n\nThree\nthat\nstuck\n\ndesign\n\nprocessor\n\nlater\n\nUnfortunately,\nto output\n\na value,\nlater\n\nthe\n\ncell and\n\nthe\n\nbecause\n\nlyra\n\nflattened\n\ncells individually.\nother\ncircuitry\n\nthis layout\n\na full Forth\n\nour\n\nchips\n\nso we had\n\nlayout\n\nerror,\n\n3.2\n\nFRISC\n\non rnl for switch\nchip,\n\nwe weren\'t\nto make\n\nown\n\nu_sed in the\n\nto inspect\ndesign\n\nchip\'s\n\nthe\n\nrule\n\nwe built\n\na\n\nnon-overlapping\n\nAbout\none\n\ncontents\n\nof the\n\nThis\n\nadjacent\n\nwas\n\nparts\nalways\n\nto cause\n\nthe\n\nchip\'s\n\nregisters.\n\ninterface\n\nbetween\n\nerror\n\ncells\n\nof the\n\nbit\nset\n\nat the\n\nlogic.\n\non\n\nhalf\n\ndata\n\ninstruction\n\nviolation\n\ninterior\nareas\n\nfu.nctionM\n\ncustom\n\n32-bit\n\nannounced\n\nlevel\n\nand\n\nwe were\n\nwas undetected\n\nafter\n\nchecking\n\nthe\n\nthey\n\nwould\n\nvirtual\n\nmemory\n\nable\n\nto demonstrate\n\nBut\n\nbefore\n\nlonger\n\noffer\n\nmicroprocessor.\n\nthat\n\nsimulation.\n\ndesigned\n\nwith\n\nsubstrate\n\nrequired\nprevented\nSince\n\nUniversity\nfirst,\n\na substrate\n\nand\n\n3 #m\nthat\n\nBy April\n\nalmost\nfeature\n\na 7.9 mm\n\nand-careful\n\nerror. 2\nthe\n\nwas\n\nwas fully\n\nimplemented\n\nit still\n\nat the\n\nthat\n\nthe\n\nchip that\n\nmicrophot0graphy\nmodified\n\nfor\n\nno\n\nwe could\naccess\n\nto\n\nof 1987, we started\nto redesign\nour chip with the MOSIS scalable\n(3 #m\nCMOS process.\nWe also used the magic layout editor instead\nof caesar but\n\ntransistor\n\nthe\n\na programmable\n\nand\n\nutilities\n\n2\n\nAt the beginning\nto 1.2 #m) bulk\n\nlocated\n\nlyra\n\nsimulation,\n\nfabricated,\n\ntheM.\n\nno way\n\none chip\n\nMOS!S\n\ngrounded\n\nlayout,\n\nsystem\n\nentire\ndesign\nand greatly\nexceeded\nthe maximum\nhost workst_ation\nso our mista_ke went undetected.\n\ndesign,\n\nbut\n\nand\n\nbeing\n\nexcept\n\nof intersecting\n\na corrected\n\nversion\n\nwere\n\nIt\n\nfor\n\ncircuit\nand\n\nto test\n\nbit\n\ncell containing\n\nsubmit\nSOS.\n\nfor this\n\nfor\n\nbegan\n\na spacing\n\non our\n\narea\n\nmemory\nand\n\nspecific\n\nrunning\n\na 20,000\n\nchips\n\n1986.\n\ncaesar\n\ntranslators,\n\nto function\n\nappeared\n\nsystem\n\nstill depended\n\nWe used\nspice\n\nformat\nthe\n\nmid-April\n\nOur design\nhierarchy\nconsisted\nof the pad ring in one cell and all the\nin a second\ncell completely\nenclosed\nby the ring.\nTherefore\nthe top level\n\nrule check flattened\nthe\nspace supported\nby our\nDespite\n\nframe.\n\nsimulation,\n\nwith\n\nrevealed\n\nthe\n\nby\n\nparts.\n\nthat\n\nanalysis\n\nring\n\nour\n\npad\n\nWhile\n\nboard\n\nwe had\n\ncompleted\n\nscripts,\n\nwork.\n\ndelivered\n\nMicroscopic\npad\n\nshell\n\nteam\'s\n\nto test\n\neventually\n\nhigh.\n\nfor functional\n\nCPU\n\nboard\n\nmonths\n\nwere\n\nrnl\n\nwas\n\nx 9.2 mm\n\nof customized\n\nMultibus\n\ngenerator\n\nchip\n\n7.9 mm\n\nchecking,\n\nthe\n\nwrapped\n\ntransistor\n\nMOSIS\n\ncollection\n\ncoordinating\nwire\n\n18,000\n\na standard\n\nfor\n\nx 9.2\n\npart\n\nfrom\n\nsizes,\nmm\n\nour\n\nof Washington\nbased\n\nconnection\n\non errors\n\nwas\npad\n\nworking.\n\n_nspection_0f-the\nwe made\n\nlayout\n\nmistake,\n\nslightly\nframe.\n\nthe\n\ndetected\n\nlayout\n\nto MOSIS\n\narchitecture.\nsmaller\n\nHowever,\n\nthe previous\n\nan inadvertently\n\na combination\n\nin the\n\nhot\n\n_region\n\nextractor\n\nfor\n\nThe active\n\nthan\n\nUsing\n\na circuit\n\nto specifically\nwe\'ve\n\nwe sent\n\nall of our original\n\nof infrared\nWe_eventually\n\ncalled\n\ndetect\n\nsimilar\n\nerrors.\n\nin other\n\ndesigns,\n\nnot\n\nmeztra,\n\nwas\n\nApparently\nthe last\n\ngroup\n\nerror.\n\n2This error has since been missed by dozens of students\nclass.\n\nwas\n\ntaking the midterm\n\nexam in a JHU VLSI design\n\n3rd NASA\n\nSymposium\n\nA corrected\nFRISC\n\nlayout\n\n2 could\n\nfaster\n\nthan\n\n25 MHz\n\nabout\n\nshortly\n\nthereafter\n\n2.5 million\n\nMotorola\n\nMC68020\n\nwas about\n\ntwice\n\n1.1.5\n\nForth\n\nand was fully\n\nprimitives\n\nrunning\n\nForth)\n\nper\n\nfunctional.\n\nsecond\n\ndue\n\nfixed\n\nfive\n\n(about\n\nand consumed\n\nas slow as we expected\n\nThe\n\ntimes\n\n150 roW.\n\nto an incorrectly\n\nHowever,\n\nsized\n\ncontrol\n\ndriver.\n\n4\n\nThe\n\nWhile\nnot\n\nSC32\n\nour\n\nefforts\n\nreach\n\nour\n\nbe able\nwe\n\nDesign 1991\n\nwas fabricated\n\nexecute\n\nthis performance\nline\n\non VLSI\n\nhad\n\ndesign\n\nto build\n\nused\n\neventually\n\nfor\n\ngoals\n\nchips\n\nthat\n\nbe achieved\n\nthorough\n\nas we would\n\nlevel\n\nsimulation\n\nof more\n\nthan\n\nIrregular\nour\n\none\n\nlogic\n\nspeed\n\n4.1\n\noften\n\nthan\n\nwe felt\n\nFRISC\n\nlogical\n\nour\n\nworkstation\n\nresult\n\nin days\n\nFRISC\n\nvery\n\nas functional\n\nthese\n\nteam\nand\n\nwould\n\nsimulations\n\nto layout.\n\nwere\n\nnot as\n\na switch\nthe\n\nwas\n\nimpact\n\nimpractical.\n\nMinor\n\nchanges\n\nin\n\nthe\n\nlay out.\n\nAs\n\nand update\n\nstructures\n\nwould\n\nto complete\n\nand area\n\nnot\n\nworkstations\n\nDetermining\n\nspeed\n\ntedious\n\nwe did\n\nfunctionality\n\na day\n\nto resimulate\n\n2 demonstrated,\n\nsmall\ntools\n\nOur\n\nrequired\non chip\n\nof work\n\nour\nthe\n\ninstructions.\n\nalternatives\nwere\n\nmicroprocessor,\n\nparametric\n\niterations.\n\nof a few machine\nlogic\n\nthat\n\n2 with\nand\n\nfabrication\n\nsince\n\nand usable\n\nwere\n\nalso\n\na likely\n\nsource\n\nerrors.\n\nGenesil\n\nRather\n\nliked\n\nas control\n\nwith\n\nas well\n\nIn fact,\nthan\nfull\n\nseveral\n\narchitectural\n\nsuch\n\nwould\n\nafter\n\nexecution\n\nor two\n\nproblem\n\nof parametric\n\ncomplex\n\nhave\n\nstructures\n\ncontrol\n\nsilicon.\n\nmore\n\nFurthermore,\n\nonly\n\nof the\n\na functional\n\non first\n\nmuch\n\ndesign.\n\nprobably\n\nproduced\n\ncomplex\n\nwaiting\n\nchip\n\ndesigns,\n\nInc.\n\n(now\n\npart\n\nThis\n\nwas\n\na fully\n\nanalyze\n\nseveral\n\nintegrated\nat the\n\nset\n\nblock\n\ndiagram\n\nmarket\n\nwas\n\nthe\n\nof many\nperformance\n\ncould\n\nhancements\n\nwould\n\nbe of secondary\n\nlevel\n\ntool\n\ndesign\n\nshould\n\ncompiler\ntime\n\nprojects.\nteam\n\n4.2\nGenesil\n\nwould\n\ntackle\n\nSC32\n\njust\n\ndesign\n\nreleased\n\nthat\n\ndesigners\n\nallowed\n\nlet\n\ngained\n\nby\n\nthe\n\ntools.\n\nthe\nuser\n\ntackling\n\nSilicon\n\nGenesil\n\nmore\n\nCompilers\n\nsilicon\n\ndescribe,\n\nGenesil\n\nto easily\n\noptimizing\nAny\n\ncompensated\n\ndesigner\n\ncompiler.\n\nimplement,\n\nand\nthe\n\ngreatest\n\narchitecture\n\nGenesil\n\nbe the\n\nquickly\n\nthat\n\nfor by the\n\nso a small\n\nwould\n\nexperience.\n\nwhile\n\ninefficiencies\n\nto develop.\n\ndesign\n\nno VLSI\n\nWe felt\n\nimportance.\nthan\n\nwith\n\na user\n\nalternatives.\n\nof VLSI\n\nthat\n\ntools\n\nVLSI\n\nbefore\n\nand\n\nteam\nbetter\n\nYet\n\ninvestigate\n\nlower\n\ntool\n\nlevel\n\nby\n\nthat\nmany\n\nbe able to tackle\nthat\n\nwould\n\nen-\n\nthe high\n\narchitecture\n\nalso automated\nwould\n\nthe\n\nimprovements\n\nintroduced\n\nbetter\n\nwe were\n\nlet\n\nour\n\nthe\n\nof the\nlarger\nsmall\n\ndesigns.\n\nDesign\n\nwas installed\n\nto implementing\n\nthe\n\naspects\n\nwe hoped\n\nlarger\n\nbe\n\nbe more\nallow\n\nconsuming\nThus\n\nlogic\n\narchitectural\n\nin system\n\nhad\n\nto improve\n\nlevel.\n\ncompiler\n\nimplications\n\nmost\n\nInc.)\n\nof VLSI\n\nintended\n\nspeeds\n\ncommercial\n\nGraphics,\n\nto it because\n\nattracted\n\nsilicon\n\nfor workstation\n\nwe investigated\n\nof Mentor\n\na design\n\nGenesil\'s\n\nyears\n\nour\n\nat our\n\nsite by June\n\nForth\n\narchitecture.\n\n1087,\nWe\n\nand we started\nalso\n\nenhanced\n\nusing\nour\n\nit to explore\ncomputer\'s\n\napproaches\narchitecture\n\n1.1.6\n\nbased\n\non\n\nGenesil\n\nthe\n\nlet\n\nimprove\n\nus tackle\n\nthe\n\nincluding\n\nAfter\n\nWe consider\nwith\n\nconsumed\n\nfully\n\nrunning\nthis\n\n660 roW.\n\nour\n\nepitaxial\nThe\n\nobvious\n\nran\n\nat 10 Mttz.\n\nBecause\n\nthe\n\nspeed\n\nunmatched\nby any\nwe are aware.\n\n4.3\n\nstill\n\n32-bit\n\ntime\n\nparts\n\nThe\n\ncontained\n\nand\n\narchitecture\n\nwas\n\ntest\n\nvector\na single\n\nsuccess.\n\nIt was\n\nfab-\n\ntransistors,\n\nand\n\nin an 84 pin\n\nceramic\n\nthe\n\nprocessor\n\nfor Forth\nper\n\nlayout,\n\nthe\n\ncomparatively\n\nsecond--a\n\nimplementation\n\nstill\n\nthroughput\n\nof the\n\nlanguage\n\nstill\n\nof which\n\nArchitecture\n\nThe\n\ndetailed\n\narchitecture\n\nhas\n\na 32 bit\n\nword\n\nForth\n\nprimitives\n\ndestination\nset\n\nof the SC32\n\naddress\nin a\n\naddress\n\nregister\n\nhas been\n\ndescribed\n\nelsewhere.[2]\n\nand\n\nan instruction\n\nset\n\narchitecture\n\nsingle\n\nand\n\ninstruction.\n\nFlow\n\nexecute\n\nin\n\ninto\n\nis organized\n\ntop-of-stack\n\ntwo\n\na single\n\ncontrol\n\ncycle\n\nwith\n\ncaches\n\nentirely\n\nby hardware.\n\napproach\n\nto stack\n\nLess\n\nthat\n\nmanagement.\n\nregisters\ncompleted\n\nallowed.\nThe data\nin a single cycle.\n\nregisters\n\nand\n\n4.4\n\n1% overhead\n\nno\n\nmemory\n\nand\n\nThere\n\nare\n\nup\n\ncan also\n\nbe used\n\nslots.\n\nsingle\n\nother\n\naccess\n\nabsolute\nmachine\'s\n\nwithin\n\nand\n\nthe\n\nsupport\nhandled\n\nprograms\n\nby our\n\nspecial\n\nbetween\nthese\nformat\ntransfers\n\nliteral\n\nmost\n\ncaches\nevents\n\nForth\n\nutility\n\nmachine\n\nan\nThe\n\ncycle\n\nThese\non-chip\nand underflow\n\noperations\ninstruction\n\nthe\n\nimplement\n\nspecify\n\nto typical\n\nto eight\n\nto form\n\ncan\n\ndelay\n\nwith\n\nis added\n\npath allows arithmetic\nA flexible\nload/store\n\nBriefly,\n\nthat\n\ninstructions\n\ninstruction\nset to the top four locations\nof each stack.\nstack\ndepths\nlimited\nonly by main memory\nwith overflow\n\npurpose\n\nregisters\nto be\ndata between\n\nvalues.\n\nPerformance\n\nMeasuring\nnew\n\nand\n\narchitecture\n\nForth\n\nare\n\nwritten\n\nalso\n\nin that\n\ncompares\nSince\nof manually\nprograms\nhave\n\nfoundry\n\nwe had\n\n35,000\n\nchip\n\nprimitives\n\nmicroprocessor\n\nwith\n\nwork\n\nin design\n\nto the\n\nday\n\npackaged\n\noverall\n\nis optimized\n\n8-12 million\n\nnext\n\na complete\n\nprocess,\nin the\n\ndesign\n\nto delays\n\nproblems\n\nus to\n\nsystem.\n\nprocessor\n\nx 9.6 mm\n\nGenesil\n\ndue\n\nthat\n\nallowed\n\ndelivered\n\nby\n\nin May.\n\nalso\n\nour\n\nwasn\'t\n\ncaused\n\ncomplexity\n\npeople)\nBut\n\ndevelopment\n\nForth\n\ngreater\n\ncompleted\n\ndesign\n\ndelay\n\ninefficiencies\n\nexecuted\n\nother\n\nlevel\n\nn-well\n\nprocessor\n\npart\n\nwe had\n\nForth\n\n9.9 mm\n\nThe\n\nof instructions.\n\ntested\n\nCMOS\n\ndesigns.\n\n(2-3\n\nmonth\n\nof our\n\ndie was\n\nDespite\n\nrate\n\nextra\n\nversion\n\narray.\n\nteam\n\nmask\n\nfunctionM\n\ngrid\n\nearlier\n\nof thousands\nan\n\npin\n\nslow clock\n\nsize\n\nan interactive\n\nthird\n\na 2 #m\n\nour\n\nmid-November\n\nCompilers,\n\nwe received\n\nricated\n\nBy\n\n1988.\n\ncomputer\n\non\n\nsame\n\nsimulations\n\nSilicon\n\nFebruary,\n\nboard\n\nthe\n\narchitecture.\nat\n\nformats,\n\nwe gained\nwith\n\nthorough\n\nverification\nuntil\n\nexperience\n\nsince\n\ncomparing\nnot\n\nprocessor\n\nsupported\n\ndifficult\n\nForth\n\nlanguage.\nis the\n\nFinally,\n\nbeen\n\ncollected\ntranslated\n\nsince\n\nit is only\n\nhigh\nby the\nfrom\n\nComputer\ntheir\n\nlanguages.\n\navailable\n\nwidely\nfor the\n\nbenchmark\nSystems\n\noriginal\n\nDifferent\nused\n\nPascal\n\nused\n\nbenchmark\n\nLaboratory\ninto\n\nversion\n\nprograms\nof a program\n\nwe took\n\nfrom\nat Stanford\n\nC. They\n\nof\n\nlanguage.\n\nSC32,\n\nprograms\n\nfo_ a\n\nimplementations\n\nto ask how a Forth\n\nin a more\n\ninteger\n\ncontroversial--especially\n\nare no commonly\n\nnatural\n\nlevel language\n\na set of small\n\nis always\n\nused\n\nthere\n\nimplementation\n\nonly\n\ntranslating\nwere\n\nby commonly\n\nto compare\n\nto an equivalent\n\nperformance\n\nhave\n\nthe\n\napproach\n\nC to Forth.\nUniversity\nbeen\n\nwidely\n\nThese\nand\nused\n\n3rd NASA\n\nSymposium\n\nto evaluate\n\nthe\n\nBecause\n\non VLSI\n\nperformance\n\nthe\n\nthat\n\nprovide\n\nlarger\n\ncodes.\n\nBut\n\na conservative\nForth\n\nthe SC32\'s\n\nshowed\n\nthat\n\nstructure\n\nexcess\n\ncode\n\nwould\n\nthe\n\ninfluenced\ntimes\n\nsimple\nThe\n\nalso\n\ntimes\n\nis programmed\nOur\n\nwas\n\nprogramming\nshow\n\nthis\n\nas equivalent\nthis\n\ncomputer\n\nwas\n\nof one\n\nand\n\nloops\n\nand\n\ntraditional\n\nprogram\nthe\n\nlevel\n\nand\n\nunnec-\n\ncompilers\n\nin Forth\n\nhigh\n\nStanford\n\nof them,\n\nexposed\n\nForth\n\nsource\n\nwere\n\nprograms\nTowers\n\nheavily\n\nof Hanoi,\n\nran\n\n9.6\n\non\n\n1.4 times\ncould\n\nForth\n\ntraditional\n\nsuited\n\nto Forth\n\nthan\n\nin Forth\n\nwas\n\n8.4 times\n\nfaster\n\nin C. If the\n\nis 9.9 times\nrunning\n\nForth.\n\ndeliver\n\nthe\n\nThe\n\nIf the\n\npenalty.\n\nprograms\n\nbenefits\nThe\n\nrun\n\nSC32\n\nis\n\nMC68020\n\nof an interpreted\n\ndata\n\nat least\n\nwe have\nas fast\n\nmicroprocessors.\nfor large\n\ndue\n\nprograms\n\ncollected\n\non the\n\nSC32\n\nit is likely\n\nFurthermore\n\nfavorable\n\nmultiplication\n\nfaster.\n\nfaster.[3]\n\nperformance\n\nSmall\n\nmore\n\nSC32\n\nMC68020\n\nthat\n\nbetter\n\nprogrammed\nthe\n\nMotorola\nis still\n\nalgorithms\n\nprogrammed\n\nthen\n\nany\n\nachieved.\n\nbenefits\n\nof the\n\nSC32\ndesigned\n\nthat\n\nto the\n\nSC32\'s\n\nefficient\n\ncomplex\n\ncapability.\n\nIt\n\ninteresting\n\nwill\n\nbe\n\nopportunity\n\nhave\nthe\n\nbubble\n\nembedded\nsystem\n\nused\nbut\n\nto use\n\nchip.\n\ncomputer\n\nprocessors\nwe have\nnot\none\n\nbuilt\n\nAPL.\n\ndesign\n\nThat\n\nat\n\nwas\n\nlater\n\nthe\n\nTOPEX\n\nequipment\n\nmemory\n\nto control\n\nit was\n\nbeen\n\nsupport\n\nA standalone\n\nSC32\n\nprojects,\n\nus the\n\ncomputers\n\nground\n\non magnetic\n\nof self hosted\n\nSC32\n\nto demonstrate\n\nsatellites.\n\nbased\n\nmost\n\nbased\n\ndecommutation\n\naltimeter\n\nutilities,\n\ngave\n\nby the\n\nand\n\n!1/780\n\na processor\n\nwill become\n\ndifferent\n\nradar\n\nSC32\n\nwithout\n\nwas\n\ninner\n\nArray\n\nmechanism.\n\nin telemetry\n\nThe\n\nthe\n\nApplications\n\nSeveral\n\na Vax\n\na 25 MHz\n\nC programs\n\ncall/return\n\nclock\n\nmeasurements\n\ncode.\n\nto develop\n\nrelationship\n\n4.5\n\nthan\n\ngoal\n\nA version\n\nthan\n\nenvironment\n\nthat\n\nused\n\nis disregarded,\n\nin C than\n\ngoal\n\nstructures\n\noriginal\n\nour\n\nmeant\n\ninefficiencies.\n\nstructures\n\nprogram\n\nfaster\n\nthese\n\nThis\n\nSC32.\n\noptimizations\nThus\n\nuncharacteristic\n\nof the\n\nwithin\n\nequivalent\n\na 10 MHz\n\nwith\n\nmany\n\nwith\n\nwill provide\n\ndebug.\n\nHowever,\n\nthe\n\ndata\n\nbenchmarks\n\nintmm\n\n19.9\n\nwith\n\nof the\n\nrunning\n\nStanford\n\ndominated\n\ndata\n\nlanguages.\n\ncoded\n\nare\n\nand\n\nto\n\nfeature\n\nprogrammer.\n\nto avoid\n\nand\n\nused.\nthis\n\nrepeated\n\nWriting\nto the\n\nbe written\n\ntranslation\n\nSC32\n\nThere\n\nmade\n\nsuite\n\npoor\n\ndifficult\n\nnot\n\ntests\n\nbench-\n\nprograms.\nvery\n\nand\n\n"toy"\n\nsimilar\n\nbenchmark\n\nForth\n\nfrom\n\ncalculations\n\narithmetic.\n\nalgorithms\n\nwhen\n\nbenefit\n\nconsidered\nto\n\nproduced\nwas\n\ntime\n\ndirectly\n\nby traditional\n\nfaster\n\non the\n\nthis\n\nlarge\n\nForth\n\nlong\n\nperformed.\n\nnormally\n\nFinally,\n\nthe\n\nwere\n\ncalculations\n\ntranslated\n\nextremely\n\ngreatly\n\nrun\n\nto minimize\n\nthese\n\ncomparison\n\nmechanism\n\nprograms\n\ninvolved\n\ncalculations\n\nperform\n\nwere\n\ngenerally\n\nthe\n\nthat\ninto\n\nare\n\nin\n\nrunning\n\nprograms\n\ncall/return\n\nForth\n\nthey\n\nresults\n\nof performance\n\nefficient\n\nreal\n\nsystems.\n\nsmall,\n\nsuggest\n\ndefinitions\n\naccesses\n\nessary\n\nfactors\n\nthese\n\nWord\n\nare\n\noptimistic\n\nseveral\n\ntranslating\n\ncode.\n\nthat\n\noverly\n\n1.1.7\n\ncomputer\n\nprograms\n\nestimate\n\nMerely\n\nof many\n\nStanford\n\nmarks\n\nDesign 1991\n\nsystem,\n\nfor mass\nfor the\n\nbuilt\n\na balloon\n\nfor\n\nincluding\n\nstorage\n\nNASA\n\nis a VME\nborne\n\nwas\nGoddard\n\nbus\nsolar\n\nuntil\n\n1989\n\nthat\n\nthe\n\nof our\n\nchips\n\nin space\n\nFreja\nflight\n\nCPU\n\nA simple\n\nsingle\n\nmodified\n\ndeveloped\nSpace\nwith\n\nfull\n\nmagnetograph.\nmagnetometer\nhardware.\n\nand\n\nand\n\noperating\n\nboard\nused\n\nSPINSAT\nsystem\n\nand\n\nto show\n\nthe\n\nFlight\n\nCenter.\n\nmaster/slave\nThese\n\nwere\n\ninstrument\n\n1.1.8\n\nTable\n\n2: Freja\n\nMagnetometer\n\nRequirements\n\nSummary\n\n\xe2\x80\xa2 Anti-alias low pass filters for DC and AC channels\n-\n\n64 Hz cutoff during normal rate (14.3 kbits/sec\ntions\n\n-\n\n128 Hs cutoff during high rate (28.7 kbits/sec\n\n_ocated\n\nto our instrument)\n\nallocated\n\n\xe2\x80\xa2 Digitize X, Y, Z AC and DC magnetic field measurements\n\ntelemetry\n\nopera-\n\nto us) telemetry operations\n\nto 16 bits\n\n-\n\n128 samples/sec\n\nduring normal rate telemetry operations\n\n-\n\n256 samples/sec\n\nduring high rate telemetry operations\n\n\xe2\x80\xa2 Oversample and average X, Y, and Z DC measurements\n\xe2\x80\xa2 Anti-alias filter one AC channel\n\xe2\x80\xa2 Computer amplitude\n\xe2\x80\xa2 Detect magnetic\n\nwith 256 Hz cutoff and sample at 512 samples/sec\n\nspectrum 0-256 Hz for the AC channel with 512 point FFT\n\nactivity\n\nto trigger data collection\n\nin other experiments\n\n\xe2\x80\xa2 Collect and digitize housekeeping and status data\n\xe2\x80\xa2 Format and output telemetry\n\xe2\x80\xa2 Interpret and execute commands\n\n5\n\nThe\n\nFreja\n\nis a Swedish\n\nearth\'s\n\nFreja\n\nbuilt\n\n1992\n\nand\n\nthe\n\nchanges\n\npayload"\nin the\n\nmagnetometer\n\nanalysis\nThe\nboard\nobject\nsatellite\nThis\n\nwould\nand\n\nbut\n\nfilter\n\nwould\n\nThere\nFilters\n\nwould\n\npolar\n\nSweden,\n\nby a magnetic\neffort\n\nRepublic\n\norbit\n\nto study\n\nGermany,\nfield\n\nwith\n\nand\n\nexperiment\n\nlaunch\n\nof China\n\nbe\n\nrequirements\n\nare\n\nto satisfying\n(for\n\nthe\n\ntwo\n\nthe\n\ncode\n\nLong\n\nMarch\n\nthe\n\nCanada\ndesigned\n\nscheduled\n\nin August\n\nrocket\n\n(barring\n\nThe\n\nbe cross-assembled\nNo\n\nto ground\n\npower\n\nseriously\n\nbased\n\nwithin\nnor\n\ndegrade\n\ninclude\n\na 16-bit\nwould\n\nfor\n\nanalysis\n\nbe\n\na switchable\n\nA/D,\n\ndebugging\n\nwould\n\nand\n\nand\n\nan on\n\nbe programmed\n\non a separate\n\nhardware\ndata\n\n2.[4]\n\nwould\n\nrates),\n\ntarget\n\nacquisition\n\nin Table\n\nprocessor\n\nwould\n\nnot feasible\n\nneither\n\nalso\n\nsample\n\ntasks.\n\ndata\n\nsummarized\n\nrequirements\n\ndifferent\n\nequipment.\n\nbe deferred\n\ninstrument\'s\n\nto the\n\ndownloaded\n\nwas\n\nthese\n\nhousekeeping\n\nsupport\n\nwas\n\nthe\n\nand\n\nand\n\nconfiguration\n\nnetometer.\nfilters.\n\nother\n\nfrom\n\nto implement\n\ninstrument\n\nfor status\nlanguage\n\ncode\n\nemulators\n\na nearly\n\nsituation).\n\nSC32\n\napproach\n\nanti-aliasing\n\nassembly\n\nExperiments\n\non a People\'s\n\nthe\n\nOverall\n\ncomputer\n\ninto\n\nRequirements\n\nconventional\n\nhardware\n\nbe launched\n\nan international\n\npolitical\n\nuses\n\nsystem.\n\nExperiment\n\nU.S. is represented\n\nis clearly\n\nMagnetometer\n\nThe\n\nwill\n\nionosphere.\n\nFreja\n\nas a "piggyback\n\n5.1\n\nthat\n\nField\n\nand\n\nsatellite\n\nat APL.\n\nsignificant\n\nits\n\nsatellite\n\nmagnetosphere\n\nwill fly on the\nand\n\nMagnetic\n\nmachine.\n\nin\n\nusing\n\nThe\n\nin-circuit\n\nperformed\n\non\n\nthe\n\npostprocessing.\nthe\n\nenough\nthe\n\nresources\ncircuit\nnoise\n\nfloor\n\nprovided\nboard\nof the\n\nby Freja\n\nspace\n\nto our\n\nfor the\n\nmagnetic\n\nfield\n\nmag-\n\nswitchable\nmeasure-\n\n3rd\n\nNASA\n\nSymposillm\n\nments.\n\nTelemetry\n\nground\n\nfor\n\nthis\n\ntask\n\ntools\n\nanalysis.\n\nA separate\n\nexceed\n\ndesign\n\nwould\n\nmagnetometer\nfilter,\n\nperforms\n\ndata\n\ntelemetry\n\na 16-bit\n\nthese\n\nthroughput\nand\n\nmilled\n\nsignal\n\nand\n\n512\n\nspace.\n\nour\n\nsoftware\n\ncostly\n\nchannel\nto perform\n\ndevelopment\n\ncomputer\n\nsamples/see\ndevice\n\nboard\n\nlengthened\ndue\n\nto the\n\nand\n\nlong\n\nThe\n\nused\n\nextra\n\nto\n\nhardware\n\nschedule.\nwith\n\nedit,\n\nincluding\nitself.\n\n5.2\n\nDC-DC\n\nand\n\nFinally,\n\nthe\n\ncross-development\n\ncompile,\n\ndownload,\n\nSchedule\n\nand\nwere\n\nWe estimate\nsystem\n\nof using\n3.5\n\nand\n\nsensor\n\nthat\n\nthe\n\nThe\nfactor\n\nhardware\ndue\n\ndoubt\n\nproductive\n\neven\n\nsoftware\n\nhardware\n\ndebug\n\nin source\n\n(2500\n\nlines)\n\nsystem).\n\nSmall\n\ncode\n\nand and\n\nthe\n\nsubsystem\n\nas well\nsize\n\ndue\n\ncompared\n\nSecondly,\n\nForth\'s\n\nwere\n\nexcluding\nthan\nthe\n\n3.7\n\nW\n\ncomputer\n\ncomplexity\n\nincreased.\n\nspecifically\n\noriented\n\nto the\n\nEssentially\n\nvery\n\ncompact.\n\nmeant\n\nForth\n\nproblem\nBecause\n\nwas\n\nused\n\ndomain.\nof these\n\nby\n\ncode\n\nour\n\nreal\ntask\n\nwas\n\nto develop\n\nsize\na new\n\nprograms\n\ncharacteristics\n\na\n\nrather\n\nthan\n\nWe also\n\n80C86RH\n\ndue\n\nlanguage.\nSC32\n\nwas\n\ngreatly\n\na key\n\nassisted\n\nextremely\n\ncompact,\n\noperating/development\ntime\nwas\n\nof a single\n\nprogram\n\nTherefore\n\nthe\n\nthan\n\n80C86RH.\n\nprocessor.\n\ncapability\n\nEach\n\nalternative\nthat\n\nsystem\non the\n\nand\n\nstarted.\n\ncost\n\nas the\n\nin assembly\n\nincluding\n\nFirst,\ntasks.\n\nto the\n\nForth\n\nprovided\n\n(16 Kwords\n\nwas\n\nlower\n\nsuch\n\nbe based\n\nflight\n\nhardware\n\nproject\n\nconventional\n\ninteractive\nThe\n\nfactors.\n\nflight\n\nthe\n\nfor 50-75%\n\nentirely\n\nForth\'s\n\n8 cooperating\n\nextensibility\n\nafter\n\ncould\n\nenvironment\n\nto two\n\ninto\n\nwhen\n\nfor the\n\nprogrammed\n\nform\n\nThe\n\nyears\n\nof an interactive\n\nintegrations.\n\nas object\n\nwas\n\nuse\n\ninstrument.\n\nespecially\n\nwere\n\nchassis\n\ncards\n\nless\nand\n\nmicroprocessor\n\ninstrument\n\nif it were\n\nto be organized\n\nprogrammed\n\nThe\n\ninstrument,\n\nsubsystem,\n\na 50%\n\nrate.\n\ncircuit\n\nconsumed\n\ndeveloped\n\nbe needed\n\ndevelopment\n\ncompleting\n\nwere\n\nto our\n\nwould\n\nan equivalent\n\nthroughput,\n\nprogram\n\nand\n\nthe\n\nimposed\nhas\n\nexperiments.\n\nchallenging.\ntwo\n\non a traditional\n\nprimarily\n\nthat\n\nquite\n1991,\n\nsoftware\n\nbased\nthat\n\nalso\n\nin July\n\nand\n\ncapability\nwere\n\nin quickly\n\nwere\n\nto Sweden\n\na cross-compiler/assembler\nto its limited\n\non\n\ndemands\nclock\n\ncompleted\n\ntelemetry\n\ncon-\n\ninteractively\n\naluminum\n\nThe\n\ncomputation,\n\nprocessor\n\nsatellite\n\nanti-\n\ncomputer\n\ninstrument\n\nprocessing\n\ninstrument\n\nelectronics,\n\nconstraints\n\ndelivered\n\nsignificant\n\nperformed\n\nof its maximum\nthan\n\nentire\n\nother\n\nmagnetometer\n\nassemblies.\n\nThe\n\nThe\nFFT\n\nand\n\nthe\n\nof small\nrather\n\nhardware\n\nDevelopment\n\nbudget\n\nsavings\n\nkg.\n\nthe\n\nat 40%\n\ntypical\n\ncable\n\nwere\n\nDespite\n\nsoftware,\n\nfixed\n\nfiltering,\n\nexecution,\n\ndebugging\n\nof magnesium\n\nconverter,\n\nof equivalent\n\ncost\n\nand\n\nis driven\n\na simple\nmicroprocessor.\n\nanti-alias\n\nlanguage.\n\nwere\n\nblock\n\nInstrument\n\nsoftware\n\nSC32\n\nusing\n\nSC32\n\ndigital\n\nand\n\nlevel\nwith\n\nweighed\n\nby\nthe\n\ninterpretation\n\nthe\n\ninstead\n\nand\n\naveraging,\n\nrequirements\n\na solid\n\nboom,\n\nproblems\n\ndevelopment\n\nwhen\n\ntogether\n\nprobes\n\nand\n\nin a high\n\npower\n\nfrom\n\nhardwired\n\ndomain\n\npower\n\ntoo\n\nrequirements\n\nmargin\n\nMass\n\ncode.\n\nprocessing\n\nconverter,\n\ncommand\n\nhardware\n\nsatisfying\n\nthe\n\ndigital\n\nthese\n\nA/D\n\nSoftware\n\ntarget\n\nhave\n\nof the\n\nembedded\n\nwas\n\nacquisition\n\nfunctions.\n\nactual\n\nThe\n\ntransmission\n\nhave\n\novercame\n\nformatting,\n\nwas\n\n1.1.9\n\ncycle.\n\nOur\n\nby\n\nalso\n\nemulators\n\naliasing\n\ntrol\n\navailable\n\nto developing\n\nin-circuit\n\nemulate\n\nthe\n\ntasks\n\napproach\n\nand\n\n1991\n\nprecluded\n\nspectral\n\ntraditional\n\nDesign\n\nbandwidth\n\nwould\n\nsoftware\n\non VLSI\n\ngrew\n\nscheduler\nsimple\n\nallowed\nand\n\nmonolithic\n\nof Forth,\n\npiece\n\nlogarithmically\n\nprogramming\nthat\n\neasily\n\nsolved\none\n\nof\nas\n\nlanguage\ntasks\n\nin that\n\nof us (Hayes)\n\n1.1.10\n\nwas\n\nable to write\n\nwas delivered\nWe were\n\nmagnetometer\n\nin July\n\nthe\n\nand software\n\n5.3\n\nthe\n\nfirst\n\n1991\n\nof the\n\nMuch\n\nof the\n\nradiation\nyear\n\ninduced\n\nof our\n\nwe expect\nand single\n\nand EEPROM\n\nthat\n\ntheir\n\ntion\n\ntolerance\n\nwere\nfrom\n\nTwo\n\ndifferent\n\nin-house\nand\n\neach\n\ncontains\n\nwere\n\nradiation\n\nfirst\n\nance\n\nThe\nthese\n\nSC32\n\neasily\n\nexposure\n\nfirst\n\nlot\n\nusing\n\nobtained\nbeyond\n\nparts\n\nat slightly\nlot.\n\npart\n\nat the\n\ntwo\n\nprograms\n\norbit.\nlogic\n\ntwo\n\nus.\n\n32 K x 32 RAM\n\nflight\n\nSSI/MSI\n\nthe\n\nRadiation\n\nc_aips, and 52 SSI/MSI\n\nAPL\n\nnatural\n\nDuring\n\nconcerned\n\nfrom\n\nmodules,\nThe\n\nparts.\n\nhad\n\nThe\n\ndetermined\n\n82C54RH\n\nradia-\n\n54AC00\n\nfamily\n\nthe\n\nagain\ndue to information\nWe had to establish\nthe\n\n19.9\n\nwas\n\nthe\n\nmore\n\nbuilt\nthan\n\nto more\n\nour\n\ncharacteristics\n\nwas\n\nstate.\n\na variance\n\nof 4.8 kRad(Si).\n\nfrom\n\nthis\n\nfound\n\nby\ngroup\n\ntheir\n\na process\n\nchange\n\nwere\n\nsimulate\n\nwhen\n\ndose\n\nthe\n\nwas\n\nfoundry\n\nto improve\nwith\n\nto 1 kRad\n\nradiation\n\nand\n\nexcellent\n\nsame\nwith\n\nenvironment\n\neffects\n\nand\n\ntotal\n\nwithin\n\ndose\n\ntoler-\n\nfunctionality\ntemperature\n\nbeen\n\nthat\n\npackaged\n\nthese\n\ntwo\n\nyears\n\nprocedures\n\nthis\n\nused\n\ndays\n\nbetween\n\nof the\n\nFreja\n\nof\n\nparts\n\nand\n\nfrom\n\nac-\n\ninspection\n\ntesting\n\nin the\nparts\n\ntwo\n\ndiagnostics.\n\nvisual\n\nand\n\nyield\n\nafter\n\nFull\n\nhad\n\nin-house\n\nThree\n\nrain\n\nat room\n\na pre-cap\n\nAPL\'s\n\ntolerance.\n\nmean\n\nannealing\n\nperformed\n\nthrough\n\ntested\n\nexposed\n\nafter\n\nour\n\nquality\n\nlevels\n\ntotal\n\nlot\n\nThe\n\nwas\n\nannealing\n\nfunctional\n\nwith\n\ndirectly\n\n5 kRad(Si)\n\nfully\n\ntested.\n\nreliability\n\ndegraded\n\nwas\n\n1-2\n\nSC32\nthus\n\nbias\n\ncurrent\n\nwithin\n\nexecuting\n\nour\n\nwith\n\nBias\n\nassessed\n\nboard\n\nlicensee,\n\nusing\n\nof i kRad(Si)/min\n\na known\n\ncomputer\n\nreliability\n\nparts\n\ndose\n\nfor all five parts\n\nsupplied\nand\n\nnearly\n\ninto\n\nfunctionality\n\ncommercial\n\nparts\n\nOur\n\nthree\n\nfor total\nat a rate\n\npart\n\na standalone\n\nkRad(Si)\n\nto higher\n\nbeen\n\nevaluated\n\nfive minutes\nafter each exposure\nstep,\ntest was completed\nwithin\nan hour.\n\nfrom\n\nfoundry\n\nAn additional\n\nexposures\n\norbit.\n\nalso\n\nin Freja\'s\n\nperformed\n\n15 kRad(Si)\n\nwas\n\nlot\n\nwere\nwas\n\nComponent\n\nUnfortunately,\nhad\n\ntimer\n\nof the\n\nof 12 kRad(Si).\n\nSC32,\n\nother\n\nto force\n\nno more than\nand the entire\n\nbe upgraded\n\nprocedures.\n\nneeded.\n\nourselves.\n\nlots\n\nexposure.\n\nto Mil-Spec-883B.\nparts\n\nhardware\n\nyet been\n\ndose\n\nbecause\nthey were also known,\nto work in our environment.\n\napplied\n\nlot,\n\nOther\n\nthe\n\nby its manufacturer.\n\nreturned\novernight\nto all tested\nwith no bias applied.\n\ncording\n\nbecause\n\ninclination\n\nerrors\n\nWere acceptable\n\nExposure\n\nlimits\n\nof these\n\nsoft\n\ntwo 82C54R]=[\nchosen\n\nfabrication\n\nclock\n\nduring\n\nTesting\nrequired\nwere minimized\nThe\n\nsubsystems.\n\nflight-ready\n\nhave\n\nby considerations\n\nradia{10n\n\nboard\n\nof the\n\nSC32\n\nparametric\n\nfully\n\nFreja\n\nDose\n\nspeed\n\nmonitored\n\naffected\nkm high\n\n(SEU)\n\ncharacteristics\n\nCo 8o facility.\n\na low\n\nThe magnetometer\n\nother\n\nchanges\n\na total\n\nupset\n\nwas guaranteed\n\nTotal\n\nthe\n\nto deliver\n\nx 1700\n\nevent\n\nmodules,\n\ncharacteristics\n\n5.3.1\n\nwith\n\nsoftware\n\nwas\n\nCPU\n\nparts\n\nradiation\n\n600 km\n\nused for the support\nchips\nother\nAPL flight projects,\n\nradiation\n\non Freja\n\nNo flight\n\nto receive\n\nmagnetometer\n\ntwo 32 K x 32 EEPROM\nRAM\n\ntwo months.\n\nintegrated\n\ninstrument\n\nin Freja\'s\n\nmission,\n\nFreja\n\nexperiments\n\nintegration.\n\ndevelopment\n\nlatch-up\n\nThe\n\nbeen\n\nin only\n\nTesting\n\nenvironment\n\nFreja\n\nsoftware\n\nhas since\n\nseven\n\nfor satellite\n\nRadiation\n\nand\n\nflight\n\ncould\n\nscreening\nsince\n\nlot\nwith\n\nthe\n\nall failed\nthe\n\nfirst\n\nsubsequent\norbit.\n\nThese\n\n3rd NASA\n\nparts\n\nSymposium\n\nalso failed\n\nfunctionality\n\nof the\n\nforced\n\nto obtain\n\nthese\nhigh\n\nwas\n\nour\nparts\n\nequipment\n\nand\n\nextensively\n\n5.3.2\nRadiation\n\ninduced\n\nuated.\n\nminute\nin the\n\nparts\n\nequipment\n\nlater\n\nlatch-up\n\nsensitivity\n\nto gather\n\nboth\n\nlatch-up\n\nwith\n\nup per\nwhich\n\nand\n\nwere\n\nan LET\n\nThese\n\nrestored\n\nlots\n\nwe were\n\nus to upgrade\n\non our foundry\'s\n\nwere\n\nwere\n\ncommercial\n\nof parts,\n\nallowed\n\nreport\nparts\n\nall\n\nat\n\npackaged\n\nassembled\n\nparts\n\npart\n\nquality\n\nin the\nwith\n\nfrom\n\nflight\n\nshowed\n\nthe\n\nSEU\n\nFreja\n\norbit.\n\nresults\n\ncurrent\n\nturned\n\noff thus\n\nresetting\n\nresume\n\nnormal\n\nthe\n\nsame\n\nthe\n\nsame\n\nlot\n\nwere\n\nalso\n\neval-\n\nfirst\n\nUpset\nthe\n\nlatch-up\n\nled us to add\nby the\n\nSEU\n\nevents\n\nare\n\ndisturb\n\nof science\na minor\n\nthe\n\nmore\n\ndifficult\n\nprogram\n\ndata.\n\nBecause\n\nan\n\nin the\n\nby a watchdog\n\ntimer\n\nthat\n\nbe\n\ndetected\n\nthe\n\nmost\n\nwatchdog\n\nrarely\nthe\n\nlikely\n\nenough\n\nthat\n\nmagnetometer\n\n6\nBecause\n\nSEU\n\ncollected\n\nwill reboot\nthese\n\nto detect\n\ncontrolling\n\nerror\n\nwill\n\ncircuitry.\n\nchip\n\nsensitivity\nwhich\n\nlinear\n\nof the\n\nlatch-up\nSC32,\n\nof the\n\n166 days\n\nmust\n\nand\n\nthe\nand\n\nThe\n\nable\n\nchip\n\nto about\n\ndid\n\n1 latch-\n\nwas also\n\nobserved\n\nin our orbit.\n\ncircuitry\n\nboard\n\nabout\n\nwe were\n\nSC32.\n\nto the\n\nDC-DC\n\nwill be momentarily\n\ncorrection\n\nevery\n\nfew\n\ntypes\n\nstrategies\n\nAn SEU\naccess\n\nof radiation\n\nwill not\n\nthe\n\nsignificantly\n\nwill\n\nAn SEU\n\na single\n\nword\n\nit represents\n\nonly\n\nerrors\n\nwill\n\ninduced\nwatchdog.\n\ninduced\n\ncomputer\n\nsubtle.\n\ninvalidate\n\nmonths,\n\nProgram\n\nbe updated.\n\nthe\n\ncan be more\n\nor it could\n\nto properly\n\nBoth\n\nis restored\n\nimpact\n\nwill be ignored.\n\nperiodically\n\nsystem.\n\ntheir\n\nexpected\n\nby a failure\n\nthe\n\npower\n\nprocessor\n\nis only\n\ndata\n\nAfter\n\nCPU\n\nnot latch\n\nBrookhaven\n\nequipment\n\nprotection\nthe\n\na 30\n\non conclusions\n\ncorresponds\n\nevery\n\ntrans-\n\nduring\n\nalso did\n\nof 5 Mev-cm2/mg\n\nerror\n\nCf as2\n\nenergy\n\nlatch\n\ntypes\n\ndoubt\n\nBrookhaven\n\nwere\n\nan in-house\n\nnot\n\nFacility\n\ncast\n\nthreshold\n\nto one soft\n\ndid\n\nTest\n\naccelerator\n\nin\n\na mean\n\nSC32\nother\n\nMev-cm2/mg\n\nis drawn\n\nwith\n\nThe\n\nmany\n\nUsing\n\nAn SEU\n\nlatched\n\nions\n\nrate.\n\nEvent\n\nand\n\nsensitivity\n\nlot\n\nprocessing.\n\ncould\n\nthe\n\nlatch-up\n\nthat\n\nSingle\n\nof 15.6\n\nof the\n\nto heavy\nflux\n\non Cf 2s2 data.\n\ntesting\n\nfor\n\nVan de Graaff\n\ninduced\n\nIf excessive\n\nsensitivity\n\ndie\n\nto be equivalent\n\nradiation\n\nconverter.\n\nand\n\nscreened\nthe\n\nthreshold\n\nin the\n\nSEU\n\nwork\n\nmade\n\nbased\n\nwas estimated\n\nonly\n\nall tests.\n\nat a high\n\nTandem\n\nradiation\n\n21 years\n\nhas\n\nbatch\n\nfactors\n\npositive\n\nMil-Spec\n\nSo\n\nsecond\n\nSeveral\n\nThe\n\nand\n\npackage,\n\nexposed\n\ntests\n\nLaboratory\n\nof the\n\nlot.\n\nquality.\n\npassed\n\nand\n\nexposure.\nSubsequent\nCi \xc2\xa2s2 chamber.\n\nHowever,\n\nfirst\n\nfoundry.\n\nand\n\nof 36 Mev-em2/mg\n\nNational\n\nannealing\n\nSEU\n\nSC32\n\nThis\n\n(LET)\n\nthe\n\nlatch-up\n\nInitially,\n\nchamber.\nfer\n\nat\n\nand\n\nunbiased\n\nbehavior\n\ncommercial\narray\n\nat APL\n\nLatch-up\n\nthe\n\nflight\n\nboth\n\npersonnel\n\ndose\n\nfrom\n\nparts\n\npin-grld\n\nscreened\n\ntemperature\n\ntotal\n\nto space\n\nceramic\n\ni.I.II\n\nsix parts.\n\nflight\n\nencouraging,\n\nquality\n\nRoom\n\nof these\n\ndisappointing\n\ncommercial\n\ncontrol\n\nDesign 1991\n\nat 5 kRad(Si).\n\nto two\n\nBecause\n\non VLSI\n\nerror\n\ndegrade\n\nbe detected\n\nprogram\n\nerror\n\nIn response,\nshould\nthe\n\noccur\n\nquality\n\nof\n\ndata.\n\nConclusions\nthe\n\nSC32\n\nby a commercial\n\nwas\nfoundry,\n\noriginally\nmany\n\ndesigned\nquestions\n\nas a research\nhad\n\neffort\n\nto be resolved\n\nand\nbefore\n\nwas\n\nonly\n\nwe could\n\nmanufactured\nuse\n\nit a space\n\n1.1.12\n\nbased instrument. Reliabilityconcerns were greatly reduced after a sitevisitto the foundry\nshowed excellent manufacturing\n\nprocedures were foUowcd.\n\nA thorough screening of parts\n\nfrom the flightlot has also added to our confidence in the reliability the SC32.\nof\nRadiation tolerance of our chip was also studied. Early testing of our prototype chips\nindicated they would\n\nmeet\n\nour needs.\n\nCommercial\n\nversions of our chip manufactured\n\nshortly thereafter were fully evaluated and had acceptable radiation tolerance. However,\nthe foundry modified the manufacturing\nwhen\n\nprocess to improve\n\nour prototypes were evaluated and when\n\nment.\n\nyield in the interval between\n\nwe ordered Mil-Spec chips for our instru-\n\nThis process change had the unfortunate side effectof diminishing total dose tol-\n\nerance to unacceptable\n\nlevels. Unless a foundry rigorously controls those aspects of the\n\nprocess that impact radiation tolerance, performance\nWe\n\nhave shown\n\nmay\n\nvary significantly\nbetween\n\nthat a Forth language directed microprocessor with hardware\n\nware optimized for embedded\n\nsystems can significantly\nimprove spacecraft instrumentation.\n\nBecause of the capabilities the magnetometer\'s\nof\nment of unprecedented\nachieved.\n\nlots.\n\nand soft-\n\ncomputer\n\nbased on the SC32, an instru-\n\ncapability was developed at far lower cost than could otherwise be\n\nThe most important lesson we have learned from this work is that a custom\n\nintegrated\n\ncircuitof the right architecture can deliver substantial benefitscvcn when\n\nonly one chip is\n\nneeded. System\n\ncan be achieved\n\nperformance that isunreachable with catalog components\n\nand qualificationissues can be resolved. Most\nbe reduced by using custom\n\nsurprisingly,\nsystem development\n\ncosts can\n\nchips. Savings from designing fewer circuitboards, consum-\n\ning less power, buying fewer expensive flightcomponents,\n\nand most\n\nimportantly greater\n\nsoftware productivity easilybalance the additional costs of developing and qualifying the\nright custom integrated circuit.\n\n7\n\nAcknowledgements\n\nIn addition\n\nto the\n\nall contributed\n\nauthors,\n\nto this\n\nassistance\n\nreceived\n\nas reliable\n\nwork\n\nas possible.\n\nalso\n\nvital\n\nto our\n\nnetometer\'s\nand\n\nour\n\nfrom\n\nprincipal\n\nencouragement\n\nof our\n\nLee,\n\nover\n\nmany\nThe\n\nsuccess.\n\nmanagement,\n\nSusan\n\nSusan\n\nthe\n\npast\n\npeople\n\nmany\n\ndecade.\nour\n\nwe would\n\ninvestigator,\n\nSOR\n\nshop\nlike\n\nJay\n\nDettmer\n\nWong,\n\ngreatly\ngroup\n\ngroups\n\nto thank\n\nfor encouraging\n\nparticularly\n\nMary\nWe\n\nin APL\'s\n\ntalents\n\nFinally,\n\nWaters,\n\nTom\n\nTom\n\nZarcmba\n\nappreciate\nin making\n\ncontributed\nLarry\n\nus to use\nand\n\nand\n\nto this\n\nZanetti,\n\nthe\n\nSC32\n\nZaremba,\n\nthe\nour\n\nthe\n\nhave\n\nadvice\n\nand\n\ninstruments\nwork\nFreja\n\nwere\nmag-\n\nin his instrument,\n\nfor their\n\nsupport\n\nand\n\nefforts.\n\nReferences\n[1] B. Ballard\no] the\n1991.\n\n1991\n\nand\n\nJ. Hayes,\n\nRochester\n\nForth\n\nForth\n\nand\n\nSpace\n\nCon]erence,\n\nat the\nInst.\n\nApplied\n\nof App.\n\nPhysics\nForth,\n\nLaboratory,\n\nRochester,\n\nN.Y.,\n\nProc.\nJune\n\n3rd\n\nNASA\n\nSymposium\n\non VLSI\n\n[2] J. Hayes and S. Lee, The\nand\n\nRes.,\n\nV5,\n\n[3] M. Fraeman,\n1989\n\nRochester\n\n[4] R. Henshaw,\nfor Lightsats,\n1990.\n\nN4,\n\n1991\n\n1.1.13\n\nArchitecture of the SC32\n\nForth Engine, J. of Forth App.\n\npp. 493-506.\n\nPerformance\nForth\n\nEvaluation\nConference,\n\nB. Ballard,\nProc.\n\nDesign\n\nJ. Hayes,\n\nof the\nInst.\nand\n\nSC32\n\nof App.\nD. A. Lohr,\n\nof the 4 th AIAA/USU\n\nConf.\n\nStack\n\nForth,\n\nMicroprocessor,\nRochester,\n\nAn Innovative\non\n\nSmall\n\nProc.\n\nN.Y.,\n\nJune\n\nOn-Board\n\nSatellites,\n\nAIAA,\n\nof the\n1989.\n\nProcessor\nAugust\n\n3rd NASA\n\nSymposium\n\non\n\nVLSI\n\nDesign\n\n1991\n\nMulti-chip\nA High-performance\n\n1.2.1\n\nModules:\nPackaging\n\nAlternative\n\nL. Salmon\nBrigham\nAbstract-\n\nMulti-chip\n\ntechnology\n\nModule\n\nfor\n\npacking\n\nhigh\n\npower\n\ndissipation\n\nsubstrate\nmentation\nof MCM\n\n(MCM)\n\nhigh-performance\n\nIC\n\nclude:\n\ndensity,\ntesting,\n\nin hlgh-performance\ntechnology\n\nto\n\ncurrent\n\nUniversity\n\npackaging\n\nhas\n\nelectronic\nlow\n\ncharacteristics,\n\nfabrication,\n\nYoung\n\nand\n\nsystems.\n\ninterconnect\n\nand\n\nlow\n\ncost.\n\ndesign.\n\nsystems\nhigh-end\n\nemerged\n\nMajor\nwill\n\nbe\n\ncomputer\n\nas\n\nBenefits\n\npaper\n\nchallenges\ndiscussed.\nsystems\n\nimportant\n\nof\n\npropagation\nThis\n\nan\n\nMCMs\n\ndelay,\nwill\nfor\n\nreview\n\nMCM\n\nMCM\n\nimple-\n\nFinally,\nwill\n\nin-\n\nexcellent\n\napplications\nbe\n\nreviewed.\n\nl\n\nE\n\nmI\n\n'