    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/1999/11/25/16">First message in thread</a></li><li><a href="/lkml/1999/11/25/16">Ingo Molnar</a><ul><li><a href="/lkml/1999/11/25/25">Alan Cox</a><ul><li class="origin"><a href="">Linus Torvalds</a></li></ul></li><li><a href="/lkml/1999/11/25/72">Andrea Arcangeli</a><ul><li><a href="/lkml/1999/11/25/154">Ingo Molnar</a></li><li><a href="/lkml/1999/11/25/168">Ingo Molnar</a><ul><li><a href="/lkml/1999/11/25/178">Andrea Arcangeli</a></li></ul></li></ul></li><li><a href="/lkml/1999/11/25/90">Linus Torvalds</a><ul><li><a href="/lkml/1999/11/26/24">Jes Sorensen</a></li><li><a href="/lkml/1999/11/26/103">Richard Henderson</a></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Thu, 25 Nov 1999 09:12:35 -0800 (PST)</td></tr><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: [patch] smp-2.3.30-A1, mb(), wmb(), rmb()</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody"><br /><br />On Thu, 25 Nov 1999, Alan Cox wrote:<br />&gt; <br />&gt; This doesn't make a lot of difference if any. The PCI bridge has write<br />&gt; buffers and PCI doesn't claim to be synchronized in any way. PCI does have<br />&gt; strict write ordering so that is safe but its ordering relative to ram is not<br />&gt; deterministic. <br /><br />Note that this is not a new problem.<br /><br />The only way to synchronize PCI reliably is to do a PCI read from the<br />_same_ device you wrote to, simply because you don't know how many bridges<br />etc there are.<br /><br />The mb/wmb/rmb stuff is still required for PCI simply because other<br />platforms can actually allow writes to pass each other and get re-ordered,<br />and if you use "__raw_[write][read]X()" you need some way of handling<br />that.<br /><br />Although we should probably have a "io[rw]mb()" thing for that, actually.<br />Overloading the memory barrier with the (local device) IO ordering barrier<br />is bad, and not strictly correct anyway (we'll need to do "sfence" even on<br />ia32 when we start using unordered uncached areas.. )<br /><br />		Linus<br /><br /><br />-<br />To unsubscribe from this list: send the line "unsubscribe linux-kernel" in<br />the body of a message to majordomo&#64;vger.rutgers.edu<br />Please read the FAQ at <a href="http://www.tux.org/lkml/">http://www.tux.org/lkml/</a><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
