{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1383928423551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1383928423554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov  8 17:33:43 2013 " "Processing started: Fri Nov  8 17:33:43 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1383928423554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1383928423554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aufgabe_4 -c Example " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aufgabe_4 -c Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1383928423555 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1383928423896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplex.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Multiplex.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplex-multi " "Found design unit 1: Multiplex-multi" {  } { { "src/Multiplex.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplex.vhdl" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424711 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplex " "Found entity 1: Multiplex" {  } { { "src/Multiplex.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplex.vhdl" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928424711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Zaehler.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Zaehler.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Zaehler-zae1 " "Found design unit 1: Zaehler-zae1" {  } { { "src/Zaehler.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Zaehler.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Zaehler " "Found entity 1: Zaehler" {  } { { "src/Zaehler.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Zaehler.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928424713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Multiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Multiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-multiplexer1 " "Found design unit 1: Multiplexer-multiplexer1" {  } { { "src/Multiplexer.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplexer.vhdl" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424714 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "src/Multiplexer.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplexer.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928424714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/Decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/Decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-decoder1 " "Found design unit 1: Decoder-decoder1" {  } { { "src/Decoder.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Decoder.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "src/Decoder.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Decoder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928424715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/hallo.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file src/hallo.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hallo-hello " "Found design unit 1: hallo-hello" {  } { { "src/hallo.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424717 ""} { "Info" "ISGN_ENTITY_NAME" "1 Hallo " "Found entity 1: Hallo" {  } { { "src/hallo.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1383928424717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1383928424717 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hallo " "Elaborating entity \"Hallo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1383928424817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplex Multiplex:mult " "Elaborating entity \"Multiplex\" for hierarchy \"Multiplex:mult\"" {  } { { "src/hallo.vhdl" "mult" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1383928424825 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tex Multiplex.vhdl(46) " "VHDL Signal Declaration warning at Multiplex.vhdl(46): used explicit default value for signal \"tex\" because signal was never assigned a value" {  } { { "src/Multiplex.vhdl" "" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/Multiplex.vhdl" 46 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1383928424827 "|Hallo|Multiplex:mult"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:dec0 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:dec0\"" {  } { { "src/hallo.vhdl" "dec0" { Text "/home_sdb/home_prak/basic_ti/Dokumente/Aufgabe_5/src/hallo.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1383928424830 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1383928426209 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1383928426731 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1383928426731 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "115 " "Implemented 115 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1383928426839 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1383928426839 ""} { "Info" "ICUT_CUT_TM_LCELLS" "81 " "Implemented 81 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1383928426839 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1383928426839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "619 " "Peak virtual memory: 619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1383928426853 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov  8 17:33:46 2013 " "Processing ended: Fri Nov  8 17:33:46 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1383928426853 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1383928426853 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1383928426853 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1383928426853 ""}
