{
  "Top": "lz4CompressEngineRun",
  "RtlTop": "lz4CompressEngineRun",
  "RtlPrefix": "",
  "RtlSubPrefix": "lz4CompressEngineRun_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inStream": {
      "index": "0",
      "direction": "in",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "inStream",
          "name": "",
          "usage": "data",
          "direction": "in"
        }]
    },
    "lz4Out": {
      "index": "1",
      "direction": "out",
      "srcType": "stream<ap_uint<8>, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4Out",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lz4Out_eos": {
      "index": "2",
      "direction": "out",
      "srcType": "stream<bool, 0>&",
      "srcSize": "8",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4Out_eos",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "lz4OutSize": {
      "index": "3",
      "direction": "out",
      "srcType": "stream<unsigned int, 0>&",
      "srcSize": "32",
      "hwRefs": [{
          "type": "interface",
          "interface": "lz4OutSize",
          "name": "",
          "usage": "data",
          "direction": "out"
        }]
    },
    "max_lit_limit": {
      "index": "4",
      "direction": "out",
      "srcType": "unsigned int*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "max_lit_limit",
          "name": "max_lit_limit",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "max_lit_limit_ap_vld",
          "name": "max_lit_limit_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    },
    "input_size": {
      "index": "5",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "input_size",
          "name": "input_size",
          "usage": "data",
          "direction": "in"
        }]
    },
    "core_idx": {
      "index": "6",
      "direction": "in",
      "srcType": "unsigned int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "port",
          "interface": "core_idx",
          "name": "core_idx",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_cosim -argv {D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt.encoded}",
      "config_csim -argv {D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt D:\/Xillinx_Project\/PROJECT\/data_compression\/L1\/tests\/lz4_compress\/..\/..\/..\/L1\/tests\/lz4_compress\/sample.txt.encoded}",
      "config_compile -complex-mul-dsp=0",
      "config_compile -pragma_strict_mode=1",
      "config_export -flow=syn",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_array_partition xf::compression::lzCompress\/lzCompress_func_4\/lzCompress_func_4 -type cyclic -dim 1 -factor 4 dict"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lz4CompressEngineRun"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "15",
    "Uncertainty": "1.5",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 15.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lz4CompressEngineRun",
    "Version": "1.0",
    "DisplayName": "Lz4compressenginerun",
    "Revision": "2114320733",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lz4CompressEngineRun_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/..\/lz4_compress_test.cpp"],
    "TestBench": ["..\/..\/..\/lz4_compress_test.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w8_d4096_A.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d2_S_x.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w32_d8_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_fifo_w64_d32_S.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4Compress_4096_1_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart1_4096_1_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart2.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_s.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_s_dict_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_sparsemux_11_3_8_1_1.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_sparsemux_13_3_32_1_1.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lz4CompressPart2_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.vhd",
      "impl\/vhdl\/lz4CompressEngineRun.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lz4CompressEngineRun_fifo_w8_d4096_A.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d2_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d2_S_x.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w32_d8_S.v",
      "impl\/verilog\/lz4CompressEngineRun_fifo_w64_d32_S.v",
      "impl\/verilog\/lz4CompressEngineRun_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4Compress_4096_1_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart1_4096_1_Pipeline_lz4_divide.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart1_4096_1_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart2.v",
      "impl\/verilog\/lz4CompressEngineRun_lz4CompressPart2_Pipeline_lz4_compress.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBestMatchFilter_6_65536_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_Pipeline_lz_booster.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzBooster_255_16384_64_s_local_mem_RAM_2P_BRAM_1R1W.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_s.v",
      "impl\/verilog\/lz4CompressEngineRun_lzCompress_6_4_65536_6_1_4096_64_s_dict_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/lz4CompressEngineRun_sparsemux_11_3_8_1_1.v",
      "impl\/verilog\/lz4CompressEngineRun_sparsemux_13_3_32_1_1.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lz4Compress_4096_1_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lz4CompressPart2_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lzBestMatchFilter_6_65536_U0.v",
      "impl\/verilog\/lz4CompressEngineRun_start_for_lzBooster_255_16384_64_U0.v",
      "impl\/verilog\/lz4CompressEngineRun.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lz4CompressEngineRun.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "inStream": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_read",
      "mode": "master",
      "direction": "in",
      "dataWidth": "8",
      "portPrefix": "inStream_",
      "portMap": {
        "inStream_dout": "RD_DATA",
        "inStream_empty_n": "EMPTY_N",
        "inStream_read": "RD_EN"
      },
      "ports": [
        "inStream_dout",
        "inStream_empty_n",
        "inStream_read"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "inStream"
        }]
    },
    "lz4Out": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "8",
      "portPrefix": "lz4Out_",
      "portMap": {
        "lz4Out_din": "WR_DATA",
        "lz4Out_full_n": "FULL_N",
        "lz4Out_write": "WR_EN"
      },
      "ports": [
        "lz4Out_din",
        "lz4Out_full_n",
        "lz4Out_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4Out"
        }]
    },
    "lz4Out_eos": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "1",
      "portPrefix": "lz4Out_eos_",
      "portMap": {
        "lz4Out_eos_din": "WR_DATA",
        "lz4Out_eos_full_n": "FULL_N",
        "lz4Out_eos_write": "WR_EN"
      },
      "ports": [
        "lz4Out_eos_din",
        "lz4Out_eos_full_n",
        "lz4Out_eos_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4Out_eos"
        }]
    },
    "lz4OutSize": {
      "type": "ap_fifo",
      "busTypeName": "acc_fifo_write",
      "mode": "master",
      "direction": "out",
      "dataWidth": "32",
      "portPrefix": "lz4OutSize_",
      "portMap": {
        "lz4OutSize_din": "WR_DATA",
        "lz4OutSize_full_n": "FULL_N",
        "lz4OutSize_write": "WR_EN"
      },
      "ports": [
        "lz4OutSize_din",
        "lz4OutSize_full_n",
        "lz4OutSize_write"
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_fifo",
          "register_option": "0",
          "argName": "lz4OutSize"
        }]
    },
    "max_lit_limit": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"max_lit_limit": "DATA"},
      "ports": ["max_lit_limit"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "max_lit_limit"
        }]
    },
    "input_size": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"input_size": "DATA"},
      "ports": ["input_size"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "input_size"
        }]
    },
    "core_idx": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"core_idx": "DATA"},
      "ports": ["core_idx"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "core_idx"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "inStream_dout": {
      "dir": "in",
      "width": "8"
    },
    "inStream_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "inStream_read": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_din": {
      "dir": "out",
      "width": "8"
    },
    "lz4Out_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4Out_write": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_eos_din": {
      "dir": "out",
      "width": "1"
    },
    "lz4Out_eos_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4Out_eos_write": {
      "dir": "out",
      "width": "1"
    },
    "lz4OutSize_din": {
      "dir": "out",
      "width": "32"
    },
    "lz4OutSize_full_n": {
      "dir": "in",
      "width": "1"
    },
    "lz4OutSize_write": {
      "dir": "out",
      "width": "1"
    },
    "max_lit_limit": {
      "dir": "out",
      "width": "32"
    },
    "max_lit_limit_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "input_size": {
      "dir": "in",
      "width": "32"
    },
    "core_idx": {
      "dir": "in",
      "width": "32"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lz4CompressEngineRun",
      "BindInstances": "compressdStream_U input_size_c2_U bestMatchStream_U input_size_c1_U boosterStream_U input_size_c_U",
      "Instances": [
        {
          "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_s",
          "InstanceName": "lzCompress_6_4_65536_6_1_4096_64_U0",
          "BindInstances": "dict_U dict_1_U icmp_ln64_fu_204_p2 sub27_fu_264_p2 icmp_ln93_fu_270_p2 select_ln82_fu_320_p3 select_ln82_1_fu_328_p3 select_ln82_2_fu_336_p3 select_ln82_3_fu_344_p3 select_ln82_4_fu_352_p3",
          "Instances": [
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush_fu_142",
              "BindInstances": "add_ln75_fu_166_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2_fu_148",
              "BindInstances": "icmp_ln84_fu_186_p2 add_ln84_fu_242_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_fu_164",
              "BindInstances": "icmp_ln93_fu_461_p2 currIdx_reg_fu_606_p2 tmp1_fu_516_p2 add_ln123_fu_474_p2 add_ln123_1_fu_548_p2 add_ln123_3_fu_564_p2 add_ln123_4_fu_574_p2 dictReadValue_reg_fu_611_p3 len_fu_657_p2 done_fu_666_p2 icmp_ln168_fu_682_p2 done_1_fu_687_p2 len_1_fu_693_p3 len_2_fu_701_p3 icmp_ln168_1_fu_719_p2 done_2_fu_724_p2 len_3_fu_730_p2 len_4_fu_736_p3 icmp_ln168_2_fu_758_p2 done_3_fu_763_p2 len_5_fu_769_p2 len_6_fu_1635_p3 icmp_ln168_3_fu_785_p2 done_4_fu_1640_p2 len_7_fu_1644_p2 len_8_fu_1650_p3 icmp_ln168_4_fu_800_p2 or_ln168_fu_1658_p2 len_9_fu_1663_p2 len_66_fu_1669_p3 icmp_ln178_fu_1677_p2 sub_ln179_fu_1682_p2 icmp_ln179_fu_1697_p2 match_offset_fu_1703_p2 icmp_ln180_fu_1709_p2 icmp_ln185_fu_1715_p2 icmp_ln185_1_fu_1721_p2 or_ln185_fu_1727_p2 len_11_fu_826_p2 done_5_fu_835_p2 icmp_ln168_6_fu_851_p2 done_6_fu_856_p2 len_12_fu_862_p3 len_13_fu_870_p3 icmp_ln168_7_fu_888_p2 done_7_fu_893_p2 len_14_fu_899_p2 len_15_fu_905_p3 icmp_ln168_8_fu_923_p2 done_8_fu_928_p2 len_16_fu_1739_p2 len_17_fu_1745_p3 icmp_ln168_9_fu_944_p2 done_9_fu_1752_p2 len_18_fu_1756_p2 len_19_fu_1762_p3 icmp_ln168_10_fu_959_p2 or_ln168_5_fu_1770_p2 len_20_fu_1775_p2 len_67_fu_1781_p3 icmp_ln178_1_fu_1797_p2 sub_ln179_1_fu_1802_p2 icmp_ln179_1_fu_1817_p2 match_offset_1_fu_1823_p2 icmp_ln180_1_fu_1829_p2 icmp_ln185_2_fu_1835_p2 icmp_ln185_3_fu_1841_p2 or_ln185_1_fu_1847_p2 len_22_fu_985_p2 done_10_fu_994_p2 icmp_ln168_12_fu_1010_p2 done_11_fu_1015_p2 len_23_fu_1021_p3 len_24_fu_1029_p3 icmp_ln168_13_fu_1047_p2 done_12_fu_1052_p2 len_25_fu_1058_p2 len_26_fu_1064_p3 icmp_ln168_14_fu_1082_p2 done_13_fu_1087_p2 len_27_fu_1859_p2 len_28_fu_1865_p3 icmp_ln168_15_fu_1103_p2 done_14_fu_1872_p2 len_29_fu_1876_p2 len_30_fu_1882_p3 icmp_ln168_16_fu_1118_p2 or_ln168_10_fu_2149_p2 len_31_fu_1890_p2 len_68_fu_2153_p3 icmp_ln178_2_fu_1896_p2 sub_ln179_2_fu_1901_p2 icmp_ln179_2_fu_1916_p2 match_offset_2_fu_1922_p2 icmp_ln180_2_fu_2167_p2 icmp_ln185_4_fu_2172_p2 icmp_ln185_5_fu_2178_p2 or_ln185_2_fu_2183_p2 len_33_fu_1144_p2 done_15_fu_1153_p2 icmp_ln168_18_fu_1169_p2 done_16_fu_1174_p2 len_34_fu_1180_p3 len_35_fu_1188_p3 icmp_ln168_19_fu_1206_p2 done_17_fu_1211_p2 len_36_fu_1217_p2 len_37_fu_1223_p3 icmp_ln168_20_fu_1241_p2 done_18_fu_1246_p2 len_38_fu_1934_p2 len_39_fu_1940_p3 icmp_ln168_21_fu_1262_p2 done_19_fu_1947_p2 len_40_fu_2189_p2 len_41_fu_2194_p3 icmp_ln168_22_fu_1277_p2 or_ln168_15_fu_2200_p2 len_42_fu_2204_p2 len_69_fu_2210_p3 icmp_ln178_3_fu_1951_p2 sub_ln179_3_fu_1956_p2 icmp_ln179_3_fu_1971_p2 match_offset_3_fu_2226_p2 icmp_ln180_3_fu_2231_p2 icmp_ln185_6_fu_2237_p2 icmp_ln185_7_fu_2243_p2 or_ln185_3_fu_2249_p2 len_44_fu_1303_p2 done_20_fu_1312_p2 icmp_ln168_24_fu_1328_p2 done_21_fu_1333_p2 len_45_fu_1339_p3 len_46_fu_1347_p3 icmp_ln168_25_fu_1365_p2 done_22_fu_1370_p2 len_47_fu_1376_p2 len_48_fu_1382_p3 icmp_ln168_26_fu_1400_p2 done_23_fu_1405_p2 len_49_fu_2258_p2 len_50_fu_2264_p3 icmp_ln168_27_fu_1421_p2 done_24_fu_2271_p2 len_51_fu_2275_p2 len_52_fu_2281_p3 icmp_ln168_28_fu_1436_p2 or_ln168_20_fu_2289_p2 len_53_fu_2294_p2 len_70_fu_2300_p3 icmp_ln178_4_fu_1980_p2 sub_ln179_4_fu_1985_p2 icmp_ln179_4_fu_2000_p2 match_offset_4_fu_2316_p2 icmp_ln180_4_fu_2321_p2 icmp_ln185_8_fu_2327_p2 icmp_ln185_9_fu_2333_p2 or_ln185_4_fu_2339_p2 len_55_fu_1462_p2 done_25_fu_1471_p2 icmp_ln168_30_fu_1487_p2 done_26_fu_1492_p2 len_56_fu_1498_p3 len_57_fu_1506_p3 icmp_ln168_31_fu_1524_p2 done_27_fu_1529_p2 len_58_fu_1535_p2 len_59_fu_1541_p3 icmp_ln168_32_fu_1559_p2 done_28_fu_1564_p2 len_60_fu_2348_p2 len_61_fu_2354_p3 icmp_ln168_33_fu_1580_p2 done_29_fu_2361_p2 len_62_fu_2365_p2 len_63_fu_2371_p3 icmp_ln168_34_fu_1595_p2 or_ln168_25_fu_2518_p2 len_64_fu_2522_p2 len_71_fu_2527_p3 icmp_ln178_5_fu_2009_p2 sub_ln179_5_fu_2014_p2 icmp_ln179_5_fu_2029_p2 match_offset_5_fu_2542_p2 icmp_ln180_5_fu_2547_p2 icmp_ln185_10_fu_2553_p2 icmp_ln185_11_fu_2559_p2 or_ln185_5_fu_2565_p2 and_ln191_6_fu_2035_p2 and_ln191_7_fu_2041_p2 and_ln191_8_fu_2055_p2 and_ln191_fu_2061_p2 match_length_1_fu_2067_p3 icmp_ln191_fu_2075_p2 and_ln191_9_fu_2081_p2 and_ln191_10_fu_2087_p2 and_ln191_11_fu_2093_p2 and_ln191_12_fu_2099_p2 and_ln191_1_fu_2105_p2 match_length_3_fu_2111_p3 icmp_ln191_1_fu_2379_p2 and_ln191_13_fu_2384_p2 and_ln191_14_fu_2389_p2 and_ln191_15_fu_2395_p2 and_ln191_16_fu_2401_p2 and_ln191_2_fu_2406_p2 match_length_5_fu_2412_p3 icmp_ln191_2_fu_2419_p2 and_ln191_17_fu_2425_p2 and_ln191_18_fu_2430_p2 and_ln191_19_fu_2436_p2 and_ln191_20_fu_2442_p2 and_ln191_3_fu_2447_p2 match_length_7_fu_2453_p3 icmp_ln191_3_fu_2461_p2 and_ln191_21_fu_2467_p2 and_ln191_22_fu_2472_p2 and_ln191_23_fu_2478_p2 and_ln191_24_fu_2484_p2 and_ln191_4_fu_2489_p2 match_length_9_fu_2495_p3 icmp_ln191_4_fu_2571_p2 and_ln191_25_fu_2576_p2 and_ln191_26_fu_2581_p2 and_ln191_27_fu_2587_p2 and_ln191_28_fu_2593_p2 and_ln191_5_fu_2598_p2 or_ln191_fu_2604_p2 or_ln191_1_fu_2609_p2 select_ln191_fu_2127_p3 or_ln191_2_fu_2135_p2 select_ln191_1_fu_2620_p3 select_ln191_2_fu_2510_p3 select_ln191_3_fu_2628_p3 or_ln191_3_fu_2635_p2 select_ln191_4_fu_2141_p3 select_ln191_5_fu_2641_p3 match_length_11_fu_2648_p3 i_2_fu_1601_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover_fu_185",
              "BindInstances": "icmp_ln205_fu_111_p2 sparsemux_11_3_8_1_1_U29 add_ln205_fu_145_p2"
            },
            {
              "ModuleName": "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes",
              "InstanceName": "grp_lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes_fu_196",
              "BindInstances": "icmp_ln212_fu_69_p2 l_2_fu_75_p2"
            }
          ]
        },
        {
          "ModuleName": "lzBestMatchFilter_6_65536_s",
          "InstanceName": "lzBestMatchFilter_6_65536_U0",
          "BindInstances": "icmp_ln327_fu_156_p2 icmp_ln367_fu_216_p2 add_ln367_fu_222_p2 sparsemux_13_3_32_1_1_U59",
          "Instances": [{
              "ModuleName": "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter",
              "InstanceName": "grp_lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter_fu_135",
              "BindInstances": "icmp_ln339_fu_251_p2 icmp_ln355_fu_311_p2 best_match_fu_317_p2 add_ln355_fu_331_p2 icmp_ln355_1_fu_341_p2 xor_ln355_fu_347_p2 add_ln355_1_fu_361_p2 icmp_ln355_2_fu_371_p2 xor_ln355_1_fu_377_p2 add_ln355_2_fu_391_p2 icmp_ln355_3_fu_401_p2 xor_ln355_2_fu_407_p2 add_ln355_3_fu_421_p2 icmp_ln355_4_fu_431_p2 xor_ln355_3_fu_437_p2 add_ln355_4_fu_451_p2 icmp_ln355_5_fu_461_p2 xor_ln355_4_fu_467_p2 and_ln355_fu_473_p2 and_ln355_1_fu_479_p2 and_ln355_2_fu_485_p2 and_ln355_3_fu_491_p2 best_match_1_fu_497_p2 bestMatchStream_din i_9_fu_257_p2"
            }]
        },
        {
          "ModuleName": "lzBooster_255_16384_64_s",
          "InstanceName": "lzBooster_255_16384_64_U0",
          "BindInstances": "local_mem_U icmp_ln587_fu_229_p2 sub_fu_276_p2 icmp_ln603_fu_282_p2 icmp_ln666_fu_361_p2 i_6_fu_367_p2",
          "Instances": [{
              "ModuleName": "lzBooster_255_16384_64_Pipeline_lz_booster",
              "InstanceName": "grp_lzBooster_255_16384_64_Pipeline_lz_booster_fu_207",
              "BindInstances": "icmp_ln603_fu_322_p2 i_5_fu_344_p2 boostFlag_fu_394_p2 skip_condition_fu_400_p2 icmp_ln621_fu_406_p2 icmp_ln621_1_fu_412_p2 and_ln621_fu_418_p2 match_condition_fu_424_p2 add_ln630_fu_517_p2 new_match_loc_5_fu_434_p2 outFlag_fu_443_p2 has_tLen_fu_448_p2 use_boost_fu_454_p2 xor_ln647_fu_460_p2 add_ln647_fu_466_p2 select_ln647_fu_472_p3 new_match_len_3_fu_536_p2 new_match_loc_4_fu_541_p2"
            }]
        },
        {
          "ModuleName": "lz4Compress_4096_1_s",
          "InstanceName": "lz4Compress_4096_1_U0",
          "BindInstances": "lit_outStream_U lenOffset_Stream_U input_size_c_U",
          "Instances": [
            {
              "ModuleName": "lz4CompressPart1_4096_1_s",
              "InstanceName": "lz4CompressPart1_4096_1_U0",
              "BindInstances": "icmp_ln51_fu_129_p2 sub_fu_135_p2 icmp_ln117_fu_180_p2 is_max_lit_fu_186_p2 icmp_ln123_fu_192_p2 lit_count_flag_fu_198_p2 tmpValue_1_fu_217_p3",
              "Instances": [{
                  "ModuleName": "lz4CompressPart1_4096_1_Pipeline_lz4_divide",
                  "InstanceName": "grp_lz4CompressPart1_4096_1_Pipeline_lz4_divide_fu_114",
                  "BindInstances": "icmp_ln70_fu_176_p2 has_match_reg_fu_201_p2 lit_overflow_reg_fu_217_p2 icmp_ln88_fu_223_p2 lit_count_3_fu_238_p2 match_len_fu_248_p2 select_ln113_fu_271_p3 i_11_fu_281_p2"
                }]
            },
            {
              "ModuleName": "lz4CompressPart2",
              "InstanceName": "lz4CompressPart2_U0",
              "Instances": [{
                  "ModuleName": "lz4CompressPart2_Pipeline_lz4_compress",
                  "InstanceName": "grp_lz4CompressPart2_Pipeline_lz4_compress_fu_91",
                  "BindInstances": "icmp_ln182_fu_329_p2 xor_ln182_fu_334_p2 or_ln182_fu_340_p2 should_write_fu_350_p2 icmp_ln201_fu_375_p2 icmp_ln201_1_fu_381_p2 is_special_end_1_fu_387_p2 or_ln202_fu_393_p2 is_normal_end_1_fu_399_p2 lit_len_ge_15_1_fu_405_p2 lit_len_gt_0_1_fu_411_p2 match_len_ge_15_1_fu_417_p2 match_offset_plus_one_1_fu_423_p2 match_len_ge_255_fu_496_p2 outValue_10_fu_506_p3 match_length_15_fu_515_p2 xor_ln338_fu_521_p2 readOffsetFlag_8_fu_527_p2 match_length_16_fu_532_p3 select_ln153_fu_540_p3 select_ln330_fu_575_p3 readOffsetFlag_7_fu_583_p2 write_lit_length_2_fu_617_p2 icmp_ln310_fu_623_p2 next_state_2_fu_629_p3 readOffsetFlag_6_fu_637_p2 next_state_3_fu_643_p3 lit_len_ge_255_fu_673_p2 outValue_6_fu_683_p3 lit_length_5_fu_692_p2 lit_length_6_fu_698_p3 select_ln152_fu_706_p3 inIdx_3_fu_749_p2 inIdx_4_fu_754_p3 or_ln246_fu_761_p2 lit_ending_fu_767_p2 lit_token_fu_777_p3 lit_token_1_fu_785_p3 match_token_1_fu_797_p3 lit_length_2_fu_814_p2 lit_length_3_fu_820_p3 lit_length_4_fu_828_p3 select_ln270_1_fu_836_p3 or_ln270_fu_844_p2 next_state_tmp_fu_850_p3 match_length_13_fu_862_p2 match_length_14_fu_868_p3 compressedSize_2_fu_916_p2"
                }]
            }
          ]
        }
      ]
    },
    "Info": {
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzCompress_6_4_65536_6_1_4096_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBestMatchFilter_6_65536_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBooster_255_16384_64_Pipeline_lz_booster": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lzBooster_255_16384_64_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart1_4096_1_Pipeline_lz4_divide": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart1_4096_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart2_Pipeline_lz4_compress": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressPart2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4Compress_4096_1_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lz4CompressEngineRun": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_dict_flush": {
        "Latency": {
          "LatencyBest": "1026",
          "LatencyAvg": "1026",
          "LatencyWorst": "1026",
          "PipelineII": "1025",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "4.856"
        },
        "Loops": [{
            "Name": "dict_flush",
            "TripCount": "1024",
            "Latency": "1024",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "15",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "41",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_Outline_VITIS_LOOP_84_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "6",
          "LatencyWorst": "6",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "5.127"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_84_2",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "85",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "13.456"
        },
        "Loops": [{
            "Name": "lz_compress",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "6"
          }],
        "Area": {
          "FF": "635",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "3412",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_compress_leftover": {
        "Latency": {
          "LatencyBest": "7",
          "LatencyAvg": "7",
          "LatencyWorst": "7",
          "PipelineII": "6",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "4.826"
        },
        "Loops": [{
            "Name": "lz_compress_leftover",
            "TripCount": "5",
            "Latency": "5",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "14",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "96",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_Pipeline_lz_left_bytes": {
        "Latency": {
          "LatencyBest": "66",
          "LatencyAvg": "66",
          "LatencyWorst": "66",
          "PipelineII": "65",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "7.026"
        },
        "Loops": [{
            "Name": "lz_left_bytes",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "10",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "89",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzCompress_6_4_65536_6_1_4096_64_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "13.456"
        },
        "Area": {
          "BRAM_18K": "96",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "34",
          "FF": "961",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "4139",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "7",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBestMatchFilter_6_65536_Pipeline_lz_bestMatchFilter": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "10.597"
        },
        "Loops": [{
            "Name": "lz_bestMatchFilter",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "229",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "401",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBestMatchFilter_6_65536_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "10.597"
        },
        "Loops": [{
            "Name": "lz_bestMatchFilter_left_over",
            "TripCount": "6",
            "Latency": "6",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "470",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "658",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBooster_255_16384_64_Pipeline_lz_booster": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.517"
        },
        "Loops": [{
            "Name": "lz_booster",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "323",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "625",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lzBooster_255_16384_64_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.517"
        },
        "Loops": [{
            "Name": "lz_booster_left_bytes",
            "TripCount": "64",
            "Latency": "64",
            "PipelineII": "",
            "PipelineDepth": "1"
          }],
        "Area": {
          "BRAM_18K": "8",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "2",
          "FF": "505",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "992",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart1_4096_1_Pipeline_lz4_divide": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "5.641"
        },
        "Loops": [{
            "Name": "lz4_divide",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "2",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "206",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "344",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart1_4096_1_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.735"
        },
        "Area": {
          "FF": "342",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "750",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart2_Pipeline_lz4_compress": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.168"
        },
        "Loops": [{
            "Name": "lz4_compress",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "267",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1129",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressPart2": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.168"
        },
        "Area": {
          "FF": "305",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1249",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4Compress_4096_1_s": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "9.735"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "FF": "1008",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2240",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lz4CompressEngineRun": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "15.00",
          "Uncertainty": "1.50",
          "Estimate": "13.456"
        },
        "Area": {
          "BRAM_18K": "106",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "37",
          "FF": "3538",
          "AVAIL_FF": "106400",
          "UTIL_FF": "3",
          "LUT": "8436",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "15",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-10-26 16:53:44 +0800",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
