Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov  8 19:25:45 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_control_sets -verbose -file FourDigitLEDdriver_control_sets_placed.rpt
| Design       : FourDigitLEDdriver
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            1 |
|      4 |            3 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            6 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              12 |            4 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------------------------+-------------------------+------------------+----------------+
|  Clock Signal |          Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+---------------+---------------------------------+-------------------------+------------------+----------------+
|  clk_ssd_BUFG |                                 |                         |                2 |              2 |
|  clk_ssd_BUFG | clean_reset/E[0]                | clean_reset/reset_clean |                1 |              4 |
|  clk_ssd_BUFG | clean_reset/counter_reg[1]_0[0] | clean_reset/reset_clean |                2 |              4 |
|  clk_ssd_BUFG | an3_i_1_n_0                     | clean_reset/reset_clean |                1 |              4 |
|  clk_ssd_BUFG |                                 | clean_reset/clear       |                6 |             22 |
+---------------+---------------------------------+-------------------------+------------------+----------------+


