# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../repeater_with_signals.srcs/sources_1/new/repeater_with_signals.vhd" \
"../../../../repeater_with_signals.srcs/sim_1/new/repeater_with_signals_tb.vhd" \

# Do not sort compile order
nosort
