// Seed: 322124957
macromodule module_0 ();
  assign module_1.id_2 = 0;
  assign id_1 = !id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  assign id_1 = 1 !== id_3 == {id_3, id_3, 1'b0};
  bufif1 primCall (id_1, id_2, id_3);
  wire id_4, id_5;
endmodule
module module_2 (
    output wor id_0,
    input wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    output tri0 id_4,
    output uwire id_5,
    output wire id_6
);
  assign id_6 = id_3;
  module_0 modCall_1 ();
  wire id_8;
  wire id_9;
endmodule
