=====
SETUP
-6.812
11.825
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n851_s0
10.726
11.825
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_3_s0
11.825
=====
SETUP
-6.812
11.825
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n850_s0
10.726
11.825
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_4_s0
11.825
=====
SETUP
-6.430
11.444
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n849_s0
10.412
11.444
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_5_s0
11.444
=====
SETUP
-6.430
11.444
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n848_s0
10.412
11.444
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_6_s0
11.444
=====
SETUP
-6.426
11.439
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n846_s18
10.407
11.439
u_sdram/sdrc_top_inst/U1/Double_wrd_flag_s0
11.439
=====
SETUP
-6.343
11.357
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n854_s0
10.731
11.357
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_0_s0
11.357
=====
SETUP
-6.343
11.357
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n853_s0
10.731
11.357
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_1_s0
11.357
=====
SETUP
-6.343
11.357
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n854_s1
4.929
5.555
u_sdram/sdrc_top_inst/U1/n848_s8
6.696
7.795
u_sdram/sdrc_top_inst/U1/n848_s4
7.800
8.861
u_sdram/sdrc_top_inst/U1/n848_s2
9.280
9.906
u_sdram/sdrc_top_inst/U1/n852_s0
10.731
11.357
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_2_s0
11.357
=====
SETUP
-3.185
8.198
5.014
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n847_s2
5.241
6.273
u_sdram/sdrc_top_inst/U1/n847_s0
7.099
8.198
u_sdram/sdrc_top_inst/U1/Data_len_0_wrd_7_s0
8.198
=====
SETUP
-2.660
8.031
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_10_s0
8.031
=====
SETUP
-2.660
8.031
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_12_s0
8.031
=====
SETUP
-2.660
8.030
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_13_s0
8.030
=====
SETUP
-2.660
8.030
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_14_s0
8.030
=====
SETUP
-2.609
7.979
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_1_s0
7.979
=====
SETUP
-2.609
7.979
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_data_len_i_2_s0
7.979
=====
SETUP
-2.559
7.929
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_3_s0
7.929
=====
SETUP
-2.559
7.929
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_5_s0
7.929
=====
SETUP
-2.326
7.696
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_7_s0
7.696
=====
SETUP
-2.288
7.658
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_9_s0
7.658
=====
SETUP
-2.288
7.658
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_15_s0
7.658
=====
SETUP
-2.288
7.658
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_16_s0
7.658
=====
SETUP
-2.288
7.658
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_17_s0
7.658
=====
SETUP
-2.288
7.658
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_18_s0
7.658
=====
SETUP
-2.288
7.658
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_19_s0
7.658
=====
SETUP
-2.279
7.649
5.370
clk12M_ibuf
0.000
2.088
wr_n_s2
2.332
2.790
u_sdram/sdrc_top_inst/U1/n1413_s2
5.414
6.475
u_sdram/sdrc_top_inst/U1/Sdrc_addr_i_11_s0
7.649
=====
HOLD
0.109
1.715
1.607
n597_s3
1.343
1.715
wr_n_s2
1.715
=====
HOLD
0.344
1.963
1.619
n699_s0
1.342
1.727
terminate_s0
1.963
=====
HOLD
0.461
2.068
1.607
n596_s3
1.342
2.068
rd_n_s2
2.068
=====
HOLD
0.613
2.232
1.619
state2_8_s7
1.343
1.728
state2_5_s0
2.232
=====
HOLD
0.687
2.306
1.619
state2_8_s7
1.343
1.728
state2_6_s0
2.306
=====
HOLD
0.687
2.306
1.619
state2_8_s7
1.343
1.728
state2_7_s0
2.306
=====
HOLD
0.687
2.306
1.619
state2_8_s7
1.343
1.728
state2_8_s0
2.306
=====
HOLD
0.691
2.310
1.619
state2_8_s7
1.343
1.728
state2_0_s0
2.310
=====
HOLD
0.691
2.310
1.619
state2_8_s7
1.343
1.728
state2_1_s0
2.310
=====
HOLD
0.691
2.310
1.619
state2_8_s7
1.343
1.728
state2_2_s0
2.310
=====
HOLD
0.691
2.310
1.619
state2_8_s7
1.343
1.728
state2_3_s0
2.310
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
u_baudgen/bauddiv_0_s0
1.577
1.910
u_baudgen/n31_s2
1.912
2.284
u_baudgen/bauddiv_0_s0
2.284
=====
HOLD
0.708
2.284
1.577
clk12M_ibuf
0.000
1.392
uart_data_in_4_s0
1.577
1.910
n377_s21
1.912
2.284
uart_data_in_4_s0
2.284
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3
1.036
1.370
u_sdram/sdrc_top_inst/U2/n47_s7
1.372
1.744
u_sdram/sdrc_top_inst/U2/Count_autorefresh_7_s3
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1
1.036
1.370
u_sdram/sdrc_top_inst/U1/n131_s3
1.372
1.744
u_sdram/sdrc_top_inst/U1/Addr_row_reg_0_s1
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2
1.036
1.370
u_sdram/sdrc_top_inst/U0/n634_s9
1.372
1.744
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_4_s2
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2
1.036
1.370
u_sdram/sdrc_top_inst/U0/n630_s7
1.372
1.744
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_6_s2
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1
1.036
1.370
u_sdram/sdrc_top_inst/U0/n612_s6
1.372
1.744
u_sdram/sdrc_top_inst/U0/Count_burst_num_wr_7_s1
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0
1.036
1.370
u_sdram/sdrc_top_inst/U0/n93_s10
1.372
1.744
u_sdram/sdrc_top_inst/U0/Cmd_init_state.INIT_STATE_IDLE_s0
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0
1.036
1.370
u_sdram/sdrc_top_inst/U0/n7_s0
1.372
1.744
u_sdram/sdrc_top_inst/U0/Count_init_delay_3_s0
1.744
=====
HOLD
0.708
1.744
1.036
u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0
1.036
1.370
u_sdram/sdrc_top_inst/U0/n10_s2
1.372
1.744
u_sdram/sdrc_top_inst/U0/Count_init_delay_0_s0
1.744
=====
HOLD
0.709
1.745
1.036
u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1
1.036
1.370
u_sdram/sdrc_top_inst/U2/n52_s3
1.373
1.745
u_sdram/sdrc_top_inst/U2/Count_autorefresh_2_s1
1.745
=====
HOLD
0.709
1.745
1.036
u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1
1.036
1.370
u_sdram/sdrc_top_inst/U2/n48_s3
1.373
1.745
u_sdram/sdrc_top_inst/U2/Count_autorefresh_6_s1
1.745
=====
HOLD
0.709
1.745
1.036
u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4
1.036
1.370
u_sdram/sdrc_top_inst/U1/n573_s13
1.373
1.745
u_sdram/sdrc_top_inst/U1/O_ctrl_fsm_wr_n_s4
1.745
=====
HOLD
0.709
1.745
1.036
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2
1.036
1.370
u_sdram/sdrc_top_inst/U0/n642_s7
1.373
1.745
u_sdram/sdrc_top_inst/U0/Count_burst_num_rd_0_s2
1.745
