
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 8.47

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[1]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.11    0.22    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.22    0.00    0.40 ^ counter_reg[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  0.16   slack (MET)


Startpoint: load (input port clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v load (in)
                                         load (net)
                  0.00    0.00    0.20 v input10/I (gf180mcu_fd_sc_mcu9t5v0__buf_3)
     7    0.09    0.17    0.22    0.42 v input10/Z (gf180mcu_fd_sc_mcu9t5v0__buf_3)
                                         net11 (net)
                  0.17    0.00    0.42 v _54_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.11    0.11    0.52 ^ _54_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _22_ (net)
                  0.11    0.00    0.52 ^ _59_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
     1    0.01    0.07    0.06    0.58 v _59_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
                                         _06_ (net)
                  0.07    0.00    0.58 v counter_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.58   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.58   data arrival time
-----------------------------------------------------------------------------
                                  0.55   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.11    0.22    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.22    0.00    0.40 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.17    0.48    0.48 ^ counter_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net13 (net)
                  0.17    0.00    0.48 ^ _66_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.16    0.25    0.73 ^ _66_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _32_ (net)
                  0.16    0.00    0.73 ^ _45_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.23    0.96 ^ _45_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _15_ (net)
                  0.10    0.00    0.96 ^ _46_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    1.21 v _46_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _16_ (net)
                  0.07    0.00    1.21 v _47_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    1.41 v _47_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04_ (net)
                  0.07    0.00    1.41 v counter_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: counter_reg[0]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
     8    0.11    0.22    0.20    0.40 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_4)
                                         net1 (net)
                  0.22    0.00    0.40 ^ counter_reg[0]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.40   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.09   10.09   library recovery time
                                 10.09   data required time
-----------------------------------------------------------------------------
                                 10.09   data required time
                                 -0.40   data arrival time
-----------------------------------------------------------------------------
                                  9.69   slack (MET)


Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     4    0.04    0.17    0.48    0.48 ^ counter_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net13 (net)
                  0.17    0.00    0.48 ^ _66_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     3    0.03    0.16    0.25    0.73 ^ _66_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _32_ (net)
                  0.16    0.00    0.73 ^ _45_/A2 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.10    0.23    0.96 ^ _45_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _15_ (net)
                  0.10    0.00    0.96 ^ _46_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     1    0.01    0.07    0.25    1.21 v _46_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _16_ (net)
                  0.07    0.00    1.21 v _47_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.07    0.21    1.41 v _47_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _04_ (net)
                  0.07    0.00    1.41 v counter_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  1.41   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ counter_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.12    9.88   library setup time
                                  9.88   data required time
-----------------------------------------------------------------------------
                                  9.88   data required time
                                 -1.41   data arrival time
-----------------------------------------------------------------------------
                                  8.47   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
2.5081238746643066

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8958

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.28462162613868713

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9751

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[1]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.48    0.48 ^ counter_reg[1]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.25    0.73 ^ _66_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.23    0.96 ^ _45_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    1.21 v _46_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.21    1.41 v _47_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    1.41 v counter_reg[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           1.41   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock network delay (ideal)
   0.00   10.00   clock reconvergence pessimism
          10.00 ^ counter_reg[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
  -0.12    9.88   library setup time
           9.88   data required time
---------------------------------------------------------
           9.88   data required time
          -1.41   data arrival time
---------------------------------------------------------
           8.47   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.40    0.40 v counter_reg[6]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.15    0.55 ^ _57_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai211_2)
   0.07    0.62 v _59_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_2)
   0.00    0.62 v counter_reg[6]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.62   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[6]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.04    0.04   library hold time
           0.04   data required time
---------------------------------------------------------
           0.04   data required time
          -0.62   data arrival time
---------------------------------------------------------
           0.58   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
1.4142

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
8.4701

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
598.932259

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.06e-03   1.49e-04   4.79e-09   1.21e-03  51.6%
Combinational          9.09e-04   2.21e-04   1.14e-08   1.13e-03  48.4%
Clock                  0.00e+00   0.00e+00   4.11e-09   4.11e-09   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.97e-03   3.70e-04   2.03e-08   2.34e-03 100.0%
                          84.2%      15.8%       0.0%
