
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DESKTOP-VTJO39V

Implementation : shiftRL0
Synopsys HDL compiler and linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @

Modified Files: 1
FID:  path (prevtimestamp, timestamp)
1        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL.vhdl (2022-03-14 06:41:30, 2022-03-14 07:03:08)

*******************************************************************
Modules that may have changed as a result of file changes: 1
MID:  lib.cell.view
6        work.shiftrl.shift may have changed because the following files changed:
                        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL.vhdl (2022-03-14 06:41:30, 2022-03-14 07:03:08) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 18
FID:  path (timestamp)
0        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\packageshiftRL00.vhdl (2022-03-14 06:48:33)
2        C:\Users\migue\OneDrive\Documentos\ADC\04-3CM12-projectdiamon-1erParcial\shiftRL00\shiftRL00.vhdl (2022-03-14 06:50:40)
3        C:\lscc\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd (2018-11-15 00:32:12)
4        C:\lscc\diamond\3.12\synpbase\lib\cpld\lattice.vhd (2020-10-29 10:20:44)
5        C:\lscc\diamond\3.12\synpbase\lib\lucent\machxo2.vhd (2020-10-29 10:20:54)
6        C:\lscc\diamond\3.12\synpbase\lib\vhd\arith.vhd (2020-10-29 10:23:10)
7        C:\lscc\diamond\3.12\synpbase\lib\vhd\hyperents.vhd (2020-10-29 10:23:10)
8        C:\lscc\diamond\3.12\synpbase\lib\vhd\location.map (2020-11-02 17:26:20)
9        C:\lscc\diamond\3.12\synpbase\lib\vhd\numeric.vhd (2020-10-29 10:23:10)
10       C:\lscc\diamond\3.12\synpbase\lib\vhd\snps_haps_pkg.vhd (2020-10-29 10:23:10)
11       C:\lscc\diamond\3.12\synpbase\lib\vhd\std.vhd (2020-10-29 10:23:10)
12       C:\lscc\diamond\3.12\synpbase\lib\vhd\std1164.vhd (2020-10-29 10:23:10)
13       C:\lscc\diamond\3.12\synpbase\lib\vhd\umr_capim.vhd (2020-10-29 10:23:10)
14       C:\lscc\diamond\3.12\synpbase\lib\vhd\unsigned.vhd (2020-10-29 10:23:10)
15       E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\div00.vhd (2021-11-23 21:14:12)
16       E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\osc00.vhd (2022-03-14 06:49:20)
17       E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\oscint00.vhd (2021-11-23 21:14:12)
18       E:\BackUp\Practices\Practicas_Arqui_Comp-main\Parcial01\00_osc00VHDL\packageOsc00.vhd (2021-11-23 21:14:12)

*******************************************************************
Unchanged modules: 8
MID:  lib.cell.view
0        work.div00.div0
1        work.div00.vhdl
2        work.osc00.osc0
3        work.osc00.vhdl
4        work.oscint00.oscint0
5        work.oscint00.vhdl
8        work.shiftrl00.shiftrl0
9        work.shiftrl00.vhdl
