# SystemVerilog Labs
Construct a typical architecture of a SystemVerilog testbench
## Lab1
### Goal : Define a task called reset() to reset the DUT per spec
<img src="https://github.com/RexJian/SystemVerilogLabs/blob/main/Lab1/ArchitectureLab1.png" width="400" height="360">
  
### Simulate waveform : reset_n signal keep 1
<img src="https://github.com/RexJian/SystemVerilogLabs/blob/main/Lab1/Lab1Waveform.png">  
  
In Lab 1, I completed the following tasks  
  
1. Create the SystemVerilog testbench file for a Device Under Test(DUT)  
  
2. Compile and simulate the SystemVerilog test program  
 
