<section id="effi-compo" class="wow fadeInUp">
  <div class="container">
   <div class="section-header">
      <h2>Efficient Component Design</h2>
    </div>
      <div class="card shadow">
                <ul class="list-group list-group-flush">
                    <li class="list-group-item"><h4><b>Digital Design:</b></h4>  Logic and Physical synthesis, Place & Route, Clock Tree Synthesis,
Physical Verification, Static/Dynamic Timing, Signal integrity, xOCV, DFM/DFY,
Physical Design for Debug</li>
                    <li class="list-group-item"><h4><b>Analog Design:</b></h4>Analog Mixed Signal IP, High-Speed Interfaces, Various RAM design, IO Buffer,PLL/DLL Design, Standard Cell Design</li>
                    <li class="list-group-item"><h4><b>System Level Algorithms and Architectures:</b></h4>Platform Architectures, Chip Partitioning, Power Management, Board Level Design, Packaging, Signal Integrity, Power/Thermal Trade Off</li>
                    <li class="list-group-item"><h4><b>FPGA</b></h4>FPGA Architecture, FPGA Circuit Design, CAD for FPGA, FPGA Prototyping</li>
                    <li class="list-group-item"><h4><b>Power/Energy Efficiency:</b></h4>Digital/Analog Power Optimization Techniques, Power Architectures, Power/Performance Trade Off, Power Delivery Network, Power Switch, Power/Thermal Balance</li>
                    <li class="list-group-item"><h4><b>Verification and Test:</b></h4>Post Silicon Validation, Design for Test (DFT), Product Level Test, Design Verification Techniques, Mixed Signal Verification, Fault Tolerance, DPPM Betterment, Formal Verification, Emulation</li>
                    <li class="list-group-item"><h4><b>Power Management and RF:</b></h4>Optimization, Regulator Design, On Chip Regulator, RF Circuits, Effective Spectrum Utilization, New Transceiver Design in 5G Era, RF Certification, LDO Design, SMPS Design</li>
                    <li class="list-group-item"><h4><b>Electronic Design Automation:</b></h4>Simulation Tools for Design Verification, SPICE Simulation,Logic/Physical Synthesis, EDA for Sub 10nm, Physical Design, Physical Verification Tools, Post Tapeout Toolset, DFT/DFD Tools, ATPG, Static Timing and Timing Exceptions, Mixed Signal Simulations</li>
                    <li class="list-group-item"><h4><b>Emerging Technologies:</b></h4>Emerging Memory Technologies, 3D Integration, Nano-CMOS Technologies, MEMS, CMOS Sensors, CAD/EDA Methodologies for Nanotechnology, Nano-Electronics and NanoCircuits, Nano-Sensors, MEMS Applications, Nano-Assemblies and Devices, NonClassical CMOS; Post-CMOS Devices; Biomedical Circuits, Carbon Nano-Tubes Based Computing</li>
                </ul>
            </div>
            <br><br>
  </div>
</section>