{"vcs1":{"timestamp_begin":1742991616.684621148, "rt":2.22, "ut":1.14, "st":0.32}}
{"vcselab":{"timestamp_begin":1742991618.994895259, "rt":1.14, "ut":0.32, "st":0.07}}
{"link":{"timestamp_begin":1742991620.229033280, "rt":0.94, "ut":0.29, "st":0.42}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742991615.926455316}
{"VCS_COMP_START_TIME": 1742991615.926455316}
{"VCS_COMP_END_TIME": 1742991623.582287146}
{"VCS_USER_OPTIONS": "-full64 -R -sverilog tb.sv CONVEX_syn.v +define+P3 +define+SDF +access+r +neg_tchk +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /RAID2/COURSE/2025_Spring/DCS/DCSTA01/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 362448}}
{"stitch_vcselab": {"peak_mem": 242048}}
