 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : s38584
Version: U-2022.12
Date   : Thu Nov  9 11:42:57 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: g54 (input port clocked by CK)
  Endpoint: g34972 (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  s38584             tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 f
  g54 (in)                                 0.00       5.50 f
  U130/Y (INVX20)                          0.02       5.52 r
  U135/Y (NOR2X8)                          0.03       5.56 f
  U163/Y (AND4X8)                          0.16       5.71 f
  U247/Y (NAND3X8)                         0.11       5.83 r
  U126/Y (NOR2X6)                          0.09       5.92 f
  U357/Y (AOI22X4)                         0.14       6.05 r
  U112/Y (OAI2BB1X4)                       0.12       6.17 f
  U49/Y (NOR2X6)                           0.09       6.27 r
  U198/Y (AND2X8)                          0.14       6.40 r
  U5721/Y (OAI2BB1X4)                      0.10       6.50 f
  U5735/Y (AOI2BB2X4)                      0.20       6.70 f
  U5736/Y (AOI2BB2X4)                      0.21       6.91 f
  U5737/Y (XOR2X4)                         0.12       7.04 r
  U5738/Y (XNOR2X4)                        0.25       7.28 r
  U366/Y (NAND2X8)                         0.13       7.42 f
  g34972 (out)                             0.00       7.42 f
  data arrival time                                   7.42

  clock CK (rise edge)                    10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  output external delay                   -5.00       5.40
  data required time                                  5.40
  -----------------------------------------------------------
  data required time                                  5.40
  data arrival time                                  -7.42
  -----------------------------------------------------------
  slack (VIOLATED)                                   -2.02


1
