@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2015.4/msys/bin/g++.exe"
   Compiling apatb_pattern_generator.cpp
   Compiling pattern_generator.cpp_pre.cpp.tb.cpp
   Compiling test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-323] Starting verilog simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
207 207 207 207 207 207 207 207 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 


 63 207  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 


 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 


 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 


 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63 207  63  63  63 


 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
207 207 207 207 207 207 207 207 


 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63  63 207  63 


 63  63  63  63  63  63  63 207 
 63  63  63  63  63  63  63 207 
 63  63  63  63  63  63  63 207 
207 207 207 207 207 207 207 207 
 63  63  63  63  63  63  63 207 
 63  63  63  63  63  63  63 207 


 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 


 63  63  63  63  63 207  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 


207 207 207 207 207 207 207 207 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 


 63  63  63 207  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 


 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 


 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 


207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 
207  63  63  63  63  63  63  63 


 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 


 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63 207  63  63  63  63  63 


 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 


 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 


 63  63  63  63  63 207  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 



C:\Users\Riccardo\Documents\Vivado_HLS\MY_PATTERN_GENERATOR\solution1\sim\verilog>call xelab xil_defaultlib.apatb_pattern_generator_top -prj pattern_generator.prj --lib "ieee_proposed=./ieee_proposed" -s pattern_generator -debug wave 
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_pattern_generator_top -prj pattern_generator.prj --lib ieee_proposed=./ieee_proposed -s pattern_generator -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/AESL_axi_s_outputStream_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_outputStream_V
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_pattern_generator_top
INFO: [VRFC 10-2458] undeclared symbol ap_clk, assumed default net type wire [C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.autotb.v:103]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n, assumed default net type wire [C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.autotb.v:104]
INFO: [VRFC 10-2458] undeclared symbol ap_rst_n_n, assumed default net type wire [C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.autotb.v:116]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pattern_generator
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pattern_generator
Compiling module xil_defaultlib.fifo(DEPTH=48)
Compiling module xil_defaultlib.AESL_axi_s_outputStream_V
Compiling module xil_defaultlib.apatb_pattern_generator_top
Built simulation snapshot pattern_generator

****** Webtalk v2015.4.1 (64-bit)
  **** SW Build 1431336 on Fri Dec 11 14:52:45 MST 2015
  **** IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/xsim.dir/pattern_generator/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 27 19:12:33 2016...

****** xsim v2015.4.1 (64-bit)
  **** SW Build 1431336 on Fri Dec 11 14:52:45 MST 2015
  **** IP Build 1427053 on Mon Dec  7 12:56:29 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source xsim.dir/pattern_generator/xsim_script.tcl
# xsim {pattern_generator} -maxdeltaid 10000 -autoloadwcfg -tclbatch {pattern_generator.tcl}
Vivado Simulator 2015.4
Time resolution is 1 ps
source pattern_generator.tcl
## log_wave -r /
WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pattern_generator_top/next_trigger_ready_cnt was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

Tracing of this type is not supported yet

Tracing of this type is not supported yet

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pattern_generator_top/AESL_AXI_S_outputStream_V/fifo_outputStream_V_TDATA/write_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_pattern_generator_top/AESL_AXI_S_outputStream_V/fifo_outputStream_V_TDATA/read_event was not traceable in the design for the following reason:
Vivado Simulator does not yet support tracing of Verilog named events.

## run all
$finish called at time : 12775 ns : File "C:/Users/Riccardo/Documents/Vivado_HLS/MY_PATTERN_GENERATOR/solution1/sim/verilog/pattern_generator.autotb.v" Line 235
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jan 27 19:12:40 2016...
207 207 207 207 207 207 207 207 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 


 63 207  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 


 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 


 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 


 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63 207  63  63  63 


 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
207 207 207 207 207 207 207 207 


 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63  63 207  63 


 63  63  63  63  63  63  63 207 
 63  63  63  63  63  63  63 207 
 63  63  63  63  63  63  63 207 
207 207 207 207 207 207 207 207 
 63  63  63  63  63  63  63 207 
 63  63  63  63  63  63  63 207 


 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 
 63  63  63  63  63  63 207  63 


 63  63  63  63  63 207  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 


207 207 207 207 207 207 207 207 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 


 63  63  63 207  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 


 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 


 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 


207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207  63  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 
207  63  63  63  63  63  63  63 


 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
 63 207  63  63  63  63  63  63 
207 207 207 207 207 207 207 207 


 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
 63  63 207  63  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63 207  63  63  63  63  63 


 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63 207  63  63  63  63 
 63  63  63 207  63  63  63  63 


 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 
 63  63  63  63 207  63  63  63 


 63  63  63  63  63 207  63  63 
207 207 207 207 207 207 207 207 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 
 63  63  63  63  63 207  63  63 


@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
