{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1557502402785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1557502402787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1557502402787 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MKRVIDOR4000 10CL016YU256C8G " "Selected device 10CL016YU256C8G for design \"MKRVIDOR4000\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1557502402791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557502402843 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1557502402843 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 clock3 " "Compensate clock of PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" has been set to clock3" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1557502402909 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] 25 12 180 5000 " "Implementing clock multiplication of 25, clock division of 12, and phase shift of 180 degrees (5000 ps) for SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1557502402990 ""}  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1557502402990 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1557502403150 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1557502403154 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YU256C8G " "Device 10CL006YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557502403199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YU256C8G " "Device 10CL010YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557502403199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YU256C8G " "Device 10CL025YU256C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1557502403199 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1557502403199 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557502403201 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557502403201 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557502403201 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1557502403201 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1557502403204 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "7 " "Following 7 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "oHDMI_TX\[0\] oHDMI_TX\[0\](n) " "Pin \"oHDMI_TX\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"oHDMI_TX\[0\](n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_TX[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oHDMI_TX\[0\]" } { 0 "oHDMI_TX\[0\](n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_TX[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "oHDMI_TX\[1\] oHDMI_TX\[1\](n) " "Pin \"oHDMI_TX\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"oHDMI_TX\[1\](n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_TX[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oHDMI_TX\[1\]" } { 0 "oHDMI_TX\[1\](n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_TX[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "oHDMI_TX\[2\] oHDMI_TX\[2\](n) " "Pin \"oHDMI_TX\[2\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"oHDMI_TX\[2\](n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_TX[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oHDMI_TX\[2\]" } { 0 "oHDMI_TX\[2\](n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_TX[2](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "oHDMI_CLK oHDMI_CLK(n) " "Pin \"oHDMI_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"oHDMI_CLK(n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_CLK } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oHDMI_CLK" } { 0 "oHDMI_CLK(n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 98 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oHDMI_CLK(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iMIPI_D\[0\] iMIPI_D\[0\](n) " "Pin \"iMIPI_D\[0\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iMIPI_D\[0\](n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iMIPI_D[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iMIPI_D\[0\]" } { 0 "iMIPI_D\[0\](n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 157 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iMIPI_D[0](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iMIPI_D\[1\] iMIPI_D\[1\](n) " "Pin \"iMIPI_D\[1\]\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iMIPI_D\[1\](n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iMIPI_D[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iMIPI_D\[1\]" } { 0 "iMIPI_D\[1\](n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 106 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iMIPI_D[1](n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""} { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "iMIPI_CLK iMIPI_CLK(n) " "Pin \"iMIPI_CLK\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"iMIPI_CLK(n)\"" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iMIPI_CLK } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iMIPI_CLK" } { 0 "iMIPI_CLK(n)" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 156 14177 15141 0 0 "" 0 "" "" }  }  } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iMIPI_CLK(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1557502403520 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1557502403520 ""}
{ "Info" "ISTA_SDC_FOUND" "../../constraints/MKRVIDOR4000/vidor_s.sdc " "Reading SDC File: '../../constraints/MKRVIDOR4000/vidor_s.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1557502403796 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 41 altera_reserved_tck port " "Ignored filter at vidor_s.sdc(41): altera_reserved_tck could not be matched with a port" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403797 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock vidor_s.sdc 41 Argument <targets> is an empty collection " "Ignored create_clock at vidor_s.sdc(41): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403797 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403797 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 12 -multiply_by 25 -phase 180.00 -duty_cycle 50.00 -name \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1557502403798 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1557502403798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1557502403798 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 101 altera_reserved_tck clock " "Ignored filter at vidor_s.sdc(101): altera_reserved_tck could not be matched with a clock" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups vidor_s.sdc 101 Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements " "Ignored set_clock_groups at vidor_s.sdc(101): Argument -group with value \[get_clocks \{altera_reserved_tck\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\]  " "set_clock_groups -asynchronous -group \[get_clocks \{altera_reserved_tck\}\] " {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403799 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 108 *altera_std_synchronizer:*\|din_s1 keeper " "Ignored filter at vidor_s.sdc(108): *altera_std_synchronizer:*\|din_s1 could not be matched with a keeper" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403799 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 109 sld_hub:*\|irf_reg* keeper " "Ignored filter at vidor_s.sdc(109): sld_hub:*\|irf_reg* could not be matched with a keeper" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403799 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 109 *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* keeper " "Ignored filter at vidor_s.sdc(109): *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir* could not be matched with a keeper" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403799 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 109 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(109): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir*\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|irf_reg*\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_debug_slave_wrapper:the_system_nios2_gen2_0_cpu_debug_slave_wrapper\|system_nios2_gen2_0_cpu_debug_slave_sysclk:the_system_nios2_gen2_0_cpu_debug_slave_sysclk\|ir*\}\]" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403800 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 109 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(109): Argument <to> is an empty collection" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 109 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 110 sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] keeper " "Ignored filter at vidor_s.sdc(110): sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\] could not be matched with a keeper" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 110 *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go keeper " "Ignored filter at vidor_s.sdc(110): *system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go could not be matched with a keeper" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 110 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(110): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\}\] " "set_false_path -from \[get_keepers \{sld_hub:*\|sld_shadow_jsm:shadow_jsm\|state\[1\]\}\] -to \[get_keepers \{*system_nios2_gen2_0_cpu:*\|system_nios2_gen2_0_cpu_nios2_oci:the_system_nios2_gen2_0_cpu_nios2_oci\|system_nios2_gen2_0_cpu_nios2_oci_debug:the_system_nios2_gen2_0_cpu_nios2_oci_debug\|monitor_go\}\]" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403800 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 110 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(110): Argument <to> is an empty collection" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 110 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 111 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] clock " "Ignored filter at vidor_s.sdc(111): PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] could not be matched with a clock" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 111 Argument <to> is an empty collection " "Ignored set_false_path at vidor_s.sdc(111): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{mipi_clk\}\] -to \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "set_false_path -from \[get_clocks \{mipi_clk\}\] -to \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403800 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 111 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path vidor_s.sdc 112 Argument <from> is an empty collection " "Ignored set_false_path at vidor_s.sdc(112): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -to \[get_clocks \{mipi_clk\}\] " "set_false_path -from \[get_clocks \{PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] -to \[get_clocks \{mipi_clk\}\]" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 112 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403800 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 112 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403800 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "vidor_s.sdc 118 memory:u0\|AES_AVL:aes_0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at vidor_s.sdc(118): memory:u0\|AES_AVL:aes_0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1557502403801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path vidor_s.sdc 118 Argument <from> is not an object ID " "Ignored set_multicycle_path at vidor_s.sdc(118): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \{memory:u0\|AES_AVL:aes_0\|*\} -to \{memory:u0\|AES_AVL:aes_0\|*\} -setup -end 2 " "set_multicycle_path -from \{memory:u0\|AES_AVL:aes_0\|*\} -to \{memory:u0\|AES_AVL:aes_0\|*\} -setup -end 2" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1557502403801 ""}  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403801 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path vidor_s.sdc 118 Argument <to> is not an object ID " "Ignored set_multicycle_path at vidor_s.sdc(118): Argument <to> is not an object ID" {  } { { "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/constraints/MKRVIDOR4000/vidor_s.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1557502403801 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "test_programm:u0\|SPISlave:spislave_0\|rBYTE_READY " "Node: test_programm:u0\|SPISlave:spislave_0\|rBYTE_READY was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register PIEZO_enable_reg test_programm:u0\|SPISlave:spislave_0\|rBYTE_READY " "Register PIEZO_enable_reg is being clocked by test_programm:u0\|SPISlave:spislave_0\|rBYTE_READY" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1557502403802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1557502403802 "|MKRVIDOR4000_top|test_programm:u0|SPISlave:spislave_0|rBYTE_READY"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1557502403803 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1557502403804 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502403804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502403804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833         iCLK " "  20.833         iCLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502403804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  15.380     mipi_clk " "  15.380     mipi_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502403804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999   oSDRAM_CLK " "   9.999   oSDRAM_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502403804 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   9.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " "   9.999 PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1557502403804 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1557502403804 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node iCLK~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557502403820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_programm:u0\|SPISlave:spislave_0\|rCPT_BIT\[2\] " "Destination node test_programm:u0\|SPISlave:spislave_0\|rCPT_BIT\[2\]" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557502403820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_programm:u0\|SPISlave:spislave_0\|rCPT_BIT\[1\] " "Destination node test_programm:u0\|SPISlave:spislave_0\|rCPT_BIT\[1\]" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557502403820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_programm:u0\|SPISlave:spislave_0\|rCPT_BIT\[0\] " "Destination node test_programm:u0\|SPISlave:spislave_0\|rCPT_BIT\[0\]" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 61 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557502403820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_programm:u0\|SPISlave:spislave_0\|rLATCH_CMD\[7\] " "Destination node test_programm:u0\|SPISlave:spislave_0\|rLATCH_CMD\[7\]" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557502403820 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "test_programm:u0\|SPISlave:spislave_0\|rBYTE_READY " "Destination node test_programm:u0\|SPISlave:spislave_0\|rBYTE_READY" {  } { { "../../test_programm/test_programm/synthesis/submodules/SPISlave.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/test_programm/test_programm/synthesis/submodules/SPISlave.v" 32 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1557502403820 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1557502403820 ""}  } { { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 437 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557502403820 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1) " "Automatically promoted node SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1557502403821 ""}  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/db/SYSTEM_PLL_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1557502403821 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1557502404023 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557502404024 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1557502404024 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557502404025 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557502404028 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1557502404028 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1557502404028 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1557502404028 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1557502404029 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1557502404034 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1557502404035 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1557502404035 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 compensate_clock 3 " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[3\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 217 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1557502404078 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1 clk\[3\] oSDRAM_CLK~output " "PLL \"SYSTEM_PLL:PLL_inst\|altpll:altpll_component\|SYSTEM_PLL_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"oSDRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/SYSTEM_PLL_altpll.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/db/SYSTEM_PLL_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "/home/roboy/intelFPGA/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../../ip/SYSTEM_PLL/SYSTEM_PLL.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/ip/SYSTEM_PLL/SYSTEM_PLL.v" 119 0 0 } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 217 0 0 } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 30 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1557502404078 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1557502404090 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1557502404369 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bWM_PIO16 " "Node \"bWM_PIO16\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO16" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bWM_PIO17 " "Node \"bWM_PIO17\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO17" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bWM_PIO24 " "Node \"bWM_PIO24\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO24" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "bWM_PIO25 " "Node \"bWM_PIO25\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iWM_CTS " "Node \"iWM_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iWM_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "iWM_RTS " "Node \"iWM_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iWM_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "panel_en " "Node \"panel_en\" is assigned to location or region, but does not exist in design" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "panel_en" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1557502404376 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1557502404376 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502404376 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1557502404394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1557502404874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502404899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1557502404923 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1557502405371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502405371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1557502405794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X21_Y10 X30_Y19 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19" {  } { { "loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X21_Y10 to location X30_Y19"} { { 12 { 0 ""} 21 10 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1557502406304 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1557502406304 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502407119 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1557502407219 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557502407225 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557502407449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1557502407450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1557502407676 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1557502408062 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1557502408298 ""}
{ "Warning" "WFIOMGR_FIOMGR_MUST_USE_EXTERNAL_CLAMPING_DIODE_TOP_LEVEL" "2 " "Following 2 pins must use external clamping diodes." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oFLASH_MOSI 3.3-V LVTTL C1 " "Pin oFLASH_MOSI uses I/O standard 3.3-V LVTTL at C1" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_MOSI } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_MOSI" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iFLASH_MISO 3.3-V LVTTL H2 " "Pin iFLASH_MISO uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iFLASH_MISO } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iFLASH_MISO" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""}  } {  } 0 169180 "Following %1!d! pins must use external clamping diodes." 0 0 "Fitter" 0 -1 1557502408308 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "91 Cyclone 10 LP " "91 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPEX_PIN11 3.3-V LVTTL T8 " "Pin iPEX_PIN11 uses I/O standard 3.3-V LVTTL at T8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iPEX_PIN11 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iPEX_PIN11" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPEX_PIN13 3.3-V LVTTL R8 " "Pin iPEX_PIN13 uses I/O standard 3.3-V LVTTL at R8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iPEX_PIN13 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iPEX_PIN13" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPEX_PIN23 3.3-V LVTTL T9 " "Pin iPEX_PIN23 uses I/O standard 3.3-V LVTTL at T9" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iPEX_PIN23 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iPEX_PIN23" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPEX_PIN25 3.3-V LVTTL R9 " "Pin iPEX_PIN25 uses I/O standard 3.3-V LVTTL at R9" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iPEX_PIN25 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iPEX_PIN25" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPEX_PIN31 3.3-V LVTTL A9 " "Pin iPEX_PIN31 uses I/O standard 3.3-V LVTTL at A9" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iPEX_PIN31 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iPEX_PIN31" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iPEX_PIN33 3.3-V LVTTL B9 " "Pin iPEX_PIN33 uses I/O standard 3.3-V LVTTL at B9" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iPEX_PIN33 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iPEX_PIN33" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iWM_PIO32 3.3-V LVTTL J13 " "Pin iWM_PIO32 uses I/O standard 3.3-V LVTTL at J13" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iWM_PIO32 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iWM_PIO32" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 88 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iWM_TX 3.3-V LVTTL E15 " "Pin iWM_TX uses I/O standard 3.3-V LVTTL at E15" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iWM_TX } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iWM_TX" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 92 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iHDMI_HPD 3.3-V LVTTL M16 " "Pin iHDMI_HPD uses I/O standard 3.3-V LVTTL at M16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iHDMI_HPD } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iHDMI_HPD" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 103 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[0\] 3.3-V LVTTL A2 " "Pin bSDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[1\] 3.3-V LVTTL B4 " "Pin bSDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[2\] 3.3-V LVTTL B3 " "Pin bSDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[2\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[3\] 3.3-V LVTTL A3 " "Pin bSDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[3\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[4\] 3.3-V LVTTL A4 " "Pin bSDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[4\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[5\] 3.3-V LVTTL A5 " "Pin bSDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[5\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[6\] 3.3-V LVTTL B5 " "Pin bSDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[6\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[7\] 3.3-V LVTTL A6 " "Pin bSDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[7] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[7\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[8\] 3.3-V LVTTL F8 " "Pin bSDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at F8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[8] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[8\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[9\] 3.3-V LVTTL C8 " "Pin bSDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at C8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[9] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[9\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[10\] 3.3-V LVTTL E7 " "Pin bSDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at E7" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[10] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[10\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[11\] 3.3-V LVTTL E8 " "Pin bSDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at E8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[11] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[11\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[12\] 3.3-V LVTTL E6 " "Pin bSDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[12] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[12\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[13\] 3.3-V LVTTL D8 " "Pin bSDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at D8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[13] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[13\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[14\] 3.3-V LVTTL D6 " "Pin bSDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[14] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[14\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bSDRAM_DQ\[15\] 3.3-V LVTTL B6 " "Pin bSDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[15] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[15\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_AREF 3.3-V LVTTL B1 " "Pin bMKR_AREF uses I/O standard 3.3-V LVTTL at B1" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_AREF } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_AREF" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[0\] 3.3-V LVTTL C2 " "Pin bMKR_A\[0\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[1\] 3.3-V LVTTL C3 " "Pin bMKR_A\[1\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[2\] 3.3-V LVTTL C6 " "Pin bMKR_A\[2\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[2\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[3\] 3.3-V LVTTL D1 " "Pin bMKR_A\[3\] uses I/O standard 3.3-V LVTTL at D1" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[3\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[4\] 3.3-V LVTTL D3 " "Pin bMKR_A\[4\] uses I/O standard 3.3-V LVTTL at D3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[4\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[5\] 3.3-V LVTTL F3 " "Pin bMKR_A\[5\] uses I/O standard 3.3-V LVTTL at F3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[5\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_A\[6\] 3.3-V LVTTL G2 " "Pin bMKR_A\[6\] uses I/O standard 3.3-V LVTTL at G2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[6\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[0\] 3.3-V LVTTL G1 " "Pin bMKR_D\[0\] uses I/O standard 3.3-V LVTTL at G1" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[1\] 3.3-V LVTTL N3 " "Pin bMKR_D\[1\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[2\] 3.3-V LVTTL P3 " "Pin bMKR_D\[2\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[2\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[3\] 3.3-V LVTTL R3 " "Pin bMKR_D\[3\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[3\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[4\] 3.3-V LVTTL T3 " "Pin bMKR_D\[4\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[4\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[5\] 3.3-V LVTTL T2 " "Pin bMKR_D\[5\] uses I/O standard 3.3-V LVTTL at T2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[5\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[7\] 3.3-V LVTTL G15 " "Pin bMKR_D\[7\] uses I/O standard 3.3-V LVTTL at G15" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[7] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[7\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[9\] 3.3-V LVTTL F15 " "Pin bMKR_D\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[9] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[9\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[11\] 3.3-V LVTTL C15 " "Pin bMKR_D\[11\] uses I/O standard 3.3-V LVTTL at C15" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[11] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[11\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[12\] 3.3-V LVTTL B16 " "Pin bMKR_D\[12\] uses I/O standard 3.3-V LVTTL at B16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[12] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[12\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[13\] 3.3-V LVTTL C11 " "Pin bMKR_D\[13\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[13] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[13\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[14\] 3.3-V LVTTL A13 " "Pin bMKR_D\[14\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[14] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[14\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_RST 3.3-V LVTTL T12 " "Pin bPEX_RST uses I/O standard 3.3-V LVTTL at T12" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_RST } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_RST" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN6 3.3-V LVTTL P8 " "Pin bPEX_PIN6 uses I/O standard 3.3-V LVTTL at P8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN6 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN6" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN8 3.3-V LVTTL L7 " "Pin bPEX_PIN8 uses I/O standard 3.3-V LVTTL at L7" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN8 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN8" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN10 3.3-V LVTTL N8 " "Pin bPEX_PIN10 uses I/O standard 3.3-V LVTTL at N8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN10 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN10" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN12 3.3-V LVTTL M8 " "Pin bPEX_PIN12 uses I/O standard 3.3-V LVTTL at M8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN12 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN12" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN14 3.3-V LVTTL L8 " "Pin bPEX_PIN14 uses I/O standard 3.3-V LVTTL at L8" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN14 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN14" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN16 3.3-V LVTTL M10 " "Pin bPEX_PIN16 uses I/O standard 3.3-V LVTTL at M10" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN16 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN16" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN20 3.3-V LVTTL N12 " "Pin bPEX_PIN20 uses I/O standard 3.3-V LVTTL at N12" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN20 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN20" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN28 3.3-V LVTTL T13 " "Pin bPEX_PIN28 uses I/O standard 3.3-V LVTTL at T13" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN28 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN28" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN30 3.3-V LVTTL R12 " "Pin bPEX_PIN30 uses I/O standard 3.3-V LVTTL at R12" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN30 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN30" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN32 3.3-V LVTTL F13 " "Pin bPEX_PIN32 uses I/O standard 3.3-V LVTTL at F13" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN32 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN32" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN42 3.3-V LVTTL R13 " "Pin bPEX_PIN42 uses I/O standard 3.3-V LVTTL at R13" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN42 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN42" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN44 3.3-V LVTTL P14 " "Pin bPEX_PIN44 uses I/O standard 3.3-V LVTTL at P14" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN44 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN44" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN45 3.3-V LVTTL T15 " "Pin bPEX_PIN45 uses I/O standard 3.3-V LVTTL at T15" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN45 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN45" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN46 3.3-V LVTTL R14 " "Pin bPEX_PIN46 uses I/O standard 3.3-V LVTTL at R14" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN46 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN46" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN47 3.3-V LVTTL T14 " "Pin bPEX_PIN47 uses I/O standard 3.3-V LVTTL at T14" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN47 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN47" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN48 3.3-V LVTTL F14 " "Pin bPEX_PIN48 uses I/O standard 3.3-V LVTTL at F14" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN48 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN48" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN49 3.3-V LVTTL D16 " "Pin bPEX_PIN49 uses I/O standard 3.3-V LVTTL at D16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN49 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN49" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bPEX_PIN51 3.3-V LVTTL D15 " "Pin bPEX_PIN51 uses I/O standard 3.3-V LVTTL at D15" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN51 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN51" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO1 3.3-V LVTTL T11 " "Pin bWM_PIO1 uses I/O standard 3.3-V LVTTL at T11" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO1 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO1" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO2 3.3-V LVTTL R10 " "Pin bWM_PIO2 uses I/O standard 3.3-V LVTTL at R10" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO2 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO2" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO3 3.3-V LVTTL P11 " "Pin bWM_PIO3 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO3 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO3" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO4 3.3-V LVTTL R11 " "Pin bWM_PIO4 uses I/O standard 3.3-V LVTTL at R11" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO4 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO4" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO5 3.3-V LVTTL N6 " "Pin bWM_PIO5 uses I/O standard 3.3-V LVTTL at N6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO5 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO5" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO7 3.3-V LVTTL P6 " "Pin bWM_PIO7 uses I/O standard 3.3-V LVTTL at P6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO7 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO7" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO8 3.3-V LVTTL N5 " "Pin bWM_PIO8 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO8 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO8" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO18 3.3-V LVTTL T5 " "Pin bWM_PIO18 uses I/O standard 3.3-V LVTTL at T5" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO18 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO18" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO20 3.3-V LVTTL R5 " "Pin bWM_PIO20 uses I/O standard 3.3-V LVTTL at R5" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO20 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO20" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO21 3.3-V LVTTL R6 " "Pin bWM_PIO21 uses I/O standard 3.3-V LVTTL at R6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO21 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO21" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO27 3.3-V LVTTL N9 " "Pin bWM_PIO27 uses I/O standard 3.3-V LVTTL at N9" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO27 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO27" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO28 3.3-V LVTTL N11 " "Pin bWM_PIO28 uses I/O standard 3.3-V LVTTL at N11" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO28 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO28" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO29 3.3-V LVTTL T10 " "Pin bWM_PIO29 uses I/O standard 3.3-V LVTTL at T10" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO29 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO29" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO31 3.3-V LVTTL T4 " "Pin bWM_PIO31 uses I/O standard 3.3-V LVTTL at T4" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO31 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO31" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO34 3.3-V LVTTL M6 " "Pin bWM_PIO34 uses I/O standard 3.3-V LVTTL at M6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO34 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO34" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bWM_PIO35 3.3-V LVTTL R4 " "Pin bWM_PIO35 uses I/O standard 3.3-V LVTTL at R4" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO35 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO35" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oWM_RX 3.3-V LVTTL T6 " "Pin oWM_RX uses I/O standard 3.3-V LVTTL at T6" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oWM_RX } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oWM_RX" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMIPI_GP\[0\] 3.3-V LVTTL M7 " "Pin bMIPI_GP\[0\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMIPI_GP[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMIPI_GP\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMIPI_GP\[1\] 3.3-V LVTTL P9 " "Pin bMIPI_GP\[1\] uses I/O standard 3.3-V LVTTL at P9" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMIPI_GP[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMIPI_GP\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oFLASH_HOLD 3.3-V LVTTL R7 " "Pin oFLASH_HOLD uses I/O standard 3.3-V LVTTL at R7" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_HOLD } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_HOLD" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oFLASH_WP 3.3-V LVTTL T7 " "Pin oFLASH_WP uses I/O standard 3.3-V LVTTL at T7" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_WP } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_WP" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[6\] 3.3-V LVTTL G16 " "Pin bMKR_D\[6\] uses I/O standard 3.3-V LVTTL at G16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[6\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[8\] 3.3-V LVTTL F16 " "Pin bMKR_D\[8\] uses I/O standard 3.3-V LVTTL at F16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[8] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[8\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "bMKR_D\[10\] 3.3-V LVTTL C16 " "Pin bMKR_D\[10\] uses I/O standard 3.3-V LVTTL at C16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[10] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[10\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iCLK 3.3-V LVTTL E2 " "Pin iCLK uses I/O standard 3.3-V LVTTL at E2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iCLK } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iCLK" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iSAM_INT 3.3-V LVCMOS L16 " "Pin iSAM_INT uses I/O standard 3.3-V LVCMOS at L16" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iSAM_INT } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iSAM_INT" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iRESETn 3.3-V LVTTL E1 " "Pin iRESETn uses I/O standard 3.3-V LVTTL at E1" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iRESETn } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iRESETn" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408308 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1557502408308 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "2 " "PCI-clamp diode is not supported in this mode. The following 2 pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "oFLASH_MOSI 3.3-V LVTTL C1 " "Pin oFLASH_MOSI uses I/O standard 3.3-V LVTTL at C1" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_MOSI } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_MOSI" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "iFLASH_MISO 3.3-V LVTTL H2 " "Pin iFLASH_MISO uses I/O standard 3.3-V LVTTL at H2" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iFLASH_MISO } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iFLASH_MISO" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1557502408312 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Intel FPGA requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Intel recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1557502408312 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "86 " "Following 86 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[0\] a permanently disabled " "Pin bSDRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[1\] a permanently disabled " "Pin bSDRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[2\] a permanently disabled " "Pin bSDRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[2\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[3\] a permanently disabled " "Pin bSDRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[3\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[4\] a permanently disabled " "Pin bSDRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[4\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[5\] a permanently disabled " "Pin bSDRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[5\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[6\] a permanently disabled " "Pin bSDRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[6\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[7\] a permanently disabled " "Pin bSDRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[7] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[7\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[8\] a permanently disabled " "Pin bSDRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[8] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[8\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[9\] a permanently disabled " "Pin bSDRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[9] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[9\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[10\] a permanently disabled " "Pin bSDRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[10] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[10\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[11\] a permanently disabled " "Pin bSDRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[11] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[11\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[12\] a permanently disabled " "Pin bSDRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[12] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[12\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[13\] a permanently disabled " "Pin bSDRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[13] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[13\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[14\] a permanently disabled " "Pin bSDRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[14] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[14\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bSDRAM_DQ\[15\] a permanently disabled " "Pin bSDRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bSDRAM_DQ[15] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bSDRAM_DQ\[15\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 36 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_AREF a permanently disabled " "Pin bMKR_AREF has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_AREF } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_AREF" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[0\] a permanently disabled " "Pin bMKR_A\[0\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[1\] a permanently disabled " "Pin bMKR_A\[1\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[2\] a permanently disabled " "Pin bMKR_A\[2\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[2\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[3\] a permanently disabled " "Pin bMKR_A\[3\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[3\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[4\] a permanently disabled " "Pin bMKR_A\[4\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[4\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[5\] a permanently disabled " "Pin bMKR_A\[5\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[5\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_A\[6\] a permanently disabled " "Pin bMKR_A\[6\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_A[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_A\[6\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[0\] a permanently disabled " "Pin bMKR_D\[0\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[1\] a permanently disabled " "Pin bMKR_D\[1\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[2\] a permanently disabled " "Pin bMKR_D\[2\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[2] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[2\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[3\] a permanently disabled " "Pin bMKR_D\[3\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[3] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[3\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[4\] a permanently disabled " "Pin bMKR_D\[4\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[4] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[4\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[5\] a permanently disabled " "Pin bMKR_D\[5\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[5] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[5\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[7\] a permanently disabled " "Pin bMKR_D\[7\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[7] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[7\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[9\] a permanently disabled " "Pin bMKR_D\[9\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[9] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[9\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[11\] a permanently disabled " "Pin bMKR_D\[11\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[11] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[11\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[12\] a permanently disabled " "Pin bMKR_D\[12\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[12] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[12\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[13\] a permanently disabled " "Pin bMKR_D\[13\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[13] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[13\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[14\] a permanently disabled " "Pin bMKR_D\[14\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[14] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[14\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_RST a permanently disabled " "Pin bPEX_RST has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_RST } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_RST" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN6 a permanently disabled " "Pin bPEX_PIN6 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN6 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN6" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN8 a permanently disabled " "Pin bPEX_PIN8 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN8 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN8" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN10 a permanently disabled " "Pin bPEX_PIN10 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN10 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN10" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN12 a permanently disabled " "Pin bPEX_PIN12 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN12 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN12" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN14 a permanently disabled " "Pin bPEX_PIN14 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN14 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN14" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN16 a permanently disabled " "Pin bPEX_PIN16 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN16 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN16" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN20 a permanently disabled " "Pin bPEX_PIN20 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN20 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN20" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN28 a permanently disabled " "Pin bPEX_PIN28 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN28 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN28" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 59 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN30 a permanently disabled " "Pin bPEX_PIN30 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN30 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN30" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN32 a permanently disabled " "Pin bPEX_PIN32 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN32 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN32" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN42 a permanently disabled " "Pin bPEX_PIN42 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN42 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN42" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 64 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN44 a permanently disabled " "Pin bPEX_PIN44 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN44 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN44" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN45 a permanently disabled " "Pin bPEX_PIN45 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN45 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN45" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN46 a permanently disabled " "Pin bPEX_PIN46 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN46 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN46" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN47 a permanently disabled " "Pin bPEX_PIN47 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN47 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN47" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN48 a permanently disabled " "Pin bPEX_PIN48 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN48 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN48" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN49 a permanently disabled " "Pin bPEX_PIN49 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN49 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN49" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 70 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bPEX_PIN51 a permanently disabled " "Pin bPEX_PIN51 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bPEX_PIN51 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bPEX_PIN51" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO1 a permanently disabled " "Pin bWM_PIO1 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO1 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO1" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO2 a permanently disabled " "Pin bWM_PIO2 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO2 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO2" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 75 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO3 a permanently disabled " "Pin bWM_PIO3 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO3 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO3" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO4 a permanently disabled " "Pin bWM_PIO4 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO4 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO4" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO5 a permanently disabled " "Pin bWM_PIO5 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO5 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO5" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO7 a permanently disabled " "Pin bWM_PIO7 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO7 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO7" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO8 a permanently disabled " "Pin bWM_PIO8 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO8 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO8" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 80 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO18 a permanently disabled " "Pin bWM_PIO18 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO18 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO18" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 81 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO20 a permanently disabled " "Pin bWM_PIO20 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO20 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO20" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO21 a permanently disabled " "Pin bWM_PIO21 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO21 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO21" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 83 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO27 a permanently disabled " "Pin bWM_PIO27 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO27 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO27" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO28 a permanently disabled " "Pin bWM_PIO28 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO28 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO28" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 125 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO29 a permanently disabled " "Pin bWM_PIO29 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO29 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO29" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 126 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO31 a permanently disabled " "Pin bWM_PIO31 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO31 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO31" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 87 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO34 a permanently disabled " "Pin bWM_PIO34 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO34 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO34" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 89 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO35 a permanently disabled " "Pin bWM_PIO35 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO35 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO35" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 90 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bWM_PIO36 a permanently disabled " "Pin bWM_PIO36 has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bWM_PIO36 } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bWM_PIO36" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 91 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "oWM_RX a permanently disabled " "Pin oWM_RX has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oWM_RX } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oWM_RX" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "oWM_RESET a permanently disabled " "Pin oWM_RESET has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oWM_RESET } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oWM_RESET" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 94 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 134 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bHDMI_SDA a permanently disabled " "Pin bHDMI_SDA has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bHDMI_SDA } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bHDMI_SDA" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 100 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bHDMI_SCL a permanently disabled " "Pin bHDMI_SCL has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bHDMI_SCL } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bHDMI_SCL" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 101 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMIPI_SDA a permanently disabled " "Pin bMIPI_SDA has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMIPI_SDA } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMIPI_SDA" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMIPI_SCL a permanently disabled " "Pin bMIPI_SCL has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMIPI_SCL } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMIPI_SCL" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMIPI_GP\[0\] a permanently disabled " "Pin bMIPI_GP\[0\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMIPI_GP[0] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMIPI_GP\[0\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMIPI_GP\[1\] a permanently disabled " "Pin bMIPI_GP\[1\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMIPI_GP[1] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMIPI_GP\[1\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "oFLASH_MOSI no " "Pin oFLASH_MOSI has no output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_MOSI } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_MOSI" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "iFLASH_MISO no " "Pin iFLASH_MISO has no output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { iFLASH_MISO } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "iFLASH_MISO" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 116 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "oFLASH_HOLD a permanently disabled " "Pin oFLASH_HOLD has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_HOLD } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_HOLD" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 117 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "oFLASH_WP a permanently disabled " "Pin oFLASH_WP has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { oFLASH_WP } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "oFLASH_WP" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[6\] a permanently enabled " "Pin bMKR_D\[6\] has a permanently enabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[6] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[6\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "bMKR_D\[8\] a permanently disabled " "Pin bMKR_D\[8\] has a permanently disabled output enable" {  } { { "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/roboy/intelFPGA/18.0/quartus/linux64/pin_planner.ppl" { bMKR_D[8] } } } { "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/roboy/intelFPGA/18.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "bMKR_D\[8\]" } } } } { "MKRVIDOR4000_top.v" "" { Text "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/MKRVIDOR4000_top.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1557502408312 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1557502408312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/output_files/MKRVIDOR4000.fit.smsg " "Generated suppressed messages file /home/roboy/BikeToRikshaw/VidorFPGA/projects/MKRVIDOR4000_template/output_files/MKRVIDOR4000.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1557502408382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 49 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1455 " "Peak virtual memory: 1455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557502408607 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 10 17:33:28 2019 " "Processing ended: Fri May 10 17:33:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557502408607 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557502408607 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557502408607 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1557502408607 ""}
