
DAC_SINEWAVE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f6c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f8  08008140  08008140  00018140  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008638  08008638  00020088  2**0
                  CONTENTS
  4 .ARM          00000008  08008638  08008638  00018638  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008640  08008640  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008640  08008640  00018640  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008644  08008644  00018644  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  08008648  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003430  20000088  080086d0  00020088  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200034b8  080086d0  000234b8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001451b  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029e9  00000000  00000000  000345d3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f00  00000000  00000000  00036fc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000dc8  00000000  00000000  00037ec0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000237bc  00000000  00000000  00038c88  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000cfbd  00000000  00000000  0005c444  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d2a84  00000000  00000000  00069401  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0013be85  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004540  00000000  00000000  0013bf00  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000088 	.word	0x20000088
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008124 	.word	0x08008124

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000008c 	.word	0x2000008c
 800020c:	08008124 	.word	0x08008124

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2uiz>:
 8000b98:	004a      	lsls	r2, r1, #1
 8000b9a:	d211      	bcs.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d211      	bcs.n	8000bc6 <__aeabi_d2uiz+0x2e>
 8000ba2:	d50d      	bpl.n	8000bc0 <__aeabi_d2uiz+0x28>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d40e      	bmi.n	8000bcc <__aeabi_d2uiz+0x34>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	fa23 f002 	lsr.w	r0, r3, r2
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bca:	d102      	bne.n	8000bd2 <__aeabi_d2uiz+0x3a>
 8000bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8000bd0:	4770      	bx	lr
 8000bd2:	f04f 0000 	mov.w	r0, #0
 8000bd6:	4770      	bx	lr

08000bd8 <__aeabi_uldivmod>:
 8000bd8:	b953      	cbnz	r3, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bda:	b94a      	cbnz	r2, 8000bf0 <__aeabi_uldivmod+0x18>
 8000bdc:	2900      	cmp	r1, #0
 8000bde:	bf08      	it	eq
 8000be0:	2800      	cmpeq	r0, #0
 8000be2:	bf1c      	itt	ne
 8000be4:	f04f 31ff 	movne.w	r1, #4294967295
 8000be8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bec:	f000 b972 	b.w	8000ed4 <__aeabi_idiv0>
 8000bf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bf8:	f000 f806 	bl	8000c08 <__udivmoddi4>
 8000bfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c04:	b004      	add	sp, #16
 8000c06:	4770      	bx	lr

08000c08 <__udivmoddi4>:
 8000c08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c0c:	9e08      	ldr	r6, [sp, #32]
 8000c0e:	4604      	mov	r4, r0
 8000c10:	4688      	mov	r8, r1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d14b      	bne.n	8000cae <__udivmoddi4+0xa6>
 8000c16:	428a      	cmp	r2, r1
 8000c18:	4615      	mov	r5, r2
 8000c1a:	d967      	bls.n	8000cec <__udivmoddi4+0xe4>
 8000c1c:	fab2 f282 	clz	r2, r2
 8000c20:	b14a      	cbz	r2, 8000c36 <__udivmoddi4+0x2e>
 8000c22:	f1c2 0720 	rsb	r7, r2, #32
 8000c26:	fa01 f302 	lsl.w	r3, r1, r2
 8000c2a:	fa20 f707 	lsr.w	r7, r0, r7
 8000c2e:	4095      	lsls	r5, r2
 8000c30:	ea47 0803 	orr.w	r8, r7, r3
 8000c34:	4094      	lsls	r4, r2
 8000c36:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3a:	0c23      	lsrs	r3, r4, #16
 8000c3c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c40:	fa1f fc85 	uxth.w	ip, r5
 8000c44:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c48:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c4c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c50:	4299      	cmp	r1, r3
 8000c52:	d909      	bls.n	8000c68 <__udivmoddi4+0x60>
 8000c54:	18eb      	adds	r3, r5, r3
 8000c56:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c5a:	f080 811b 	bcs.w	8000e94 <__udivmoddi4+0x28c>
 8000c5e:	4299      	cmp	r1, r3
 8000c60:	f240 8118 	bls.w	8000e94 <__udivmoddi4+0x28c>
 8000c64:	3f02      	subs	r7, #2
 8000c66:	442b      	add	r3, r5
 8000c68:	1a5b      	subs	r3, r3, r1
 8000c6a:	b2a4      	uxth	r4, r4
 8000c6c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c70:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c74:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c78:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c7c:	45a4      	cmp	ip, r4
 8000c7e:	d909      	bls.n	8000c94 <__udivmoddi4+0x8c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	f080 8107 	bcs.w	8000e98 <__udivmoddi4+0x290>
 8000c8a:	45a4      	cmp	ip, r4
 8000c8c:	f240 8104 	bls.w	8000e98 <__udivmoddi4+0x290>
 8000c90:	3802      	subs	r0, #2
 8000c92:	442c      	add	r4, r5
 8000c94:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c98:	eba4 040c 	sub.w	r4, r4, ip
 8000c9c:	2700      	movs	r7, #0
 8000c9e:	b11e      	cbz	r6, 8000ca8 <__udivmoddi4+0xa0>
 8000ca0:	40d4      	lsrs	r4, r2
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	e9c6 4300 	strd	r4, r3, [r6]
 8000ca8:	4639      	mov	r1, r7
 8000caa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cae:	428b      	cmp	r3, r1
 8000cb0:	d909      	bls.n	8000cc6 <__udivmoddi4+0xbe>
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	f000 80eb 	beq.w	8000e8e <__udivmoddi4+0x286>
 8000cb8:	2700      	movs	r7, #0
 8000cba:	e9c6 0100 	strd	r0, r1, [r6]
 8000cbe:	4638      	mov	r0, r7
 8000cc0:	4639      	mov	r1, r7
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	fab3 f783 	clz	r7, r3
 8000cca:	2f00      	cmp	r7, #0
 8000ccc:	d147      	bne.n	8000d5e <__udivmoddi4+0x156>
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d302      	bcc.n	8000cd8 <__udivmoddi4+0xd0>
 8000cd2:	4282      	cmp	r2, r0
 8000cd4:	f200 80fa 	bhi.w	8000ecc <__udivmoddi4+0x2c4>
 8000cd8:	1a84      	subs	r4, r0, r2
 8000cda:	eb61 0303 	sbc.w	r3, r1, r3
 8000cde:	2001      	movs	r0, #1
 8000ce0:	4698      	mov	r8, r3
 8000ce2:	2e00      	cmp	r6, #0
 8000ce4:	d0e0      	beq.n	8000ca8 <__udivmoddi4+0xa0>
 8000ce6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cea:	e7dd      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000cec:	b902      	cbnz	r2, 8000cf0 <__udivmoddi4+0xe8>
 8000cee:	deff      	udf	#255	; 0xff
 8000cf0:	fab2 f282 	clz	r2, r2
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f040 808f 	bne.w	8000e18 <__udivmoddi4+0x210>
 8000cfa:	1b49      	subs	r1, r1, r5
 8000cfc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d00:	fa1f f885 	uxth.w	r8, r5
 8000d04:	2701      	movs	r7, #1
 8000d06:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000d10:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d14:	fb08 f10c 	mul.w	r1, r8, ip
 8000d18:	4299      	cmp	r1, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x124>
 8000d1c:	18eb      	adds	r3, r5, r3
 8000d1e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x122>
 8000d24:	4299      	cmp	r1, r3
 8000d26:	f200 80cd 	bhi.w	8000ec4 <__udivmoddi4+0x2bc>
 8000d2a:	4684      	mov	ip, r0
 8000d2c:	1a59      	subs	r1, r3, r1
 8000d2e:	b2a3      	uxth	r3, r4
 8000d30:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d34:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d38:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d3c:	fb08 f800 	mul.w	r8, r8, r0
 8000d40:	45a0      	cmp	r8, r4
 8000d42:	d907      	bls.n	8000d54 <__udivmoddi4+0x14c>
 8000d44:	192c      	adds	r4, r5, r4
 8000d46:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x14a>
 8000d4c:	45a0      	cmp	r8, r4
 8000d4e:	f200 80b6 	bhi.w	8000ebe <__udivmoddi4+0x2b6>
 8000d52:	4618      	mov	r0, r3
 8000d54:	eba4 0408 	sub.w	r4, r4, r8
 8000d58:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d5c:	e79f      	b.n	8000c9e <__udivmoddi4+0x96>
 8000d5e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d62:	40bb      	lsls	r3, r7
 8000d64:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d68:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d6c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d70:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d74:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d78:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d7c:	4325      	orrs	r5, r4
 8000d7e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d82:	0c2c      	lsrs	r4, r5, #16
 8000d84:	fb08 3319 	mls	r3, r8, r9, r3
 8000d88:	fa1f fa8e 	uxth.w	sl, lr
 8000d8c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d90:	fb09 f40a 	mul.w	r4, r9, sl
 8000d94:	429c      	cmp	r4, r3
 8000d96:	fa02 f207 	lsl.w	r2, r2, r7
 8000d9a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d9e:	d90b      	bls.n	8000db8 <__udivmoddi4+0x1b0>
 8000da0:	eb1e 0303 	adds.w	r3, lr, r3
 8000da4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000da8:	f080 8087 	bcs.w	8000eba <__udivmoddi4+0x2b2>
 8000dac:	429c      	cmp	r4, r3
 8000dae:	f240 8084 	bls.w	8000eba <__udivmoddi4+0x2b2>
 8000db2:	f1a9 0902 	sub.w	r9, r9, #2
 8000db6:	4473      	add	r3, lr
 8000db8:	1b1b      	subs	r3, r3, r4
 8000dba:	b2ad      	uxth	r5, r5
 8000dbc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dc0:	fb08 3310 	mls	r3, r8, r0, r3
 8000dc4:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000dc8:	fb00 fa0a 	mul.w	sl, r0, sl
 8000dcc:	45a2      	cmp	sl, r4
 8000dce:	d908      	bls.n	8000de2 <__udivmoddi4+0x1da>
 8000dd0:	eb1e 0404 	adds.w	r4, lr, r4
 8000dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd8:	d26b      	bcs.n	8000eb2 <__udivmoddi4+0x2aa>
 8000dda:	45a2      	cmp	sl, r4
 8000ddc:	d969      	bls.n	8000eb2 <__udivmoddi4+0x2aa>
 8000dde:	3802      	subs	r0, #2
 8000de0:	4474      	add	r4, lr
 8000de2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000de6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dea:	eba4 040a 	sub.w	r4, r4, sl
 8000dee:	454c      	cmp	r4, r9
 8000df0:	46c2      	mov	sl, r8
 8000df2:	464b      	mov	r3, r9
 8000df4:	d354      	bcc.n	8000ea0 <__udivmoddi4+0x298>
 8000df6:	d051      	beq.n	8000e9c <__udivmoddi4+0x294>
 8000df8:	2e00      	cmp	r6, #0
 8000dfa:	d069      	beq.n	8000ed0 <__udivmoddi4+0x2c8>
 8000dfc:	ebb1 050a 	subs.w	r5, r1, sl
 8000e00:	eb64 0403 	sbc.w	r4, r4, r3
 8000e04:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e08:	40fd      	lsrs	r5, r7
 8000e0a:	40fc      	lsrs	r4, r7
 8000e0c:	ea4c 0505 	orr.w	r5, ip, r5
 8000e10:	e9c6 5400 	strd	r5, r4, [r6]
 8000e14:	2700      	movs	r7, #0
 8000e16:	e747      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e18:	f1c2 0320 	rsb	r3, r2, #32
 8000e1c:	fa20 f703 	lsr.w	r7, r0, r3
 8000e20:	4095      	lsls	r5, r2
 8000e22:	fa01 f002 	lsl.w	r0, r1, r2
 8000e26:	fa21 f303 	lsr.w	r3, r1, r3
 8000e2a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e2e:	4338      	orrs	r0, r7
 8000e30:	0c01      	lsrs	r1, r0, #16
 8000e32:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e36:	fa1f f885 	uxth.w	r8, r5
 8000e3a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb07 f308 	mul.w	r3, r7, r8
 8000e46:	428b      	cmp	r3, r1
 8000e48:	fa04 f402 	lsl.w	r4, r4, r2
 8000e4c:	d907      	bls.n	8000e5e <__udivmoddi4+0x256>
 8000e4e:	1869      	adds	r1, r5, r1
 8000e50:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e54:	d22f      	bcs.n	8000eb6 <__udivmoddi4+0x2ae>
 8000e56:	428b      	cmp	r3, r1
 8000e58:	d92d      	bls.n	8000eb6 <__udivmoddi4+0x2ae>
 8000e5a:	3f02      	subs	r7, #2
 8000e5c:	4429      	add	r1, r5
 8000e5e:	1acb      	subs	r3, r1, r3
 8000e60:	b281      	uxth	r1, r0
 8000e62:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e66:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e6a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e6e:	fb00 f308 	mul.w	r3, r0, r8
 8000e72:	428b      	cmp	r3, r1
 8000e74:	d907      	bls.n	8000e86 <__udivmoddi4+0x27e>
 8000e76:	1869      	adds	r1, r5, r1
 8000e78:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e7c:	d217      	bcs.n	8000eae <__udivmoddi4+0x2a6>
 8000e7e:	428b      	cmp	r3, r1
 8000e80:	d915      	bls.n	8000eae <__udivmoddi4+0x2a6>
 8000e82:	3802      	subs	r0, #2
 8000e84:	4429      	add	r1, r5
 8000e86:	1ac9      	subs	r1, r1, r3
 8000e88:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e8c:	e73b      	b.n	8000d06 <__udivmoddi4+0xfe>
 8000e8e:	4637      	mov	r7, r6
 8000e90:	4630      	mov	r0, r6
 8000e92:	e709      	b.n	8000ca8 <__udivmoddi4+0xa0>
 8000e94:	4607      	mov	r7, r0
 8000e96:	e6e7      	b.n	8000c68 <__udivmoddi4+0x60>
 8000e98:	4618      	mov	r0, r3
 8000e9a:	e6fb      	b.n	8000c94 <__udivmoddi4+0x8c>
 8000e9c:	4541      	cmp	r1, r8
 8000e9e:	d2ab      	bcs.n	8000df8 <__udivmoddi4+0x1f0>
 8000ea0:	ebb8 0a02 	subs.w	sl, r8, r2
 8000ea4:	eb69 020e 	sbc.w	r2, r9, lr
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	4613      	mov	r3, r2
 8000eac:	e7a4      	b.n	8000df8 <__udivmoddi4+0x1f0>
 8000eae:	4660      	mov	r0, ip
 8000eb0:	e7e9      	b.n	8000e86 <__udivmoddi4+0x27e>
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	e795      	b.n	8000de2 <__udivmoddi4+0x1da>
 8000eb6:	4667      	mov	r7, ip
 8000eb8:	e7d1      	b.n	8000e5e <__udivmoddi4+0x256>
 8000eba:	4681      	mov	r9, r0
 8000ebc:	e77c      	b.n	8000db8 <__udivmoddi4+0x1b0>
 8000ebe:	3802      	subs	r0, #2
 8000ec0:	442c      	add	r4, r5
 8000ec2:	e747      	b.n	8000d54 <__udivmoddi4+0x14c>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	442b      	add	r3, r5
 8000eca:	e72f      	b.n	8000d2c <__udivmoddi4+0x124>
 8000ecc:	4638      	mov	r0, r7
 8000ece:	e708      	b.n	8000ce2 <__udivmoddi4+0xda>
 8000ed0:	4637      	mov	r7, r6
 8000ed2:	e6e9      	b.n	8000ca8 <__udivmoddi4+0xa0>

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <conv_HEX_to_BIN>:

//**************** KISS *************************************************************************************************************
bool KISS_FLAG[FLAG_SIZE] = { 0, 0, 0, 0, 0, 0, 1, 1 };

//Conversion functions
void conv_HEX_to_BIN(uint16_t hex_byte_in, bool *bin_byte_out, bool select_8_16){
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b086      	sub	sp, #24
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	80fb      	strh	r3, [r7, #6]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	717b      	strb	r3, [r7, #5]
    int temp;

    sprintf(uartData, "\nSelector              = %d",select_8_16);
 8000ee8:	797b      	ldrb	r3, [r7, #5]
 8000eea:	461a      	mov	r2, r3
 8000eec:	4939      	ldr	r1, [pc, #228]	; (8000fd4 <conv_HEX_to_BIN+0xfc>)
 8000eee:	483a      	ldr	r0, [pc, #232]	; (8000fd8 <conv_HEX_to_BIN+0x100>)
 8000ef0:	f005 fcde 	bl	80068b0 <siprintf>
    debug_print_msg();
 8000ef4:	f000 fdce 	bl	8001a94 <debug_print_msg>

    sprintf(uartData, "\nByte value            = %d\nBinary value[LSB:MSB] =",hex_byte_in);
 8000ef8:	88fb      	ldrh	r3, [r7, #6]
 8000efa:	461a      	mov	r2, r3
 8000efc:	4937      	ldr	r1, [pc, #220]	; (8000fdc <conv_HEX_to_BIN+0x104>)
 8000efe:	4836      	ldr	r0, [pc, #216]	; (8000fd8 <conv_HEX_to_BIN+0x100>)
 8000f00:	f005 fcd6 	bl	80068b0 <siprintf>
	debug_print_msg();
 8000f04:	f000 fdc6 	bl	8001a94 <debug_print_msg>

    if(select_8_16){
 8000f08:	797b      	ldrb	r3, [r7, #5]
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d01f      	beq.n	8000f4e <conv_HEX_to_BIN+0x76>
		for(int i = 0; i < 8; i++){
 8000f0e:	2300      	movs	r3, #0
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	e018      	b.n	8000f46 <conv_HEX_to_BIN+0x6e>
			temp = hex_byte_in >> i;
 8000f14:	88fa      	ldrh	r2, [r7, #6]
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	fa42 f303 	asr.w	r3, r2, r3
 8000f1c:	60fb      	str	r3, [r7, #12]
			temp = temp%2;
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	bfb8      	it	lt
 8000f28:	425b      	neglt	r3, r3
 8000f2a:	60fb      	str	r3, [r7, #12]

			//sprintf(uartData, " %d ",temp);
			//debug_print_msg();

			*(bin_byte_out+i) = temp;
 8000f2c:	697b      	ldr	r3, [r7, #20]
 8000f2e:	683a      	ldr	r2, [r7, #0]
 8000f30:	4413      	add	r3, r2
 8000f32:	68fa      	ldr	r2, [r7, #12]
 8000f34:	2a00      	cmp	r2, #0
 8000f36:	bf14      	ite	ne
 8000f38:	2201      	movne	r2, #1
 8000f3a:	2200      	moveq	r2, #0
 8000f3c:	b2d2      	uxtb	r2, r2
 8000f3e:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 8; i++){
 8000f40:	697b      	ldr	r3, [r7, #20]
 8000f42:	3301      	adds	r3, #1
 8000f44:	617b      	str	r3, [r7, #20]
 8000f46:	697b      	ldr	r3, [r7, #20]
 8000f48:	2b07      	cmp	r3, #7
 8000f4a:	dde3      	ble.n	8000f14 <conv_HEX_to_BIN+0x3c>
		debug_print_msg();
    }

    //sprintf(uartData, "\n");
	//debug_print_msg();
}
 8000f4c:	e03e      	b.n	8000fcc <conv_HEX_to_BIN+0xf4>
	   sprintf(uartData, "\nByte value            = %x\nBinary value[LSB:MSB] =",hex_byte_in);
 8000f4e:	88fb      	ldrh	r3, [r7, #6]
 8000f50:	461a      	mov	r2, r3
 8000f52:	4923      	ldr	r1, [pc, #140]	; (8000fe0 <conv_HEX_to_BIN+0x108>)
 8000f54:	4820      	ldr	r0, [pc, #128]	; (8000fd8 <conv_HEX_to_BIN+0x100>)
 8000f56:	f005 fcab 	bl	80068b0 <siprintf>
		debug_print_msg();
 8000f5a:	f000 fd9b 	bl	8001a94 <debug_print_msg>
		for(int i = 0; i < 16; i++){
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
 8000f62:	e028      	b.n	8000fb6 <conv_HEX_to_BIN+0xde>
			temp = hex_byte_in >> i;
 8000f64:	88fa      	ldrh	r2, [r7, #6]
 8000f66:	693b      	ldr	r3, [r7, #16]
 8000f68:	fa42 f303 	asr.w	r3, r2, r3
 8000f6c:	60fb      	str	r3, [r7, #12]
			sprintf(uartData, " b=%d ",temp);
 8000f6e:	68fa      	ldr	r2, [r7, #12]
 8000f70:	491c      	ldr	r1, [pc, #112]	; (8000fe4 <conv_HEX_to_BIN+0x10c>)
 8000f72:	4819      	ldr	r0, [pc, #100]	; (8000fd8 <conv_HEX_to_BIN+0x100>)
 8000f74:	f005 fc9c 	bl	80068b0 <siprintf>
			debug_print_msg();
 8000f78:	f000 fd8c 	bl	8001a94 <debug_print_msg>
			temp = temp%2;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	f003 0301 	and.w	r3, r3, #1
 8000f84:	bfb8      	it	lt
 8000f86:	425b      	neglt	r3, r3
 8000f88:	60fb      	str	r3, [r7, #12]
			sprintf(uartData, " a=%d ",temp);
 8000f8a:	68fa      	ldr	r2, [r7, #12]
 8000f8c:	4916      	ldr	r1, [pc, #88]	; (8000fe8 <conv_HEX_to_BIN+0x110>)
 8000f8e:	4812      	ldr	r0, [pc, #72]	; (8000fd8 <conv_HEX_to_BIN+0x100>)
 8000f90:	f005 fc8e 	bl	80068b0 <siprintf>
			debug_print_msg();
 8000f94:	f000 fd7e 	bl	8001a94 <debug_print_msg>
			*(bin_byte_out + 16 - 1 - i) = temp; //MSB is at lowest index
 8000f98:	693b      	ldr	r3, [r7, #16]
 8000f9a:	f1c3 030f 	rsb	r3, r3, #15
 8000f9e:	683a      	ldr	r2, [r7, #0]
 8000fa0:	4413      	add	r3, r2
 8000fa2:	68fa      	ldr	r2, [r7, #12]
 8000fa4:	2a00      	cmp	r2, #0
 8000fa6:	bf14      	ite	ne
 8000fa8:	2201      	movne	r2, #1
 8000faa:	2200      	moveq	r2, #0
 8000fac:	b2d2      	uxtb	r2, r2
 8000fae:	701a      	strb	r2, [r3, #0]
		for(int i = 0; i < 16; i++){
 8000fb0:	693b      	ldr	r3, [r7, #16]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	613b      	str	r3, [r7, #16]
 8000fb6:	693b      	ldr	r3, [r7, #16]
 8000fb8:	2b0f      	cmp	r3, #15
 8000fba:	ddd3      	ble.n	8000f64 <conv_HEX_to_BIN+0x8c>
		sprintf(uartData, "\n ");
 8000fbc:	4b06      	ldr	r3, [pc, #24]	; (8000fd8 <conv_HEX_to_BIN+0x100>)
 8000fbe:	4a0b      	ldr	r2, [pc, #44]	; (8000fec <conv_HEX_to_BIN+0x114>)
 8000fc0:	8811      	ldrh	r1, [r2, #0]
 8000fc2:	7892      	ldrb	r2, [r2, #2]
 8000fc4:	8019      	strh	r1, [r3, #0]
 8000fc6:	709a      	strb	r2, [r3, #2]
		debug_print_msg();
 8000fc8:	f000 fd64 	bl	8001a94 <debug_print_msg>
}
 8000fcc:	bf00      	nop
 8000fce:	3718      	adds	r7, #24
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	08008140 	.word	0x08008140
 8000fd8:	20001ce8 	.word	0x20001ce8
 8000fdc:	0800815c 	.word	0x0800815c
 8000fe0:	08008190 	.word	0x08008190
 8000fe4:	080081c4 	.word	0x080081c4
 8000fe8:	080081cc 	.word	0x080081cc
 8000fec:	080081d4 	.word	0x080081d4

08000ff0 <conv_BIN_to_HEX>:
uint16_t conv_BIN_to_HEX(bool *bin_byte_in,bool select_8_16){
 8000ff0:	b5b0      	push	{r4, r5, r7, lr}
 8000ff2:	b086      	sub	sp, #24
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
	uint16_t acc = 0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	82fb      	strh	r3, [r7, #22]
	int bits = (select_8_16) ? 8 : 16;
 8001000:	78fb      	ldrb	r3, [r7, #3]
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <conv_BIN_to_HEX+0x1a>
 8001006:	2308      	movs	r3, #8
 8001008:	e000      	b.n	800100c <conv_BIN_to_HEX+0x1c>
 800100a:	2310      	movs	r3, #16
 800100c:	60fb      	str	r3, [r7, #12]
	for(int i = 0; i < bits; i++){
 800100e:	2300      	movs	r3, #0
 8001010:	613b      	str	r3, [r7, #16]
 8001012:	e02c      	b.n	800106e <conv_BIN_to_HEX+0x7e>
		acc += ( *(bin_byte_in+i) )? pow(2,i) : 0;
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	687a      	ldr	r2, [r7, #4]
 8001018:	4413      	add	r3, r2
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	2b00      	cmp	r3, #0
 800101e:	d00d      	beq.n	800103c <conv_BIN_to_HEX+0x4c>
 8001020:	6938      	ldr	r0, [r7, #16]
 8001022:	f7ff fa9f 	bl	8000564 <__aeabi_i2d>
 8001026:	4603      	mov	r3, r0
 8001028:	460c      	mov	r4, r1
 800102a:	ec44 3b11 	vmov	d1, r3, r4
 800102e:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8001080 <conv_BIN_to_HEX+0x90>
 8001032:	f006 f81f 	bl	8007074 <pow>
 8001036:	ec55 4b10 	vmov	r4, r5, d0
 800103a:	e003      	b.n	8001044 <conv_BIN_to_HEX+0x54>
 800103c:	f04f 0400 	mov.w	r4, #0
 8001040:	f04f 0500 	mov.w	r5, #0
 8001044:	8afb      	ldrh	r3, [r7, #22]
 8001046:	4618      	mov	r0, r3
 8001048:	f7ff fa8c 	bl	8000564 <__aeabi_i2d>
 800104c:	4602      	mov	r2, r0
 800104e:	460b      	mov	r3, r1
 8001050:	4620      	mov	r0, r4
 8001052:	4629      	mov	r1, r5
 8001054:	f7ff f93a 	bl	80002cc <__adddf3>
 8001058:	4603      	mov	r3, r0
 800105a:	460c      	mov	r4, r1
 800105c:	4618      	mov	r0, r3
 800105e:	4621      	mov	r1, r4
 8001060:	f7ff fd9a 	bl	8000b98 <__aeabi_d2uiz>
 8001064:	4603      	mov	r3, r0
 8001066:	82fb      	strh	r3, [r7, #22]
	for(int i = 0; i < bits; i++){
 8001068:	693b      	ldr	r3, [r7, #16]
 800106a:	3301      	adds	r3, #1
 800106c:	613b      	str	r3, [r7, #16]
 800106e:	693a      	ldr	r2, [r7, #16]
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	429a      	cmp	r2, r3
 8001074:	dbce      	blt.n	8001014 <conv_BIN_to_HEX+0x24>
	}
	return acc;
 8001076:	8afb      	ldrh	r3, [r7, #22]
}
 8001078:	4618      	mov	r0, r3
 800107a:	3718      	adds	r7, #24
 800107c:	46bd      	mov	sp, r7
 800107e:	bdb0      	pop	{r4, r5, r7, pc}
 8001080:	00000000 	.word	0x00000000
 8001084:	40000000 	.word	0x40000000

08001088 <clear_AX25>:
		debug_print_msg();
		output_AX25();
	}
}

void clear_AX25(){
 8001088:	b5b0      	push	{r4, r5, r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <clear_AX25+0x4c>)
 8001090:	607b      	str	r3, [r7, #4]
	sprintf(uartData, "Clearing AX.25 packet info\n");
 8001092:	4a11      	ldr	r2, [pc, #68]	; (80010d8 <clear_AX25+0x50>)
 8001094:	4b11      	ldr	r3, [pc, #68]	; (80010dc <clear_AX25+0x54>)
 8001096:	4615      	mov	r5, r2
 8001098:	461c      	mov	r4, r3
 800109a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800109c:	6028      	str	r0, [r5, #0]
 800109e:	6069      	str	r1, [r5, #4]
 80010a0:	60aa      	str	r2, [r5, #8]
 80010a2:	60eb      	str	r3, [r5, #12]
 80010a4:	cc07      	ldmia	r4!, {r0, r1, r2}
 80010a6:	6128      	str	r0, [r5, #16]
 80010a8:	6169      	str	r1, [r5, #20]
 80010aa:	61aa      	str	r2, [r5, #24]
	debug_print_msg();
 80010ac:	f000 fcf2 	bl	8001a94 <debug_print_msg>

	memcpy(local_packet->AX25_PACKET,0,AX25_PACKET_MAX);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f640 225f 	movw	r2, #2655	; 0xa5f
 80010b6:	2100      	movs	r1, #0
 80010b8:	4618      	mov	r0, r3
 80010ba:	f005 fbcd 	bl	8006858 <memcpy>
	local_packet->got_packet = false;
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80010c4:	3309      	adds	r3, #9
 80010c6:	2200      	movs	r2, #0
 80010c8:	701a      	strb	r2, [r3, #0]
}
 80010ca:	bf00      	nop
 80010cc:	3708      	adds	r7, #8
 80010ce:	46bd      	mov	sp, r7
 80010d0:	bdb0      	pop	{r4, r5, r7, pc}
 80010d2:	bf00      	nop
 80010d4:	200000e4 	.word	0x200000e4
 80010d8:	20001ce8 	.word	0x20001ce8
 80010dc:	080082ec 	.word	0x080082ec

080010e0 <output_HEX>:

void output_HEX() {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b082      	sub	sp, #8
 80010e4:	af00      	add	r7, sp, #0
	struct UART_INPUT* local_UART_packet = &UART_packet;
 80010e6:	4b18      	ldr	r3, [pc, #96]	; (8001148 <output_HEX+0x68>)
 80010e8:	603b      	str	r3, [r7, #0]

	sprintf(uartData, "\n");
 80010ea:	4a18      	ldr	r2, [pc, #96]	; (800114c <output_HEX+0x6c>)
 80010ec:	4b18      	ldr	r3, [pc, #96]	; (8001150 <output_HEX+0x70>)
 80010ee:	881b      	ldrh	r3, [r3, #0]
 80010f0:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 80010f2:	f000 fccf 	bl	8001a94 <debug_print_msg>

	for(int i = 0;i<local_UART_packet->received_byte_cnt;i++){
 80010f6:	2300      	movs	r3, #0
 80010f8:	607b      	str	r3, [r7, #4]
 80010fa:	e016      	b.n	800112a <output_HEX+0x4a>
		sprintf(uartData, "%x",local_UART_packet->HEX_KISS_PACKET[i]);
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4413      	add	r3, r2
 8001102:	330e      	adds	r3, #14
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	461a      	mov	r2, r3
 8001108:	4912      	ldr	r1, [pc, #72]	; (8001154 <output_HEX+0x74>)
 800110a:	4810      	ldr	r0, [pc, #64]	; (800114c <output_HEX+0x6c>)
 800110c:	f005 fbd0 	bl	80068b0 <siprintf>
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001110:	480e      	ldr	r0, [pc, #56]	; (800114c <output_HEX+0x6c>)
 8001112:	f7ff f87d 	bl	8000210 <strlen>
 8001116:	4603      	mov	r3, r0
 8001118:	b29a      	uxth	r2, r3
 800111a:	230a      	movs	r3, #10
 800111c:	490b      	ldr	r1, [pc, #44]	; (800114c <output_HEX+0x6c>)
 800111e:	480e      	ldr	r0, [pc, #56]	; (8001158 <output_HEX+0x78>)
 8001120:	f004 fc85 	bl	8005a2e <HAL_UART_Transmit>
	for(int i = 0;i<local_UART_packet->received_byte_cnt;i++){
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	3301      	adds	r3, #1
 8001128:	607b      	str	r3, [r7, #4]
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	687a      	ldr	r2, [r7, #4]
 8001130:	429a      	cmp	r2, r3
 8001132:	dbe3      	blt.n	80010fc <output_HEX+0x1c>
	}

	sprintf(uartData, "\n");
 8001134:	4a05      	ldr	r2, [pc, #20]	; (800114c <output_HEX+0x6c>)
 8001136:	4b06      	ldr	r3, [pc, #24]	; (8001150 <output_HEX+0x70>)
 8001138:	881b      	ldrh	r3, [r3, #0]
 800113a:	8013      	strh	r3, [r2, #0]
	debug_print_msg();
 800113c:	f000 fcaa 	bl	8001a94 <debug_print_msg>
}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20001450 	.word	0x20001450
 800114c:	20001ce8 	.word	0x20001ce8
 8001150:	08008308 	.word	0x08008308
 8001154:	0800830c 	.word	0x0800830c
 8001158:	200029e4 	.word	0x200029e4

0800115c <receiving_AX25>:

//AX.25 to KISS data flow
//****************************************************************************************************************
bool receiving_AX25(){
 800115c:	b5b0      	push	{r4, r5, r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
	sprintf(uartData, "\nreceiving_AX25() start\n");
 8001162:	4a13      	ldr	r2, [pc, #76]	; (80011b0 <receiving_AX25+0x54>)
 8001164:	4b13      	ldr	r3, [pc, #76]	; (80011b4 <receiving_AX25+0x58>)
 8001166:	4615      	mov	r5, r2
 8001168:	461c      	mov	r4, r3
 800116a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800116c:	6028      	str	r0, [r5, #0]
 800116e:	6069      	str	r1, [r5, #4]
 8001170:	60aa      	str	r2, [r5, #8]
 8001172:	60eb      	str	r3, [r5, #12]
 8001174:	cc03      	ldmia	r4!, {r0, r1}
 8001176:	6128      	str	r0, [r5, #16]
 8001178:	6169      	str	r1, [r5, #20]
 800117a:	7823      	ldrb	r3, [r4, #0]
 800117c:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 800117e:	f000 fc89 	bl	8001a94 <debug_print_msg>
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001182:	4b0d      	ldr	r3, [pc, #52]	; (80011b8 <receiving_AX25+0x5c>)
 8001184:	607b      	str	r3, [r7, #4]

	//Validate packet
	bool AX25_IsValid = AX25_Packet_Validate();
 8001186:	f000 f869 	bl	800125c <AX25_Packet_Validate>
 800118a:	4603      	mov	r3, r0
 800118c:	70fb      	strb	r3, [r7, #3]

//		sprintf(uartData, "AX.25 frame valid check returned: %d\n",AX25_IsValid);
//		debug_print_msg();

	if(AX25_IsValid){
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	2b00      	cmp	r3, #0
 8001192:	d007      	beq.n	80011a4 <receiving_AX25+0x48>
		//Put data into KISS format and buffer
		AX25_TO_KISS();
 8001194:	f000 f992 	bl	80014bc <AX25_TO_KISS>

		//Put data into HEX buffer
		KISS_TO_HEX();
 8001198:	f000 f9d0 	bl	800153c <KISS_TO_HEX>

		//Transmit KISS Packet that has been generated
		output_HEX();
 800119c:	f7ff ffa0 	bl	80010e0 <output_HEX>

		//Clear AX.25 buffer
		clear_AX25();
 80011a0:	f7ff ff72 	bl	8001088 <clear_AX25>
//		clear_KISS();
//		clear_HEX();
	}
}
 80011a4:	bf00      	nop
 80011a6:	4618      	mov	r0, r3
 80011a8:	3708      	adds	r7, #8
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bdb0      	pop	{r4, r5, r7, pc}
 80011ae:	bf00      	nop
 80011b0:	20001ce8 	.word	0x20001ce8
 80011b4:	08008310 	.word	0x08008310
 80011b8:	200000e4 	.word	0x200000e4

080011bc <slide_bits>:

void slide_bits(bool* array,int bits_left){
 80011bc:	b580      	push	{r7, lr}
 80011be:	b082      	sub	sp, #8
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	6039      	str	r1, [r7, #0]
	memmove(array,array+1,bits_left*bool_size);
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3301      	adds	r3, #1
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	6878      	ldr	r0, [r7, #4]
 80011d0:	f005 fb4d 	bl	800686e <memmove>
}
 80011d4:	bf00      	nop
 80011d6:	3708      	adds	r7, #8
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}

080011dc <remove_bit_stuffing>:

void remove_bit_stuffing(){
 80011dc:	b580      	push	{r7, lr}
 80011de:	b084      	sub	sp, #16
 80011e0:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80011e2:	4b1c      	ldr	r3, [pc, #112]	; (8001254 <remove_bit_stuffing+0x78>)
 80011e4:	607b      	str	r3, [r7, #4]
//	sprintf(uartData, "Removing bit stuffed zeros\n");
//	debug_print_msg();

	int ones_count = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	60fb      	str	r3, [r7, #12]
	bool curr;
	for(int i = 0;i < rxBit_count;i++){
 80011ea:	2300      	movs	r3, #0
 80011ec:	60bb      	str	r3, [r7, #8]
 80011ee:	e028      	b.n	8001242 <remove_bit_stuffing+0x66>
		curr = local_packet->AX25_PACKET[i]; //iterate through all data received before seperating into subfields
 80011f0:	687a      	ldr	r2, [r7, #4]
 80011f2:	68bb      	ldr	r3, [r7, #8]
 80011f4:	4413      	add	r3, r2
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	70fb      	strb	r3, [r7, #3]
		if(curr){ //current bit is a 1
 80011fa:	78fb      	ldrb	r3, [r7, #3]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d006      	beq.n	800120e <remove_bit_stuffing+0x32>
			ones_count++;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	3301      	adds	r3, #1
 8001204:	60fb      	str	r3, [r7, #12]
			if(ones_count > 5){
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	2b05      	cmp	r3, #5
 800120a:	dd17      	ble.n	800123c <remove_bit_stuffing+0x60>
//				sprintf(uartData, "ERROR: SHOULD HAVE BEEN A ZERO AFTER FIFTH CONTIGIOUS ONE!\n");
//				debug_print_msg();
				return;
 800120c:	e01e      	b.n	800124c <remove_bit_stuffing+0x70>
			}
		}
		else{
			if(ones_count >= 5){
 800120e:	68fb      	ldr	r3, [r7, #12]
 8001210:	2b04      	cmp	r3, #4
 8001212:	dd11      	ble.n	8001238 <remove_bit_stuffing+0x5c>
				slide_bits(&local_packet->AX25_PACKET[i],rxBit_count-i);
 8001214:	687a      	ldr	r2, [r7, #4]
 8001216:	68bb      	ldr	r3, [r7, #8]
 8001218:	18d0      	adds	r0, r2, r3
 800121a:	4b0f      	ldr	r3, [pc, #60]	; (8001258 <remove_bit_stuffing+0x7c>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	68bb      	ldr	r3, [r7, #8]
 8001220:	1ad3      	subs	r3, r2, r3
 8001222:	4619      	mov	r1, r3
 8001224:	f7ff ffca 	bl	80011bc <slide_bits>
				i--;
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	3b01      	subs	r3, #1
 800122c:	60bb      	str	r3, [r7, #8]
				rxBit_count--;
 800122e:	4b0a      	ldr	r3, [pc, #40]	; (8001258 <remove_bit_stuffing+0x7c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	3b01      	subs	r3, #1
 8001234:	4a08      	ldr	r2, [pc, #32]	; (8001258 <remove_bit_stuffing+0x7c>)
 8001236:	6013      	str	r3, [r2, #0]
//				sprintf(uartData, "REMOVED BIT STUFFED ZERO!\n");
//				debug_print_msg();
			}
			ones_count = 0;
 8001238:	2300      	movs	r3, #0
 800123a:	60fb      	str	r3, [r7, #12]
	for(int i = 0;i < rxBit_count;i++){
 800123c:	68bb      	ldr	r3, [r7, #8]
 800123e:	3301      	adds	r3, #1
 8001240:	60bb      	str	r3, [r7, #8]
 8001242:	4b05      	ldr	r3, [pc, #20]	; (8001258 <remove_bit_stuffing+0x7c>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	68ba      	ldr	r2, [r7, #8]
 8001248:	429a      	cmp	r2, r3
 800124a:	dbd1      	blt.n	80011f0 <remove_bit_stuffing+0x14>
		}
	}
	//transmit kiss
}
 800124c:	3710      	adds	r7, #16
 800124e:	46bd      	mov	sp, r7
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200000e4 	.word	0x200000e4
 8001258:	200000a4 	.word	0x200000a4

0800125c <AX25_Packet_Validate>:

bool AX25_Packet_Validate(){
 800125c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800125e:	b085      	sub	sp, #20
 8001260:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001262:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <AX25_Packet_Validate+0xbc>)
 8001264:	60fb      	str	r3, [r7, #12]
	int fcs_val = 0;
 8001266:	2300      	movs	r3, #0
 8001268:	60bb      	str	r3, [r7, #8]

	sprintf(uartData,"Received packet bit count: %d\n",local_packet->byte_cnt*8);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001270:	330c      	adds	r3, #12
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	00db      	lsls	r3, r3, #3
 8001276:	461a      	mov	r2, r3
 8001278:	4928      	ldr	r1, [pc, #160]	; (800131c <AX25_Packet_Validate+0xc0>)
 800127a:	4829      	ldr	r0, [pc, #164]	; (8001320 <AX25_Packet_Validate+0xc4>)
 800127c:	f005 fb18 	bl	80068b0 <siprintf>
	debug_print_msg();
 8001280:	f000 fc08 	bl	8001a94 <debug_print_msg>

	if(rxBit_count < 120){ //invalid if packet is less than 136 bits - 2*8 bits (per flag)
 8001284:	4b27      	ldr	r3, [pc, #156]	; (8001324 <AX25_Packet_Validate+0xc8>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	2b77      	cmp	r3, #119	; 0x77
 800128a:	dc15      	bgt.n	80012b8 <AX25_Packet_Validate+0x5c>
		sprintf(uartData,"Trash Packet, not enough bits\n");
 800128c:	4a24      	ldr	r2, [pc, #144]	; (8001320 <AX25_Packet_Validate+0xc4>)
 800128e:	4b26      	ldr	r3, [pc, #152]	; (8001328 <AX25_Packet_Validate+0xcc>)
 8001290:	4615      	mov	r5, r2
 8001292:	461c      	mov	r4, r3
 8001294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001296:	6028      	str	r0, [r5, #0]
 8001298:	6069      	str	r1, [r5, #4]
 800129a:	60aa      	str	r2, [r5, #8]
 800129c:	60eb      	str	r3, [r5, #12]
 800129e:	cc07      	ldmia	r4!, {r0, r1, r2}
 80012a0:	6128      	str	r0, [r5, #16]
 80012a2:	6169      	str	r1, [r5, #20]
 80012a4:	61aa      	str	r2, [r5, #24]
 80012a6:	8823      	ldrh	r3, [r4, #0]
 80012a8:	78a2      	ldrb	r2, [r4, #2]
 80012aa:	83ab      	strh	r3, [r5, #28]
 80012ac:	4613      	mov	r3, r2
 80012ae:	77ab      	strb	r3, [r5, #30]
		debug_print_msg();
 80012b0:	f000 fbf0 	bl	8001a94 <debug_print_msg>
		return false;
 80012b4:	2300      	movs	r3, #0
 80012b6:	e02b      	b.n	8001310 <AX25_Packet_Validate+0xb4>
	}
	else if((rxBit_count)%8 != 0){ //invalid if packet is not octect aligned (divisible by 8)
 80012b8:	4b1a      	ldr	r3, [pc, #104]	; (8001324 <AX25_Packet_Validate+0xc8>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	f003 0307 	and.w	r3, r3, #7
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d019      	beq.n	80012f8 <AX25_Packet_Validate+0x9c>
		sprintf(uartData,"Trash Packet, not octet aligned\n");
 80012c4:	4b16      	ldr	r3, [pc, #88]	; (8001320 <AX25_Packet_Validate+0xc4>)
 80012c6:	4a19      	ldr	r2, [pc, #100]	; (800132c <AX25_Packet_Validate+0xd0>)
 80012c8:	4614      	mov	r4, r2
 80012ca:	469c      	mov	ip, r3
 80012cc:	f104 0e20 	add.w	lr, r4, #32
 80012d0:	4665      	mov	r5, ip
 80012d2:	4626      	mov	r6, r4
 80012d4:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 80012d6:	6028      	str	r0, [r5, #0]
 80012d8:	6069      	str	r1, [r5, #4]
 80012da:	60aa      	str	r2, [r5, #8]
 80012dc:	60eb      	str	r3, [r5, #12]
 80012de:	3410      	adds	r4, #16
 80012e0:	f10c 0c10 	add.w	ip, ip, #16
 80012e4:	4574      	cmp	r4, lr
 80012e6:	d1f3      	bne.n	80012d0 <AX25_Packet_Validate+0x74>
 80012e8:	4663      	mov	r3, ip
 80012ea:	4622      	mov	r2, r4
 80012ec:	7812      	ldrb	r2, [r2, #0]
 80012ee:	701a      	strb	r2, [r3, #0]
		debug_print_msg();
 80012f0:	f000 fbd0 	bl	8001a94 <debug_print_msg>
		return false;
 80012f4:	2300      	movs	r3, #0
 80012f6:	e00b      	b.n	8001310 <AX25_Packet_Validate+0xb4>
	}

	//SHOULD BE VALID PACKET, JUST NEED TO C0MPARE CALCULATED CRC TO RECIEVED FCS
	else{
		//Set packet pointers for AX25 to KISS operation
		uint16_t local_info_len = rxBit_count-INFO_offset_woFlag;
 80012f8:	4b0a      	ldr	r3, [pc, #40]	; (8001324 <AX25_Packet_Validate+0xc8>)
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	b29b      	uxth	r3, r3
 80012fe:	3b90      	subs	r3, #144	; 0x90
 8001300:	80fb      	strh	r3, [r7, #6]
		set_packet_pointer_AX25(local_info_len);
 8001302:	88fb      	ldrh	r3, [r7, #6]
 8001304:	4618      	mov	r0, r3
 8001306:	f000 f813 	bl	8001330 <set_packet_pointer_AX25>
//		print_AX25();

		return crc_check();
 800130a:	f000 fab1 	bl	8001870 <crc_check>
 800130e:	4603      	mov	r3, r0
	}
}
 8001310:	4618      	mov	r0, r3
 8001312:	3714      	adds	r7, #20
 8001314:	46bd      	mov	sp, r7
 8001316:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001318:	200000e4 	.word	0x200000e4
 800131c:	0800832c 	.word	0x0800832c
 8001320:	20001ce8 	.word	0x20001ce8
 8001324:	200000a4 	.word	0x200000a4
 8001328:	0800834c 	.word	0x0800834c
 800132c:	0800836c 	.word	0x0800836c

08001330 <set_packet_pointer_AX25>:


void set_packet_pointer_AX25(int info_len_in){
 8001330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001332:	b087      	sub	sp, #28
 8001334:	af00      	add	r7, sp, #0
 8001336:	6078      	str	r0, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001338:	4b58      	ldr	r3, [pc, #352]	; (800149c <set_packet_pointer_AX25+0x16c>)
 800133a:	617b      	str	r3, [r7, #20]
	int not_info = FCS_len;
 800133c:	2310      	movs	r3, #16
 800133e:	613b      	str	r3, [r7, #16]
	local_packet->Info_Len = info_len_in;
 8001340:	697b      	ldr	r3, [r7, #20]
 8001342:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001346:	687a      	ldr	r2, [r7, #4]
 8001348:	601a      	str	r2, [r3, #0]

	sprintf(uartData, "Setting packet pointer to AX25:\n");
 800134a:	4b55      	ldr	r3, [pc, #340]	; (80014a0 <set_packet_pointer_AX25+0x170>)
 800134c:	4a55      	ldr	r2, [pc, #340]	; (80014a4 <set_packet_pointer_AX25+0x174>)
 800134e:	4614      	mov	r4, r2
 8001350:	469c      	mov	ip, r3
 8001352:	f104 0e20 	add.w	lr, r4, #32
 8001356:	4665      	mov	r5, ip
 8001358:	4626      	mov	r6, r4
 800135a:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800135c:	6028      	str	r0, [r5, #0]
 800135e:	6069      	str	r1, [r5, #4]
 8001360:	60aa      	str	r2, [r5, #8]
 8001362:	60eb      	str	r3, [r5, #12]
 8001364:	3410      	adds	r4, #16
 8001366:	f10c 0c10 	add.w	ip, ip, #16
 800136a:	4574      	cmp	r4, lr
 800136c:	d1f3      	bne.n	8001356 <set_packet_pointer_AX25+0x26>
 800136e:	4663      	mov	r3, ip
 8001370:	4622      	mov	r2, r4
 8001372:	7812      	ldrb	r2, [r2, #0]
 8001374:	701a      	strb	r2, [r3, #0]
	debug_print_msg();
 8001376:	f000 fb8d 	bl	8001a94 <debug_print_msg>
	bool *curr_mem = &local_packet->AX25_PACKET;
 800137a:	697b      	ldr	r3, [r7, #20]
 800137c:	60fb      	str	r3, [r7, #12]

	sprintf(uartData, "Setting pointer for address\n");
 800137e:	4a48      	ldr	r2, [pc, #288]	; (80014a0 <set_packet_pointer_AX25+0x170>)
 8001380:	4b49      	ldr	r3, [pc, #292]	; (80014a8 <set_packet_pointer_AX25+0x178>)
 8001382:	4615      	mov	r5, r2
 8001384:	461c      	mov	r4, r3
 8001386:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001388:	6028      	str	r0, [r5, #0]
 800138a:	6069      	str	r1, [r5, #4]
 800138c:	60aa      	str	r2, [r5, #8]
 800138e:	60eb      	str	r3, [r5, #12]
 8001390:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001392:	6128      	str	r0, [r5, #16]
 8001394:	6169      	str	r1, [r5, #20]
 8001396:	61aa      	str	r2, [r5, #24]
 8001398:	7823      	ldrb	r3, [r4, #0]
 800139a:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 800139c:	f000 fb7a 	bl	8001a94 <debug_print_msg>
	local_packet->address = curr_mem;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80013a6:	3310      	adds	r3, #16
 80013a8:	68fa      	ldr	r2, [r7, #12]
 80013aa:	601a      	str	r2, [r3, #0]
	curr_mem += address_len;
 80013ac:	68fb      	ldr	r3, [r7, #12]
 80013ae:	3370      	adds	r3, #112	; 0x70
 80013b0:	60fb      	str	r3, [r7, #12]
	not_info += address_len;
 80013b2:	693b      	ldr	r3, [r7, #16]
 80013b4:	3370      	adds	r3, #112	; 0x70
 80013b6:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for control\n");
 80013b8:	4a39      	ldr	r2, [pc, #228]	; (80014a0 <set_packet_pointer_AX25+0x170>)
 80013ba:	4b3c      	ldr	r3, [pc, #240]	; (80014ac <set_packet_pointer_AX25+0x17c>)
 80013bc:	4615      	mov	r5, r2
 80013be:	461c      	mov	r4, r3
 80013c0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013c2:	6028      	str	r0, [r5, #0]
 80013c4:	6069      	str	r1, [r5, #4]
 80013c6:	60aa      	str	r2, [r5, #8]
 80013c8:	60eb      	str	r3, [r5, #12]
 80013ca:	cc07      	ldmia	r4!, {r0, r1, r2}
 80013cc:	6128      	str	r0, [r5, #16]
 80013ce:	6169      	str	r1, [r5, #20]
 80013d0:	61aa      	str	r2, [r5, #24]
 80013d2:	7823      	ldrb	r3, [r4, #0]
 80013d4:	772b      	strb	r3, [r5, #28]
	debug_print_msg();
 80013d6:	f000 fb5d 	bl	8001a94 <debug_print_msg>
	local_packet->control = curr_mem;
 80013da:	697b      	ldr	r3, [r7, #20]
 80013dc:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80013e0:	3314      	adds	r3, #20
 80013e2:	68fa      	ldr	r2, [r7, #12]
 80013e4:	601a      	str	r2, [r3, #0]
	curr_mem += control_len;
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	3308      	adds	r3, #8
 80013ea:	60fb      	str	r3, [r7, #12]
	not_info += control_len;
 80013ec:	693b      	ldr	r3, [r7, #16]
 80013ee:	3308      	adds	r3, #8
 80013f0:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for PID\n");
 80013f2:	4a2b      	ldr	r2, [pc, #172]	; (80014a0 <set_packet_pointer_AX25+0x170>)
 80013f4:	4b2e      	ldr	r3, [pc, #184]	; (80014b0 <set_packet_pointer_AX25+0x180>)
 80013f6:	4615      	mov	r5, r2
 80013f8:	461c      	mov	r4, r3
 80013fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80013fc:	6028      	str	r0, [r5, #0]
 80013fe:	6069      	str	r1, [r5, #4]
 8001400:	60aa      	str	r2, [r5, #8]
 8001402:	60eb      	str	r3, [r5, #12]
 8001404:	cc03      	ldmia	r4!, {r0, r1}
 8001406:	6128      	str	r0, [r5, #16]
 8001408:	6169      	str	r1, [r5, #20]
 800140a:	7823      	ldrb	r3, [r4, #0]
 800140c:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 800140e:	f000 fb41 	bl	8001a94 <debug_print_msg>
	local_packet->PID = curr_mem;
 8001412:	697b      	ldr	r3, [r7, #20]
 8001414:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001418:	3318      	adds	r3, #24
 800141a:	68fa      	ldr	r2, [r7, #12]
 800141c:	601a      	str	r2, [r3, #0]
	curr_mem += PID_len;
 800141e:	68fb      	ldr	r3, [r7, #12]
 8001420:	3308      	adds	r3, #8
 8001422:	60fb      	str	r3, [r7, #12]
	not_info += PID_len;
 8001424:	693b      	ldr	r3, [r7, #16]
 8001426:	3308      	adds	r3, #8
 8001428:	613b      	str	r3, [r7, #16]

	sprintf(uartData, "Setting pointer for Info\n");
 800142a:	4a1d      	ldr	r2, [pc, #116]	; (80014a0 <set_packet_pointer_AX25+0x170>)
 800142c:	4b21      	ldr	r3, [pc, #132]	; (80014b4 <set_packet_pointer_AX25+0x184>)
 800142e:	4615      	mov	r5, r2
 8001430:	461c      	mov	r4, r3
 8001432:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001434:	6028      	str	r0, [r5, #0]
 8001436:	6069      	str	r1, [r5, #4]
 8001438:	60aa      	str	r2, [r5, #8]
 800143a:	60eb      	str	r3, [r5, #12]
 800143c:	cc03      	ldmia	r4!, {r0, r1}
 800143e:	6128      	str	r0, [r5, #16]
 8001440:	6169      	str	r1, [r5, #20]
 8001442:	8823      	ldrh	r3, [r4, #0]
 8001444:	832b      	strh	r3, [r5, #24]
	debug_print_msg();
 8001446:	f000 fb25 	bl	8001a94 <debug_print_msg>
	local_packet->Info = curr_mem;
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001450:	331c      	adds	r3, #28
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	601a      	str	r2, [r3, #0]
	curr_mem += local_packet->Info_Len;
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	461a      	mov	r2, r3
 8001460:	68fb      	ldr	r3, [r7, #12]
 8001462:	4413      	add	r3, r2
 8001464:	60fb      	str	r3, [r7, #12]

	sprintf(uartData, "Setting pointer for FCS\n");
 8001466:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <set_packet_pointer_AX25+0x170>)
 8001468:	4b13      	ldr	r3, [pc, #76]	; (80014b8 <set_packet_pointer_AX25+0x188>)
 800146a:	4615      	mov	r5, r2
 800146c:	461c      	mov	r4, r3
 800146e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001470:	6028      	str	r0, [r5, #0]
 8001472:	6069      	str	r1, [r5, #4]
 8001474:	60aa      	str	r2, [r5, #8]
 8001476:	60eb      	str	r3, [r5, #12]
 8001478:	cc03      	ldmia	r4!, {r0, r1}
 800147a:	6128      	str	r0, [r5, #16]
 800147c:	6169      	str	r1, [r5, #20]
 800147e:	7823      	ldrb	r3, [r4, #0]
 8001480:	762b      	strb	r3, [r5, #24]
	debug_print_msg();
 8001482:	f000 fb07 	bl	8001a94 <debug_print_msg>
	local_packet->FCS = curr_mem;
 8001486:	697b      	ldr	r3, [r7, #20]
 8001488:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800148c:	3304      	adds	r3, #4
 800148e:	68fa      	ldr	r2, [r7, #12]
 8001490:	601a      	str	r2, [r3, #0]
}
 8001492:	bf00      	nop
 8001494:	371c      	adds	r7, #28
 8001496:	46bd      	mov	sp, r7
 8001498:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800149a:	bf00      	nop
 800149c:	200000e4 	.word	0x200000e4
 80014a0:	20001ce8 	.word	0x20001ce8
 80014a4:	08008390 	.word	0x08008390
 80014a8:	080083b4 	.word	0x080083b4
 80014ac:	080083d4 	.word	0x080083d4
 80014b0:	080083f4 	.word	0x080083f4
 80014b4:	08008410 	.word	0x08008410
 80014b8:	0800842c 	.word	0x0800842c

080014bc <AX25_TO_KISS>:

void AX25_TO_KISS(){
 80014bc:	b580      	push	{r7, lr}
 80014be:	b082      	sub	sp, #8
 80014c0:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80014c2:	4b1c      	ldr	r3, [pc, #112]	; (8001534 <AX25_TO_KISS+0x78>)
 80014c4:	607b      	str	r3, [r7, #4]
	bool *curr_mem = local_packet->KISS_PACKET;
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 80014cc:	603b      	str	r3, [r7, #0]

	//Put a flag into KISS
	memcpy(curr_mem,KISS_FLAG,FLAG_SIZE);
 80014ce:	683b      	ldr	r3, [r7, #0]
 80014d0:	4919      	ldr	r1, [pc, #100]	; (8001538 <AX25_TO_KISS+0x7c>)
 80014d2:	461a      	mov	r2, r3
 80014d4:	460b      	mov	r3, r1
 80014d6:	cb03      	ldmia	r3!, {r0, r1}
 80014d8:	6010      	str	r0, [r2, #0]
 80014da:	6051      	str	r1, [r2, #4]
	curr_mem += FLAG_SIZE;
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	3308      	adds	r3, #8
 80014e0:	603b      	str	r3, [r7, #0]

	//Set port info
	memset(curr_mem,0,8);
 80014e2:	2208      	movs	r2, #8
 80014e4:	2100      	movs	r1, #0
 80014e6:	6838      	ldr	r0, [r7, #0]
 80014e8:	f005 f9da 	bl	80068a0 <memset>
	curr_mem += 8;
 80014ec:	683b      	ldr	r3, [r7, #0]
 80014ee:	3308      	adds	r3, #8
 80014f0:	603b      	str	r3, [r7, #0]

	//Put AX25 packet into KISS w/o the FCS, HAVE AN ADDED 8 due to port info
	memcpy(curr_mem,local_packet->AX25_PACKET,(local_packet->byte_cnt*8)-FCS_len);
 80014f2:	6879      	ldr	r1, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80014fa:	330c      	adds	r3, #12
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	3b02      	subs	r3, #2
 8001500:	00db      	lsls	r3, r3, #3
 8001502:	461a      	mov	r2, r3
 8001504:	6838      	ldr	r0, [r7, #0]
 8001506:	f005 f9a7 	bl	8006858 <memcpy>
	curr_mem += (local_packet->byte_cnt*8)-FCS_len;
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001510:	330c      	adds	r3, #12
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	00db      	lsls	r3, r3, #3
 8001516:	3b10      	subs	r3, #16
 8001518:	683a      	ldr	r2, [r7, #0]
 800151a:	4413      	add	r3, r2
 800151c:	603b      	str	r3, [r7, #0]

	//Put a flag into KISS
	memcpy(curr_mem,KISS_FLAG,FLAG_SIZE);
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	4905      	ldr	r1, [pc, #20]	; (8001538 <AX25_TO_KISS+0x7c>)
 8001522:	461a      	mov	r2, r3
 8001524:	460b      	mov	r3, r1
 8001526:	cb03      	ldmia	r3!, {r0, r1}
 8001528:	6010      	str	r0, [r2, #0]
 800152a:	6051      	str	r1, [r2, #4]
}
 800152c:	bf00      	nop
 800152e:	3708      	adds	r7, #8
 8001530:	46bd      	mov	sp, r7
 8001532:	bd80      	pop	{r7, pc}
 8001534:	200000e4 	.word	0x200000e4
 8001538:	20000000 	.word	0x20000000

0800153c <KISS_TO_HEX>:
	}
	*stuff = bit_stuff_count;
	return ones_count;
}

void KISS_TO_HEX(){
 800153c:	b5b0      	push	{r4, r5, r7, lr}
 800153e:	b086      	sub	sp, #24
 8001540:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001542:	4b2b      	ldr	r3, [pc, #172]	; (80015f0 <KISS_TO_HEX+0xb4>)
 8001544:	613b      	str	r3, [r7, #16]
	struct UART_INPUT* local_UART_packet = &UART_packet;
 8001546:	4b2b      	ldr	r3, [pc, #172]	; (80015f4 <KISS_TO_HEX+0xb8>)
 8001548:	60fb      	str	r3, [r7, #12]

	local_UART_packet->received_byte_cnt = local_packet->byte_cnt+1;
 800154a:	693b      	ldr	r3, [r7, #16]
 800154c:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001550:	330c      	adds	r3, #12
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	1c5a      	adds	r2, r3, #1
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	605a      	str	r2, [r3, #4]
	bool *curr_mem = local_packet->KISS_PACKET;
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	f603 235f 	addw	r3, r3, #2655	; 0xa5f
 8001560:	60bb      	str	r3, [r7, #8]
	uint8_t curr_val;

	sprintf(uartData, "Filling HEX buffer:\n");
 8001562:	4a25      	ldr	r2, [pc, #148]	; (80015f8 <KISS_TO_HEX+0xbc>)
 8001564:	4b25      	ldr	r3, [pc, #148]	; (80015fc <KISS_TO_HEX+0xc0>)
 8001566:	4615      	mov	r5, r2
 8001568:	461c      	mov	r4, r3
 800156a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800156c:	6028      	str	r0, [r5, #0]
 800156e:	6069      	str	r1, [r5, #4]
 8001570:	60aa      	str	r2, [r5, #8]
 8001572:	60eb      	str	r3, [r5, #12]
 8001574:	6820      	ldr	r0, [r4, #0]
 8001576:	6128      	str	r0, [r5, #16]
 8001578:	7923      	ldrb	r3, [r4, #4]
 800157a:	752b      	strb	r3, [r5, #20]
	debug_print_msg();
 800157c:	f000 fa8a 	bl	8001a94 <debug_print_msg>

    for(int i = 0; i < local_UART_packet->received_byte_cnt; i++){
 8001580:	2300      	movs	r3, #0
 8001582:	617b      	str	r3, [r7, #20]
 8001584:	e01b      	b.n	80015be <KISS_TO_HEX+0x82>
    	curr_val = conv_BIN_to_HEX(curr_mem+(i*8),1);
 8001586:	697b      	ldr	r3, [r7, #20]
 8001588:	00db      	lsls	r3, r3, #3
 800158a:	461a      	mov	r2, r3
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	4413      	add	r3, r2
 8001590:	2101      	movs	r1, #1
 8001592:	4618      	mov	r0, r3
 8001594:	f7ff fd2c 	bl	8000ff0 <conv_BIN_to_HEX>
 8001598:	4603      	mov	r3, r0
 800159a:	71fb      	strb	r3, [r7, #7]

        sprintf(uartData, "HEX[%d] = %x\n",i,curr_val);
 800159c:	79fb      	ldrb	r3, [r7, #7]
 800159e:	697a      	ldr	r2, [r7, #20]
 80015a0:	4917      	ldr	r1, [pc, #92]	; (8001600 <KISS_TO_HEX+0xc4>)
 80015a2:	4815      	ldr	r0, [pc, #84]	; (80015f8 <KISS_TO_HEX+0xbc>)
 80015a4:	f005 f984 	bl	80068b0 <siprintf>
    	debug_print_msg();
 80015a8:	f000 fa74 	bl	8001a94 <debug_print_msg>

        local_UART_packet->HEX_KISS_PACKET[i] = curr_val;
 80015ac:	68fa      	ldr	r2, [r7, #12]
 80015ae:	697b      	ldr	r3, [r7, #20]
 80015b0:	4413      	add	r3, r2
 80015b2:	330e      	adds	r3, #14
 80015b4:	79fa      	ldrb	r2, [r7, #7]
 80015b6:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < local_UART_packet->received_byte_cnt; i++){
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	617b      	str	r3, [r7, #20]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	685b      	ldr	r3, [r3, #4]
 80015c2:	697a      	ldr	r2, [r7, #20]
 80015c4:	429a      	cmp	r2, r3
 80015c6:	dbde      	blt.n	8001586 <KISS_TO_HEX+0x4a>
    }

	sprintf(uartData, "HEX buffer filled\n");
 80015c8:	4a0b      	ldr	r2, [pc, #44]	; (80015f8 <KISS_TO_HEX+0xbc>)
 80015ca:	4b0e      	ldr	r3, [pc, #56]	; (8001604 <KISS_TO_HEX+0xc8>)
 80015cc:	4615      	mov	r5, r2
 80015ce:	461c      	mov	r4, r3
 80015d0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80015d2:	6028      	str	r0, [r5, #0]
 80015d4:	6069      	str	r1, [r5, #4]
 80015d6:	60aa      	str	r2, [r5, #8]
 80015d8:	60eb      	str	r3, [r5, #12]
 80015da:	8823      	ldrh	r3, [r4, #0]
 80015dc:	78a2      	ldrb	r2, [r4, #2]
 80015de:	822b      	strh	r3, [r5, #16]
 80015e0:	4613      	mov	r3, r2
 80015e2:	74ab      	strb	r3, [r5, #18]
	debug_print_msg();
 80015e4:	f000 fa56 	bl	8001a94 <debug_print_msg>
}
 80015e8:	bf00      	nop
 80015ea:	3718      	adds	r7, #24
 80015ec:	46bd      	mov	sp, r7
 80015ee:	bdb0      	pop	{r4, r5, r7, pc}
 80015f0:	200000e4 	.word	0x200000e4
 80015f4:	20001450 	.word	0x20001450
 80015f8:	20001ce8 	.word	0x20001ce8
 80015fc:	08008500 	.word	0x08008500
 8001600:	08008518 	.word	0x08008518
 8001604:	08008528 	.word	0x08008528

08001608 <crc_calc>:
//END OF KISS to AX.25 data flow

//---------------------- FCS Generation -----------------------------------------------------------------------------------------------

//CRC Calculations
void crc_calc(int in_bit, int * crc_ptr_in, int * crc_count_ptr_in){
 8001608:	b580      	push	{r7, lr}
 800160a:	b08a      	sub	sp, #40	; 0x28
 800160c:	af00      	add	r7, sp, #0
 800160e:	60f8      	str	r0, [r7, #12]
 8001610:	60b9      	str	r1, [r7, #8]
 8001612:	607a      	str	r2, [r7, #4]
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001614:	4b31      	ldr	r3, [pc, #196]	; (80016dc <crc_calc+0xd4>)
 8001616:	627b      	str	r3, [r7, #36]	; 0x24
	int max_bits = rxBit_count-FCS_len;
 8001618:	4b31      	ldr	r3, [pc, #196]	; (80016e0 <crc_calc+0xd8>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	3b10      	subs	r3, #16
 800161e:	623b      	str	r3, [r7, #32]
	int out_bit;
	int roll_bit = *crc_ptr_in & 0x0001;
 8001620:	68bb      	ldr	r3, [r7, #8]
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	f003 0301 	and.w	r3, r3, #1
 8001628:	61fb      	str	r3, [r7, #28]
    int poly = 0x8408;             			//reverse order of 0x1021
 800162a:	f248 4308 	movw	r3, #33800	; 0x8408
 800162e:	61bb      	str	r3, [r7, #24]

    out_bit = in_bit ^ roll_bit; 		//xor lsb of current crc with input bit
 8001630:	68fa      	ldr	r2, [r7, #12]
 8001632:	69fb      	ldr	r3, [r7, #28]
 8001634:	4053      	eors	r3, r2
 8001636:	617b      	str	r3, [r7, #20]
	*crc_ptr_in >>= 1;               	//right shift by 1
 8001638:	68bb      	ldr	r3, [r7, #8]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	105a      	asrs	r2, r3, #1
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	601a      	str	r2, [r3, #0]
	poly = (out_bit == 1) ? 0x8408 : 0x0000;
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	2b01      	cmp	r3, #1
 8001646:	d102      	bne.n	800164e <crc_calc+0x46>
 8001648:	f248 4308 	movw	r3, #33800	; 0x8408
 800164c:	e000      	b.n	8001650 <crc_calc+0x48>
 800164e:	2300      	movs	r3, #0
 8001650:	61bb      	str	r3, [r7, #24]
	*crc_ptr_in ^= poly;
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	681a      	ldr	r2, [r3, #0]
 8001656:	69bb      	ldr	r3, [r7, #24]
 8001658:	405a      	eors	r2, r3
 800165a:	68bb      	ldr	r3, [r7, #8]
 800165c:	601a      	str	r2, [r3, #0]
	*crc_count_ptr_in+=1;//Increment count
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	1c5a      	adds	r2, r3, #1
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	601a      	str	r2, [r3, #0]

    //End condition
	if(*crc_count_ptr_in >= max_bits){
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	6a3a      	ldr	r2, [r7, #32]
 800166e:	429a      	cmp	r2, r3
 8001670:	dc30      	bgt.n	80016d4 <crc_calc+0xcc>
    	*crc_ptr_in ^= 0xFFFF;//Complete CRC by XOR with all ones (one's complement)
 8001672:	68bb      	ldr	r3, [r7, #8]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f483 437f 	eor.w	r3, r3, #65280	; 0xff00
 800167a:	f083 03ff 	eor.w	r3, r3, #255	; 0xff
 800167e:	68ba      	ldr	r2, [r7, #8]
 8001680:	6013      	str	r3, [r2, #0]
  	    sprintf(uartData, "Convert CRC to FCS (hex) = %x\n",local_packet->crc);
 8001682:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001684:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001688:	3308      	adds	r3, #8
 800168a:	881b      	ldrh	r3, [r3, #0]
 800168c:	461a      	mov	r2, r3
 800168e:	4915      	ldr	r1, [pc, #84]	; (80016e4 <crc_calc+0xdc>)
 8001690:	4815      	ldr	r0, [pc, #84]	; (80016e8 <crc_calc+0xe0>)
 8001692:	f005 f90d 	bl	80068b0 <siprintf>
    	debug_print_msg();
 8001696:	f000 f9fd 	bl	8001a94 <debug_print_msg>
    	if(local_packet->check_crc == false){
 800169a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800169c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80016a0:	3310      	adds	r3, #16
 80016a2:	781b      	ldrb	r3, [r3, #0]
 80016a4:	f083 0301 	eor.w	r3, r3, #1
 80016a8:	b2db      	uxtb	r3, r3
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d012      	beq.n	80016d4 <crc_calc+0xcc>
    		//REMEBER TO CHECK THIS CRC conversion FOR ACCURACY LATER
    		conv_HEX_to_BIN(*crc_ptr_in,local_packet->FCS,false);
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	b298      	uxth	r0, r3
 80016b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016b6:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 80016ba:	3304      	adds	r3, #4
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	2200      	movs	r2, #0
 80016c0:	4619      	mov	r1, r3
 80016c2:	f7ff fc09 	bl	8000ed8 <conv_HEX_to_BIN>
    		local_packet->crc = 0xFFFF;
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80016cc:	3308      	adds	r3, #8
 80016ce:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80016d2:	801a      	strh	r2, [r3, #0]
    	}
    }
}
 80016d4:	bf00      	nop
 80016d6:	3728      	adds	r7, #40	; 0x28
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	200000e4 	.word	0x200000e4
 80016e0:	200000a4 	.word	0x200000a4
 80016e4:	0800853c 	.word	0x0800853c
 80016e8:	20001ce8 	.word	0x20001ce8

080016ec <crc_generate>:

void crc_generate(){
 80016ec:	b5b0      	push	{r4, r5, r7, lr}
 80016ee:	b088      	sub	sp, #32
 80016f0:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 80016f2:	4b59      	ldr	r3, [pc, #356]	; (8001858 <crc_generate+0x16c>)
 80016f4:	60fb      	str	r3, [r7, #12]
	uint16_t * crc_ptr = &(local_packet->crc);
 80016f6:	68fb      	ldr	r3, [r7, #12]
 80016f8:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80016fc:	3308      	adds	r3, #8
 80016fe:	60bb      	str	r3, [r7, #8]
	int * crc_count_ptr = &(local_packet->crc_count);
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001706:	330c      	adds	r3, #12
 8001708:	607b      	str	r3, [r7, #4]
	bool *curr_mem;

	*crc_ptr = 0xFFFF;
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001710:	801a      	strh	r2, [r3, #0]
	*crc_count_ptr = 0;
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]

	//Generate CRC from packet pointers of current packet type

	//have to be inserted in reverse order
	sprintf(uartData, "Performing CRC generation\n");
 8001718:	4a50      	ldr	r2, [pc, #320]	; (800185c <crc_generate+0x170>)
 800171a:	4b51      	ldr	r3, [pc, #324]	; (8001860 <crc_generate+0x174>)
 800171c:	4615      	mov	r5, r2
 800171e:	461c      	mov	r4, r3
 8001720:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001722:	6028      	str	r0, [r5, #0]
 8001724:	6069      	str	r1, [r5, #4]
 8001726:	60aa      	str	r2, [r5, #8]
 8001728:	60eb      	str	r3, [r5, #12]
 800172a:	cc03      	ldmia	r4!, {r0, r1}
 800172c:	6128      	str	r0, [r5, #16]
 800172e:	6169      	str	r1, [r5, #20]
 8001730:	8823      	ldrh	r3, [r4, #0]
 8001732:	78a2      	ldrb	r2, [r4, #2]
 8001734:	832b      	strh	r3, [r5, #24]
 8001736:	4613      	mov	r3, r2
 8001738:	76ab      	strb	r3, [r5, #26]
	debug_print_msg();
 800173a:	f000 f9ab 	bl	8001a94 <debug_print_msg>

	//Calculate CRC for address
	curr_mem = (local_packet->address);//start at MS Byte(LSB)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001744:	3310      	adds	r3, #16
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	603b      	str	r3, [r7, #0]
	for(int i = 0;i<address_len;i++){
 800174a:	2300      	movs	r3, #0
 800174c:	61fb      	str	r3, [r7, #28]
 800174e:	e00f      	b.n	8001770 <crc_generate+0x84>
		crc_calc((int)local_packet->address[i],crc_ptr,crc_count_ptr);
 8001750:	68fb      	ldr	r3, [r7, #12]
 8001752:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 8001756:	3310      	adds	r3, #16
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	4413      	add	r3, r2
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	687a      	ldr	r2, [r7, #4]
 8001762:	68b9      	ldr	r1, [r7, #8]
 8001764:	4618      	mov	r0, r3
 8001766:	f7ff ff4f 	bl	8001608 <crc_calc>
	for(int i = 0;i<address_len;i++){
 800176a:	69fb      	ldr	r3, [r7, #28]
 800176c:	3301      	adds	r3, #1
 800176e:	61fb      	str	r3, [r7, #28]
 8001770:	69fb      	ldr	r3, [r7, #28]
 8001772:	2b6f      	cmp	r3, #111	; 0x6f
 8001774:	ddec      	ble.n	8001750 <crc_generate+0x64>
	}

	//Calculate CRC for control
	curr_mem = local_packet->control;
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800177c:	3314      	adds	r3, #20
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < control_len; i++){
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	e00f      	b.n	80017a8 <crc_generate+0xbc>
		//Call crc_calc per bit
		crc_calc((int)local_packet->control[i],crc_ptr,crc_count_ptr);
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 800178e:	3314      	adds	r3, #20
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	69bb      	ldr	r3, [r7, #24]
 8001794:	4413      	add	r3, r2
 8001796:	781b      	ldrb	r3, [r3, #0]
 8001798:	687a      	ldr	r2, [r7, #4]
 800179a:	68b9      	ldr	r1, [r7, #8]
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff ff33 	bl	8001608 <crc_calc>
	for(int i = 0; i < control_len; i++){
 80017a2:	69bb      	ldr	r3, [r7, #24]
 80017a4:	3301      	adds	r3, #1
 80017a6:	61bb      	str	r3, [r7, #24]
 80017a8:	69bb      	ldr	r3, [r7, #24]
 80017aa:	2b07      	cmp	r3, #7
 80017ac:	ddec      	ble.n	8001788 <crc_generate+0x9c>
	}

//	//Calculate CRC for PID (if packet is of type i-frame)
	curr_mem = local_packet->PID;
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80017b4:	3318      	adds	r3, #24
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < PID_len; i++){
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
 80017be:	e00f      	b.n	80017e0 <crc_generate+0xf4>
		//Call crc_calc per bit
		crc_calc((int)local_packet->PID[i],crc_ptr,crc_count_ptr);
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80017c6:	3318      	adds	r3, #24
 80017c8:	681a      	ldr	r2, [r3, #0]
 80017ca:	697b      	ldr	r3, [r7, #20]
 80017cc:	4413      	add	r3, r2
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	687a      	ldr	r2, [r7, #4]
 80017d2:	68b9      	ldr	r1, [r7, #8]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff17 	bl	8001608 <crc_calc>
	for(int i = 0; i < PID_len; i++){
 80017da:	697b      	ldr	r3, [r7, #20]
 80017dc:	3301      	adds	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
 80017e0:	697b      	ldr	r3, [r7, #20]
 80017e2:	2b07      	cmp	r3, #7
 80017e4:	ddec      	ble.n	80017c0 <crc_generate+0xd4>
	}

	//Calculate CRC for Info field
	curr_mem = (local_packet->Info);
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80017ec:	331c      	adds	r3, #28
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	603b      	str	r3, [r7, #0]
	for(int i = 0;i<local_packet->Info_Len;i++){
 80017f2:	2300      	movs	r3, #0
 80017f4:	613b      	str	r3, [r7, #16]
 80017f6:	e00f      	b.n	8001818 <crc_generate+0x12c>
		crc_calc((int)local_packet->Info[i],crc_ptr,crc_count_ptr);
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	f503 5397 	add.w	r3, r3, #4832	; 0x12e0
 80017fe:	331c      	adds	r3, #28
 8001800:	681a      	ldr	r2, [r3, #0]
 8001802:	693b      	ldr	r3, [r7, #16]
 8001804:	4413      	add	r3, r2
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	687a      	ldr	r2, [r7, #4]
 800180a:	68b9      	ldr	r1, [r7, #8]
 800180c:	4618      	mov	r0, r3
 800180e:	f7ff fefb 	bl	8001608 <crc_calc>
	for(int i = 0;i<local_packet->Info_Len;i++){
 8001812:	693b      	ldr	r3, [r7, #16]
 8001814:	3301      	adds	r3, #1
 8001816:	613b      	str	r3, [r7, #16]
 8001818:	68fb      	ldr	r3, [r7, #12]
 800181a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	693a      	ldr	r2, [r7, #16]
 8001822:	429a      	cmp	r2, r3
 8001824:	dbe8      	blt.n	80017f8 <crc_generate+0x10c>
	}

	sprintf(uartData, "rx_bitcnt = %d\n", rxBit_count);
 8001826:	4b0f      	ldr	r3, [pc, #60]	; (8001864 <crc_generate+0x178>)
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	461a      	mov	r2, r3
 800182c:	490e      	ldr	r1, [pc, #56]	; (8001868 <crc_generate+0x17c>)
 800182e:	480b      	ldr	r0, [pc, #44]	; (800185c <crc_generate+0x170>)
 8001830:	f005 f83e 	bl	80068b0 <siprintf>
	debug_print_msg();
 8001834:	f000 f92e 	bl	8001a94 <debug_print_msg>

	sprintf(uartData, "bitcnt_ptr = %d\n", *crc_count_ptr);
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	461a      	mov	r2, r3
 800183e:	490b      	ldr	r1, [pc, #44]	; (800186c <crc_generate+0x180>)
 8001840:	4806      	ldr	r0, [pc, #24]	; (800185c <crc_generate+0x170>)
 8001842:	f005 f835 	bl	80068b0 <siprintf>
	debug_print_msg();
 8001846:	f000 f925 	bl	8001a94 <debug_print_msg>
	*crc_count_ptr = 0;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	601a      	str	r2, [r3, #0]
}
 8001850:	bf00      	nop
 8001852:	3720      	adds	r7, #32
 8001854:	46bd      	mov	sp, r7
 8001856:	bdb0      	pop	{r4, r5, r7, pc}
 8001858:	200000e4 	.word	0x200000e4
 800185c:	20001ce8 	.word	0x20001ce8
 8001860:	0800855c 	.word	0x0800855c
 8001864:	200000a4 	.word	0x200000a4
 8001868:	08008578 	.word	0x08008578
 800186c:	08008588 	.word	0x08008588

08001870 <crc_check>:

bool crc_check(){
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
	struct PACKET_STRUCT* local_packet = &global_packet;
 8001876:	4b14      	ldr	r3, [pc, #80]	; (80018c8 <crc_check+0x58>)
 8001878:	607b      	str	r3, [r7, #4]
	local_packet->check_crc = true;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 8001880:	3310      	adds	r3, #16
 8001882:	2201      	movs	r2, #1
 8001884:	701a      	strb	r2, [r3, #0]
	uint16_t fcs_val = 0;
 8001886:	2300      	movs	r3, #0
 8001888:	807b      	strh	r3, [r7, #2]
	bool valid_crc = false;
 800188a:	2300      	movs	r3, #0
 800188c:	707b      	strb	r3, [r7, #1]

	fcs_val = conv_BIN_to_HEX(local_packet->FCS,0);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001894:	3304      	adds	r3, #4
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2100      	movs	r1, #0
 800189a:	4618      	mov	r0, r3
 800189c:	f7ff fba8 	bl	8000ff0 <conv_BIN_to_HEX>
 80018a0:	4603      	mov	r3, r0
 80018a2:	807b      	strh	r3, [r7, #2]

	//generate crc
	crc_generate();
 80018a4:	f7ff ff22 	bl	80016ec <crc_generate>

	//compare crc
	valid_crc = (local_packet->crc==fcs_val) ? true : false;
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	f503 5399 	add.w	r3, r3, #4896	; 0x1320
 80018ae:	3308      	adds	r3, #8
 80018b0:	881b      	ldrh	r3, [r3, #0]
 80018b2:	887a      	ldrh	r2, [r7, #2]
 80018b4:	429a      	cmp	r2, r3
 80018b6:	bf0c      	ite	eq
 80018b8:	2301      	moveq	r3, #1
 80018ba:	2300      	movne	r3, #0
 80018bc:	707b      	strb	r3, [r7, #1]
	return valid_crc;
 80018be:	787b      	ldrb	r3, [r7, #1]
}
 80018c0:	4618      	mov	r0, r3
 80018c2:	3708      	adds	r7, #8
 80018c4:	46bd      	mov	sp, r7
 80018c6:	bd80      	pop	{r7, pc}
 80018c8:	200000e4 	.word	0x200000e4

080018cc <initProgram>:
//****************************************************************************************************************
bool mode;
bool midbit = false;
bool changeMode = false;

void initProgram(bool modeStart) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	4603      	mov	r3, r0
 80018d4:	71fb      	strb	r3, [r7, #7]

	//Set hardware properly
	mode = modeStart;
 80018d6:	4a06      	ldr	r2, [pc, #24]	; (80018f0 <initProgram+0x24>)
 80018d8:	79fb      	ldrb	r3, [r7, #7]
 80018da:	7013      	strb	r3, [r2, #0]
	toggleMode();
 80018dc:	f000 f80a 	bl	80018f4 <toggleMode>
	toggleMode();
 80018e0:	f000 f808 	bl	80018f4 <toggleMode>

	init_UART();
 80018e4:	f000 fab6 	bl	8001e54 <init_UART>
}
 80018e8:	bf00      	nop
 80018ea:	3708      	adds	r7, #8
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}
 80018f0:	2000298c 	.word	0x2000298c

080018f4 <toggleMode>:

void toggleMode() {
 80018f4:	b580      	push	{r7, lr}
 80018f6:	af00      	add	r7, sp, #0

	//Toggle mode
	mode = !mode;
 80018f8:	4b2e      	ldr	r3, [pc, #184]	; (80019b4 <toggleMode+0xc0>)
 80018fa:	781b      	ldrb	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	bf14      	ite	ne
 8001900:	2301      	movne	r3, #1
 8001902:	2300      	moveq	r3, #0
 8001904:	b2db      	uxtb	r3, r3
 8001906:	f083 0301 	eor.w	r3, r3, #1
 800190a:	b2db      	uxtb	r3, r3
 800190c:	f003 0301 	and.w	r3, r3, #1
 8001910:	b2da      	uxtb	r2, r3
 8001912:	4b28      	ldr	r3, [pc, #160]	; (80019b4 <toggleMode+0xc0>)
 8001914:	701a      	strb	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, mode);
 8001916:	4b27      	ldr	r3, [pc, #156]	; (80019b4 <toggleMode+0xc0>)
 8001918:	781b      	ldrb	r3, [r3, #0]
 800191a:	461a      	mov	r2, r3
 800191c:	2120      	movs	r1, #32
 800191e:	4826      	ldr	r0, [pc, #152]	; (80019b8 <toggleMode+0xc4>)
 8001920:	f002 f836 	bl	8003990 <HAL_GPIO_WritePin>

	//Stop DAC
	HAL_DAC_Stop_DMA(&hdac, DAC_CHANNEL_1);
 8001924:	2100      	movs	r1, #0
 8001926:	4825      	ldr	r0, [pc, #148]	; (80019bc <toggleMode+0xc8>)
 8001928:	f001 fa97 	bl	8002e5a <HAL_DAC_Stop_DMA>
	midbit = false;
 800192c:	4b24      	ldr	r3, [pc, #144]	; (80019c0 <toggleMode+0xcc>)
 800192e:	2200      	movs	r2, #0
 8001930:	701a      	strb	r2, [r3, #0]

	//Stop Timers the Correct Way
	HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8001932:	2100      	movs	r1, #0
 8001934:	4823      	ldr	r0, [pc, #140]	; (80019c4 <toggleMode+0xd0>)
 8001936:	f002 fea7 	bl	8004688 <HAL_TIM_OC_Stop_IT>
	HAL_TIM_Base_Stop(&htim3);
 800193a:	4823      	ldr	r0, [pc, #140]	; (80019c8 <toggleMode+0xd4>)
 800193c:	f002 fdbf 	bl	80044be <HAL_TIM_Base_Stop>
	HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8001940:	2100      	movs	r1, #0
 8001942:	4822      	ldr	r0, [pc, #136]	; (80019cc <toggleMode+0xd8>)
 8001944:	f002 ffd8 	bl	80048f8 <HAL_TIM_IC_Stop_IT>

	//Zero Timers
	htim2.Instance->CNT = 0;
 8001948:	4b1e      	ldr	r3, [pc, #120]	; (80019c4 <toggleMode+0xd0>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	2200      	movs	r2, #0
 800194e:	625a      	str	r2, [r3, #36]	; 0x24
	htim3.Instance->CNT = 0;
 8001950:	4b1d      	ldr	r3, [pc, #116]	; (80019c8 <toggleMode+0xd4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2200      	movs	r2, #0
 8001956:	625a      	str	r2, [r3, #36]	; 0x24
	htim5.Instance->CNT = 0;
 8001958:	4b1c      	ldr	r3, [pc, #112]	; (80019cc <toggleMode+0xd8>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2200      	movs	r2, #0
 800195e:	625a      	str	r2, [r3, #36]	; 0x24

	//Transmission Mode
	if (mode) {
 8001960:	4b14      	ldr	r3, [pc, #80]	; (80019b4 <toggleMode+0xc0>)
 8001962:	781b      	ldrb	r3, [r3, #0]
 8001964:	2b00      	cmp	r3, #0
 8001966:	d00d      	beq.n	8001984 <toggleMode+0x90>

		//Set Timer Auto Reload Settings
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX_LOW;
 8001968:	4b16      	ldr	r3, [pc, #88]	; (80019c4 <toggleMode+0xd0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	226c      	movs	r2, #108	; 0x6c
 800196e:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 8001970:	4b15      	ldr	r3, [pc, #84]	; (80019c8 <toggleMode+0xd4>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8001978:	62da      	str	r2, [r3, #44]	; 0x2c
		htim5.Instance->ARR = TIM5_AUTORELOAD_TX;
 800197a:	4b14      	ldr	r3, [pc, #80]	; (80019cc <toggleMode+0xd8>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	2200      	movs	r2, #0
 8001980:	62da      	str	r2, [r3, #44]	; 0x2c

//		//Start Timers the Correct Way
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
		HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
	}
}
 8001982:	e014      	b.n	80019ae <toggleMode+0xba>
		htim2.Instance->ARR = TIM2_AUTORELOAD_TX_LOW;
 8001984:	4b0f      	ldr	r3, [pc, #60]	; (80019c4 <toggleMode+0xd0>)
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	226c      	movs	r2, #108	; 0x6c
 800198a:	62da      	str	r2, [r3, #44]	; 0x2c
		htim3.Instance->ARR = TIM3_AUTORELOAD_TX;
 800198c:	4b0e      	ldr	r3, [pc, #56]	; (80019c8 <toggleMode+0xd4>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f44f 724f 	mov.w	r2, #828	; 0x33c
 8001994:	62da      	str	r2, [r3, #44]	; 0x2c
		htim5.Instance->ARR = TIM5_AUTORELOAD_TX;
 8001996:	4b0d      	ldr	r3, [pc, #52]	; (80019cc <toggleMode+0xd8>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2200      	movs	r2, #0
 800199c:	62da      	str	r2, [r3, #44]	; 0x2c
		HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 800199e:	2100      	movs	r1, #0
 80019a0:	4808      	ldr	r0, [pc, #32]	; (80019c4 <toggleMode+0xd0>)
 80019a2:	f002 fded 	bl	8004580 <HAL_TIM_OC_Start_IT>
		HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 80019a6:	2100      	movs	r1, #0
 80019a8:	4808      	ldr	r0, [pc, #32]	; (80019cc <toggleMode+0xd8>)
 80019aa:	f002 ff3d 	bl	8004828 <HAL_TIM_IC_Start_IT>
}
 80019ae:	bf00      	nop
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	2000298c 	.word	0x2000298c
 80019b8:	40020000 	.word	0x40020000
 80019bc:	20002990 	.word	0x20002990
 80019c0:	200000a8 	.word	0x200000a8
 80019c4:	200029a4 	.word	0x200029a4
 80019c8:	200028ec 	.word	0x200028ec
 80019cc:	200028ac 	.word	0x200028ac

080019d0 <loadBitBuffer>:
 * 11001110
 * 11001110
 */

bool bufffull = false;
int loadBitBuffer(bool bit_val) {
 80019d0:	b480      	push	{r7}
 80019d2:	b083      	sub	sp, #12
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	4603      	mov	r3, r0
 80019d8:	71fb      	strb	r3, [r7, #7]
	if(canWrite){
 80019da:	4b18      	ldr	r3, [pc, #96]	; (8001a3c <loadBitBuffer+0x6c>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d01e      	beq.n	8001a20 <loadBitBuffer+0x50>
		bitBuffer[bitSaveCount] = bit_val;
 80019e2:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <loadBitBuffer+0x70>)
 80019e4:	881b      	ldrh	r3, [r3, #0]
 80019e6:	4619      	mov	r1, r3
 80019e8:	4a16      	ldr	r2, [pc, #88]	; (8001a44 <loadBitBuffer+0x74>)
 80019ea:	79fb      	ldrb	r3, [r7, #7]
 80019ec:	5453      	strb	r3, [r2, r1]
		bitSaveCount++;
 80019ee:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <loadBitBuffer+0x70>)
 80019f0:	881b      	ldrh	r3, [r3, #0]
 80019f2:	3301      	adds	r3, #1
 80019f4:	b29a      	uxth	r2, r3
 80019f6:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <loadBitBuffer+0x70>)
 80019f8:	801a      	strh	r2, [r3, #0]
		if (bitSaveCount >= RX_BUFFERSIZE) {
 80019fa:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <loadBitBuffer+0x70>)
 80019fc:	881b      	ldrh	r3, [r3, #0]
 80019fe:	f640 225e 	movw	r2, #2654	; 0xa5e
 8001a02:	4293      	cmp	r3, r2
 8001a04:	d902      	bls.n	8001a0c <loadBitBuffer+0x3c>
			canWrite = false;
 8001a06:	4b0d      	ldr	r3, [pc, #52]	; (8001a3c <loadBitBuffer+0x6c>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
		}

		//Buffer is full
		if(bitSaveCount == bitReadCount){
 8001a0c:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <loadBitBuffer+0x70>)
 8001a0e:	881a      	ldrh	r2, [r3, #0]
 8001a10:	4b0d      	ldr	r3, [pc, #52]	; (8001a48 <loadBitBuffer+0x78>)
 8001a12:	881b      	ldrh	r3, [r3, #0]
 8001a14:	429a      	cmp	r2, r3
 8001a16:	d106      	bne.n	8001a26 <loadBitBuffer+0x56>
			canWrite = false;
 8001a18:	4b08      	ldr	r3, [pc, #32]	; (8001a3c <loadBitBuffer+0x6c>)
 8001a1a:	2200      	movs	r2, #0
 8001a1c:	701a      	strb	r2, [r3, #0]
 8001a1e:	e002      	b.n	8001a26 <loadBitBuffer+0x56>
		}
	} else {
		bufffull = true;
 8001a20:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <loadBitBuffer+0x7c>)
 8001a22:	2201      	movs	r2, #1
 8001a24:	701a      	strb	r2, [r3, #0]
	}
	canRead = true;
 8001a26:	4b0a      	ldr	r3, [pc, #40]	; (8001a50 <loadBitBuffer+0x80>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	701a      	strb	r2, [r3, #0]
	return bitSaveCount;
 8001a2c:	4b04      	ldr	r3, [pc, #16]	; (8001a40 <loadBitBuffer+0x70>)
 8001a2e:	881b      	ldrh	r3, [r3, #0]
}
 8001a30:	4618      	mov	r0, r3
 8001a32:	370c      	adds	r7, #12
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	20000010 	.word	0x20000010
 8001a40:	200000ac 	.word	0x200000ac
 8001a44:	20002a24 	.word	0x20002a24
 8001a48:	200000ae 	.word	0x200000ae
 8001a4c:	200000aa 	.word	0x200000aa
 8001a50:	200000ab 	.word	0x200000ab

08001a54 <resetBitBuffer>:
	}
	bufffull = false;
	canWrite = true;
	return returnVal;
}
void resetBitBuffer(){
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
	bitReadCount = 0;
 8001a58:	4b09      	ldr	r3, [pc, #36]	; (8001a80 <resetBitBuffer+0x2c>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	801a      	strh	r2, [r3, #0]
	bitSaveCount = 0;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <resetBitBuffer+0x30>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	801a      	strh	r2, [r3, #0]

	canRead  = false;
 8001a64:	4b08      	ldr	r3, [pc, #32]	; (8001a88 <resetBitBuffer+0x34>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	701a      	strb	r2, [r3, #0]
	canWrite = true;
 8001a6a:	4b08      	ldr	r3, [pc, #32]	; (8001a8c <resetBitBuffer+0x38>)
 8001a6c:	2201      	movs	r2, #1
 8001a6e:	701a      	strb	r2, [r3, #0]

	bufffull = false;
 8001a70:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <resetBitBuffer+0x3c>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	701a      	strb	r2, [r3, #0]
}
 8001a76:	bf00      	nop
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr
 8001a80:	200000ae 	.word	0x200000ae
 8001a84:	200000ac 	.word	0x200000ac
 8001a88:	200000ab 	.word	0x200000ab
 8001a8c:	20000010 	.word	0x20000010
 8001a90:	200000aa 	.word	0x200000aa

08001a94 <debug_print_msg>:
 *  Created on: Nov 1, 2020
 *      Author: monke
 */
#include "debug.h"

void debug_print_msg(){
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
	if(debug_printing){
		HAL_UART_Transmit(&huart2, uartData, strlen(uartData), 10);
 8001a98:	4805      	ldr	r0, [pc, #20]	; (8001ab0 <debug_print_msg+0x1c>)
 8001a9a:	f7fe fbb9 	bl	8000210 <strlen>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	b29a      	uxth	r2, r3
 8001aa2:	230a      	movs	r3, #10
 8001aa4:	4902      	ldr	r1, [pc, #8]	; (8001ab0 <debug_print_msg+0x1c>)
 8001aa6:	4803      	ldr	r0, [pc, #12]	; (8001ab4 <debug_print_msg+0x20>)
 8001aa8:	f003 ffc1 	bl	8005a2e <HAL_UART_Transmit>
	}
}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}
 8001ab0:	20001ce8 	.word	0x20001ce8
 8001ab4:	200029e4 	.word	0x200029e4

08001ab8 <Tim2_OC_Callback>:
int byteArray[8];
bool got_flag_start = false;
bool got_flag_end = false;

//Timer 2 Output Compare Callback
void Tim2_OC_Callback(){
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b086      	sub	sp, #24
 8001abc:	af00      	add	r7, sp, #0
	static int save_cnt;
	static int flag_cnt;
	bool isFlag = false;
 8001abe:	2300      	movs	r3, #0
 8001ac0:	75fb      	strb	r3, [r7, #23]

	HAL_GPIO_WritePin(GPIOA,D1_Pin,clk_sync);
 8001ac2:	4b7c      	ldr	r3, [pc, #496]	; (8001cb4 <Tim2_OC_Callback+0x1fc>)
 8001ac4:	781b      	ldrb	r3, [r3, #0]
 8001ac6:	461a      	mov	r2, r3
 8001ac8:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001acc:	487a      	ldr	r0, [pc, #488]	; (8001cb8 <Tim2_OC_Callback+0x200>)
 8001ace:	f001 ff5f 	bl	8003990 <HAL_GPIO_WritePin>

	freq_pin_state_last = hold_state;
 8001ad2:	4b7a      	ldr	r3, [pc, #488]	; (8001cbc <Tim2_OC_Callback+0x204>)
 8001ad4:	781a      	ldrb	r2, [r3, #0]
 8001ad6:	4b7a      	ldr	r3, [pc, #488]	; (8001cc0 <Tim2_OC_Callback+0x208>)
 8001ad8:	701a      	strb	r2, [r3, #0]

	//Check if this is valid data
	if(clk_sync){
 8001ada:	4b76      	ldr	r3, [pc, #472]	; (8001cb4 <Tim2_OC_Callback+0x1fc>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 80ca 	beq.w	8001c78 <Tim2_OC_Callback+0x1c0>
		NRZI = (freq_pin_state_curr==freq_pin_state_last) ? 1 : 0;
 8001ae4:	4b77      	ldr	r3, [pc, #476]	; (8001cc4 <Tim2_OC_Callback+0x20c>)
 8001ae6:	781a      	ldrb	r2, [r3, #0]
 8001ae8:	4b75      	ldr	r3, [pc, #468]	; (8001cc0 <Tim2_OC_Callback+0x208>)
 8001aea:	781b      	ldrb	r3, [r3, #0]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	bf0c      	ite	eq
 8001af0:	2301      	moveq	r3, #1
 8001af2:	2300      	movne	r3, #0
 8001af4:	b2da      	uxtb	r2, r3
 8001af6:	4b74      	ldr	r3, [pc, #464]	; (8001cc8 <Tim2_OC_Callback+0x210>)
 8001af8:	701a      	strb	r2, [r3, #0]

		HAL_GPIO_WritePin(GPIOA,D0_Pin,NRZI);
 8001afa:	4b73      	ldr	r3, [pc, #460]	; (8001cc8 <Tim2_OC_Callback+0x210>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b04:	486c      	ldr	r0, [pc, #432]	; (8001cb8 <Tim2_OC_Callback+0x200>)
 8001b06:	f001 ff43 	bl	8003990 <HAL_GPIO_WritePin>

		//Shift byte array for next comparison
//		memmove(&byteArray[1],&byteArray[0],7*sizeof(int));
		for(int i = 7;i>0;i--){
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	e00b      	b.n	8001b28 <Tim2_OC_Callback+0x70>
			byteArray[i] = byteArray[i-1];
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	3b01      	subs	r3, #1
 8001b14:	4a6d      	ldr	r2, [pc, #436]	; (8001ccc <Tim2_OC_Callback+0x214>)
 8001b16:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001b1a:	496c      	ldr	r1, [pc, #432]	; (8001ccc <Tim2_OC_Callback+0x214>)
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for(int i = 7;i>0;i--){
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	613b      	str	r3, [r7, #16]
 8001b28:	693b      	ldr	r3, [r7, #16]
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	dcf0      	bgt.n	8001b10 <Tim2_OC_Callback+0x58>
		}

		byteArray[0] = NRZI;
 8001b2e:	4b66      	ldr	r3, [pc, #408]	; (8001cc8 <Tim2_OC_Callback+0x210>)
 8001b30:	781b      	ldrb	r3, [r3, #0]
 8001b32:	461a      	mov	r2, r3
 8001b34:	4b65      	ldr	r3, [pc, #404]	; (8001ccc <Tim2_OC_Callback+0x214>)
 8001b36:	601a      	str	r2, [r3, #0]
		//11111100
		//01111110


		//Check if this is the flag
		for (int i = 0; i < 8; i++) {
 8001b38:	2300      	movs	r3, #0
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	e014      	b.n	8001b68 <Tim2_OC_Callback+0xb0>
			if(byteArray[i] != AX25TBYTE[i]){
 8001b3e:	4a63      	ldr	r2, [pc, #396]	; (8001ccc <Tim2_OC_Callback+0x214>)
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b46:	4962      	ldr	r1, [pc, #392]	; (8001cd0 <Tim2_OC_Callback+0x218>)
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	440a      	add	r2, r1
 8001b4c:	7812      	ldrb	r2, [r2, #0]
 8001b4e:	4293      	cmp	r3, r2
 8001b50:	d002      	beq.n	8001b58 <Tim2_OC_Callback+0xa0>
				isFlag = false;
 8001b52:	2300      	movs	r3, #0
 8001b54:	75fb      	strb	r3, [r7, #23]
				break;
 8001b56:	e00a      	b.n	8001b6e <Tim2_OC_Callback+0xb6>
			}
			//Got to end of byte array
			if(i==7){
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2b07      	cmp	r3, #7
 8001b5c:	d101      	bne.n	8001b62 <Tim2_OC_Callback+0xaa>
				isFlag = true;
 8001b5e:	2301      	movs	r3, #1
 8001b60:	75fb      	strb	r3, [r7, #23]
		for (int i = 0; i < 8; i++) {
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	3301      	adds	r3, #1
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	68fb      	ldr	r3, [r7, #12]
 8001b6a:	2b07      	cmp	r3, #7
 8001b6c:	dde7      	ble.n	8001b3e <Tim2_OC_Callback+0x86>
			}
		}
		//If this is not a flag, copy the values into the buffer pointer
		if(isFlag){
 8001b6e:	7dfb      	ldrb	r3, [r7, #23]
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d023      	beq.n	8001bbc <Tim2_OC_Callback+0x104>
			flag_cnt++;
 8001b74:	4b57      	ldr	r3, [pc, #348]	; (8001cd4 <Tim2_OC_Callback+0x21c>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	3301      	adds	r3, #1
 8001b7a:	4a56      	ldr	r2, [pc, #344]	; (8001cd4 <Tim2_OC_Callback+0x21c>)
 8001b7c:	6013      	str	r3, [r2, #0]

			//If we have a start flag, this is an end flag
			if(got_flag_start){
 8001b7e:	4b56      	ldr	r3, [pc, #344]	; (8001cd8 <Tim2_OC_Callback+0x220>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d006      	beq.n	8001b94 <Tim2_OC_Callback+0xdc>
				got_flag_start = false;
 8001b86:	4b54      	ldr	r3, [pc, #336]	; (8001cd8 <Tim2_OC_Callback+0x220>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	701a      	strb	r2, [r3, #0]
				got_flag_end = true;
 8001b8c:	4b53      	ldr	r3, [pc, #332]	; (8001cdc <Tim2_OC_Callback+0x224>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	701a      	strb	r2, [r3, #0]
 8001b92:	e010      	b.n	8001bb6 <Tim2_OC_Callback+0xfe>
			}

			//Not sure how many appending flags????????
			else if(flag_cnt>=FLAG_END_COUNT){
 8001b94:	4b4f      	ldr	r3, [pc, #316]	; (8001cd4 <Tim2_OC_Callback+0x21c>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	dd0c      	ble.n	8001bb6 <Tim2_OC_Callback+0xfe>
				//If no start flag has occurred
				if(!got_flag_start){
 8001b9c:	4b4e      	ldr	r3, [pc, #312]	; (8001cd8 <Tim2_OC_Callback+0x220>)
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	f083 0301 	eor.w	r3, r3, #1
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d002      	beq.n	8001bb0 <Tim2_OC_Callback+0xf8>
					got_flag_start = true;
 8001baa:	4b4b      	ldr	r3, [pc, #300]	; (8001cd8 <Tim2_OC_Callback+0x220>)
 8001bac:	2201      	movs	r2, #1
 8001bae:	701a      	strb	r2, [r3, #0]
				}

				//Reset flag count
				flag_cnt = 0;
 8001bb0:	4b48      	ldr	r3, [pc, #288]	; (8001cd4 <Tim2_OC_Callback+0x21c>)
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
			}

			//Reset flag var
			isFlag = false;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	75fb      	strb	r3, [r7, #23]
 8001bba:	e011      	b.n	8001be0 <Tim2_OC_Callback+0x128>
		}

		else if(got_flag_start){
 8001bbc:	4b46      	ldr	r3, [pc, #280]	; (8001cd8 <Tim2_OC_Callback+0x220>)
 8001bbe:	781b      	ldrb	r3, [r3, #0]
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d00d      	beq.n	8001be0 <Tim2_OC_Callback+0x128>
			HAL_GPIO_TogglePin(GPIOB,D2_Pin);
 8001bc4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001bc8:	4845      	ldr	r0, [pc, #276]	; (8001ce0 <Tim2_OC_Callback+0x228>)
 8001bca:	f001 fefa 	bl	80039c2 <HAL_GPIO_TogglePin>
			//Load the processed bit into the buffer
			save_cnt = loadBitBuffer(NRZI)+1;
 8001bce:	4b3e      	ldr	r3, [pc, #248]	; (8001cc8 <Tim2_OC_Callback+0x210>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	4618      	mov	r0, r3
 8001bd4:	f7ff fefc 	bl	80019d0 <loadBitBuffer>
 8001bd8:	4603      	mov	r3, r0
 8001bda:	3301      	adds	r3, #1
 8001bdc:	4a41      	ldr	r2, [pc, #260]	; (8001ce4 <Tim2_OC_Callback+0x22c>)
 8001bde:	6013      	str	r3, [r2, #0]
		}

		//Found ending flag, now need to process bit buffer
		if(got_flag_end){
 8001be0:	4b3e      	ldr	r3, [pc, #248]	; (8001cdc <Tim2_OC_Callback+0x224>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d039      	beq.n	8001c5c <Tim2_OC_Callback+0x1a4>
			got_flag_end = false;
 8001be8:	4b3c      	ldr	r3, [pc, #240]	; (8001cdc <Tim2_OC_Callback+0x224>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]
			HAL_GPIO_TogglePin(GPIOB,D3_Pin);
 8001bee:	2110      	movs	r1, #16
 8001bf0:	483b      	ldr	r0, [pc, #236]	; (8001ce0 <Tim2_OC_Callback+0x228>)
 8001bf2:	f001 fee6 	bl	80039c2 <HAL_GPIO_TogglePin>

			//Disable Interrupts for data processing
			HAL_TIM_OC_Stop_IT(&htim2, TIM_CHANNEL_1);
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	483b      	ldr	r0, [pc, #236]	; (8001ce8 <Tim2_OC_Callback+0x230>)
 8001bfa:	f002 fd45 	bl	8004688 <HAL_TIM_OC_Stop_IT>
			HAL_TIM_IC_Stop_IT(&htim5, TIM_CHANNEL_1);
 8001bfe:	2100      	movs	r1, #0
 8001c00:	483a      	ldr	r0, [pc, #232]	; (8001cec <Tim2_OC_Callback+0x234>)
 8001c02:	f002 fe79 	bl	80048f8 <HAL_TIM_IC_Stop_IT>

			//Buffer will be filled with ending flags, dont want this in ax.25 buffer
			save_cnt -= FLAG_SIZE;
 8001c06:	4b37      	ldr	r3, [pc, #220]	; (8001ce4 <Tim2_OC_Callback+0x22c>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	3b08      	subs	r3, #8
 8001c0c:	4a35      	ldr	r2, [pc, #212]	; (8001ce4 <Tim2_OC_Callback+0x22c>)
 8001c0e:	6013      	str	r3, [r2, #0]
			rxBit_count = save_cnt;
 8001c10:	4b34      	ldr	r3, [pc, #208]	; (8001ce4 <Tim2_OC_Callback+0x22c>)
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	4a36      	ldr	r2, [pc, #216]	; (8001cf0 <Tim2_OC_Callback+0x238>)
 8001c16:	6013      	str	r3, [r2, #0]

//			sprintf(uartData, "byte_cnt = %d\n",global_packet.byte_cnt);
//			debug_print_msg();

			memcpy(global_packet.AX25_PACKET,bitBuffer,save_cnt);
 8001c18:	4b32      	ldr	r3, [pc, #200]	; (8001ce4 <Tim2_OC_Callback+0x22c>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4935      	ldr	r1, [pc, #212]	; (8001cf4 <Tim2_OC_Callback+0x23c>)
 8001c20:	4835      	ldr	r0, [pc, #212]	; (8001cf8 <Tim2_OC_Callback+0x240>)
 8001c22:	f004 fe19 	bl	8006858 <memcpy>

//			compareBoolBuffers(bitBuffer,global_packet.AX25_PACKET,rxBit_count);

			remove_bit_stuffing();
 8001c26:	f7ff fad9 	bl	80011dc <remove_bit_stuffing>
			global_packet.byte_cnt = rxBit_count/8;
 8001c2a:	4b31      	ldr	r3, [pc, #196]	; (8001cf0 <Tim2_OC_Callback+0x238>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	da00      	bge.n	8001c34 <Tim2_OC_Callback+0x17c>
 8001c32:	3307      	adds	r3, #7
 8001c34:	10db      	asrs	r3, r3, #3
 8001c36:	461a      	mov	r2, r3
 8001c38:	4b2f      	ldr	r3, [pc, #188]	; (8001cf8 <Tim2_OC_Callback+0x240>)
 8001c3a:	f503 5398 	add.w	r3, r3, #4864	; 0x1300
 8001c3e:	330c      	adds	r3, #12
 8001c40:	601a      	str	r2, [r3, #0]

			//Receive data
			receiving_AX25();
 8001c42:	f7ff fa8b 	bl	800115c <receiving_AX25>

			save_cnt = 0;
 8001c46:	4b27      	ldr	r3, [pc, #156]	; (8001ce4 <Tim2_OC_Callback+0x22c>)
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]

			//Enable Interrupts since data processing is complete
			HAL_TIM_OC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001c4c:	2100      	movs	r1, #0
 8001c4e:	4826      	ldr	r0, [pc, #152]	; (8001ce8 <Tim2_OC_Callback+0x230>)
 8001c50:	f002 fc96 	bl	8004580 <HAL_TIM_OC_Start_IT>
			HAL_TIM_IC_Start_IT(&htim5, TIM_CHANNEL_1);
 8001c54:	2100      	movs	r1, #0
 8001c56:	4825      	ldr	r0, [pc, #148]	; (8001cec <Tim2_OC_Callback+0x234>)
 8001c58:	f002 fde6 	bl	8004828 <HAL_TIM_IC_Start_IT>
		}

		//Prepare OC for next sample
		uint32_t this_capture = __HAL_TIM_GET_COMPARE(&htim2, TIM_CHANNEL_1);
 8001c5c:	4b22      	ldr	r3, [pc, #136]	; (8001ce8 <Tim2_OC_Callback+0x230>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001c62:	60bb      	str	r3, [r7, #8]
		uint32_t next_sampl = this_capture + bit_sample_period;
 8001c64:	68bb      	ldr	r3, [r7, #8]
 8001c66:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001c6a:	3335      	adds	r3, #53	; 0x35
 8001c6c:	607b      	str	r3, [r7, #4]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1,next_sampl); // if we have not received a transition to the input capture module, we want to refresh the output compare module with the last known bit period
 8001c6e:	4b1e      	ldr	r3, [pc, #120]	; (8001ce8 <Tim2_OC_Callback+0x230>)
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	635a      	str	r2, [r3, #52]	; 0x34
 8001c76:	e008      	b.n	8001c8a <Tim2_OC_Callback+0x1d2>
	}

	//Clock not syncd
	else
	{
		got_flag_start = false;
 8001c78:	4b17      	ldr	r3, [pc, #92]	; (8001cd8 <Tim2_OC_Callback+0x220>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	701a      	strb	r2, [r3, #0]
		got_flag_end = false;
 8001c7e:	4b17      	ldr	r3, [pc, #92]	; (8001cdc <Tim2_OC_Callback+0x224>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	701a      	strb	r2, [r3, #0]
		flag_cnt = 0;
 8001c84:	4b13      	ldr	r3, [pc, #76]	; (8001cd4 <Tim2_OC_Callback+0x21c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	601a      	str	r2, [r3, #0]
	}

	//Inc number of bits since last clock sync
	captured_bits_count++;
 8001c8a:	4b1c      	ldr	r3, [pc, #112]	; (8001cfc <Tim2_OC_Callback+0x244>)
 8001c8c:	781b      	ldrb	r3, [r3, #0]
 8001c8e:	3301      	adds	r3, #1
 8001c90:	b2da      	uxtb	r2, r3
 8001c92:	4b1a      	ldr	r3, [pc, #104]	; (8001cfc <Tim2_OC_Callback+0x244>)
 8001c94:	701a      	strb	r2, [r3, #0]
	if(captured_bits_count >= samp_per_bit * no_clk_max_cnt){
 8001c96:	4b19      	ldr	r3, [pc, #100]	; (8001cfc <Tim2_OC_Callback+0x244>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	2b3f      	cmp	r3, #63	; 0x3f
 8001c9c:	d902      	bls.n	8001ca4 <Tim2_OC_Callback+0x1ec>
		clk_sync = false;	//Clock is no longer sync
 8001c9e:	4b05      	ldr	r3, [pc, #20]	; (8001cb4 <Tim2_OC_Callback+0x1fc>)
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	701a      	strb	r2, [r3, #0]
	}
	hold_state = freq_pin_state_curr;
 8001ca4:	4b07      	ldr	r3, [pc, #28]	; (8001cc4 <Tim2_OC_Callback+0x20c>)
 8001ca6:	781a      	ldrb	r2, [r3, #0]
 8001ca8:	4b04      	ldr	r3, [pc, #16]	; (8001cbc <Tim2_OC_Callback+0x204>)
 8001caa:	701a      	strb	r2, [r3, #0]

	return;
 8001cac:	bf00      	nop
}
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	200000b1 	.word	0x200000b1
 8001cb8:	40020000 	.word	0x40020000
 8001cbc:	20003484 	.word	0x20003484
 8001cc0:	200000c3 	.word	0x200000c3
 8001cc4:	200000c2 	.word	0x200000c2
 8001cc8:	2000348c 	.word	0x2000348c
 8001ccc:	20003490 	.word	0x20003490
 8001cd0:	20000008 	.word	0x20000008
 8001cd4:	200000c8 	.word	0x200000c8
 8001cd8:	200000c4 	.word	0x200000c4
 8001cdc:	200000c5 	.word	0x200000c5
 8001ce0:	40020400 	.word	0x40020400
 8001ce4:	200000cc 	.word	0x200000cc
 8001ce8:	200029a4 	.word	0x200029a4
 8001cec:	200028ac 	.word	0x200028ac
 8001cf0:	200000a4 	.word	0x200000a4
 8001cf4:	20002a24 	.word	0x20002a24
 8001cf8:	200000e4 	.word	0x200000e4
 8001cfc:	200000b0 	.word	0x200000b0

08001d00 <Tim3_IT_Callback>:
void Tim3_IT_Callback() {
 8001d00:	b480      	push	{r7}
 8001d02:	af00      	add	r7, sp, #0
	if (mode) {
 8001d04:	4b05      	ldr	r3, [pc, #20]	; (8001d1c <Tim3_IT_Callback+0x1c>)
 8001d06:	781b      	ldrb	r3, [r3, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d002      	beq.n	8001d12 <Tim3_IT_Callback+0x12>
		midbit = false;
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <Tim3_IT_Callback+0x20>)
 8001d0e:	2200      	movs	r2, #0
 8001d10:	701a      	strb	r2, [r3, #0]
	}
	//Timer 3 does nothing in RX
	else {}
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	2000298c 	.word	0x2000298c
 8001d20:	200000a8 	.word	0x200000a8

08001d24 <Tim5_IC_Callback>:
//Timer 5 Input Capture Callback
void Tim5_IC_Callback(){
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
	uint32_t this_capture = 0;		// simply stores either the rising or falling capture, based on which state we are in (avoids duplicate code)
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	607b      	str	r3, [r7, #4]

	//Grap pin state for OC timer
	freq_pin_state_curr = signal_edge;
 8001d2e:	4b3e      	ldr	r3, [pc, #248]	; (8001e28 <Tim5_IC_Callback+0x104>)
 8001d30:	781a      	ldrb	r2, [r3, #0]
 8001d32:	4b3e      	ldr	r3, [pc, #248]	; (8001e2c <Tim5_IC_Callback+0x108>)
 8001d34:	701a      	strb	r2, [r3, #0]

	//Rising Edge
	if (signal_edge)
 8001d36:	4b3c      	ldr	r3, [pc, #240]	; (8001e28 <Tim5_IC_Callback+0x104>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d01f      	beq.n	8001d7e <Tim5_IC_Callback+0x5a>
	{
		rising_capture = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1); //Time-stamp interrupt
 8001d3e:	2100      	movs	r1, #0
 8001d40:	483b      	ldr	r0, [pc, #236]	; (8001e30 <Tim5_IC_Callback+0x10c>)
 8001d42:	f003 f905 	bl	8004f50 <HAL_TIM_ReadCapturedValue>
 8001d46:	4602      	mov	r2, r0
 8001d48:	4b3a      	ldr	r3, [pc, #232]	; (8001e34 <Tim5_IC_Callback+0x110>)
 8001d4a:	601a      	str	r2, [r3, #0]
		signal_edge = FALLING_EDGE;		// look for falling edge on next capture
 8001d4c:	4b36      	ldr	r3, [pc, #216]	; (8001e28 <Tim5_IC_Callback+0x104>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
		rise_captured = true;
 8001d52:	4b39      	ldr	r3, [pc, #228]	; (8001e38 <Tim5_IC_Callback+0x114>)
 8001d54:	2201      	movs	r2, #1
 8001d56:	701a      	strb	r2, [r3, #0]

		if (rise_captured && fall_captured)
 8001d58:	4b37      	ldr	r3, [pc, #220]	; (8001e38 <Tim5_IC_Callback+0x114>)
 8001d5a:	781b      	ldrb	r3, [r3, #0]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d02d      	beq.n	8001dbc <Tim5_IC_Callback+0x98>
 8001d60:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <Tim5_IC_Callback+0x118>)
 8001d62:	781b      	ldrb	r3, [r3, #0]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d029      	beq.n	8001dbc <Tim5_IC_Callback+0x98>
		{
			capture_difference = rising_capture - falling_capture;		// calculate difference
 8001d68:	4b32      	ldr	r3, [pc, #200]	; (8001e34 <Tim5_IC_Callback+0x110>)
 8001d6a:	681a      	ldr	r2, [r3, #0]
 8001d6c:	4b34      	ldr	r3, [pc, #208]	; (8001e40 <Tim5_IC_Callback+0x11c>)
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	4a34      	ldr	r2, [pc, #208]	; (8001e44 <Tim5_IC_Callback+0x120>)
 8001d74:	6013      	str	r3, [r2, #0]
			this_capture = rising_capture;		// set current sample to rising edge
 8001d76:	4b2f      	ldr	r3, [pc, #188]	; (8001e34 <Tim5_IC_Callback+0x110>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	e01e      	b.n	8001dbc <Tim5_IC_Callback+0x98>
	}

	//Falling edge
	else
	{
		falling_capture = HAL_TIM_ReadCapturedValue(&htim5, TIM_CHANNEL_1);		//Time-stamp interrupt
 8001d7e:	2100      	movs	r1, #0
 8001d80:	482b      	ldr	r0, [pc, #172]	; (8001e30 <Tim5_IC_Callback+0x10c>)
 8001d82:	f003 f8e5 	bl	8004f50 <HAL_TIM_ReadCapturedValue>
 8001d86:	4602      	mov	r2, r0
 8001d88:	4b2d      	ldr	r3, [pc, #180]	; (8001e40 <Tim5_IC_Callback+0x11c>)
 8001d8a:	601a      	str	r2, [r3, #0]
		fall_captured = true;
 8001d8c:	4b2b      	ldr	r3, [pc, #172]	; (8001e3c <Tim5_IC_Callback+0x118>)
 8001d8e:	2201      	movs	r2, #1
 8001d90:	701a      	strb	r2, [r3, #0]
		signal_edge = RISING_EDGE;		// look for rising edge on next capture
 8001d92:	4b25      	ldr	r3, [pc, #148]	; (8001e28 <Tim5_IC_Callback+0x104>)
 8001d94:	2201      	movs	r2, #1
 8001d96:	701a      	strb	r2, [r3, #0]

		if (rise_captured && fall_captured)
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <Tim5_IC_Callback+0x114>)
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d00d      	beq.n	8001dbc <Tim5_IC_Callback+0x98>
 8001da0:	4b26      	ldr	r3, [pc, #152]	; (8001e3c <Tim5_IC_Callback+0x118>)
 8001da2:	781b      	ldrb	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d009      	beq.n	8001dbc <Tim5_IC_Callback+0x98>
		{
			capture_difference = falling_capture - rising_capture;		// calculate difference
 8001da8:	4b25      	ldr	r3, [pc, #148]	; (8001e40 <Tim5_IC_Callback+0x11c>)
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	4b21      	ldr	r3, [pc, #132]	; (8001e34 <Tim5_IC_Callback+0x110>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	4a24      	ldr	r2, [pc, #144]	; (8001e44 <Tim5_IC_Callback+0x120>)
 8001db4:	6013      	str	r3, [r2, #0]
			this_capture = falling_capture;
 8001db6:	4b22      	ldr	r3, [pc, #136]	; (8001e40 <Tim5_IC_Callback+0x11c>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	607b      	str	r3, [r7, #4]
		}
	}

	//Have now captured the transition period
	//Can use this to align sampling clock
	if (rise_captured && fall_captured)
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	; (8001e38 <Tim5_IC_Callback+0x114>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d02d      	beq.n	8001e20 <Tim5_IC_Callback+0xfc>
 8001dc4:	4b1d      	ldr	r3, [pc, #116]	; (8001e3c <Tim5_IC_Callback+0x118>)
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d029      	beq.n	8001e20 <Tim5_IC_Callback+0xfc>
	{
		//Check if the transition was a valid transition period to use
		if(SYMBOL_PERIOD-SYMBOL_MARGIN < capture_difference && capture_difference < SYMBOL_PERIOD+SYMBOL_MARGIN){
 8001dcc:	4b1d      	ldr	r3, [pc, #116]	; (8001e44 <Tim5_IC_Callback+0x120>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f247 5230 	movw	r2, #30000	; 0x7530
 8001dd4:	4293      	cmp	r3, r2
 8001dd6:	d923      	bls.n	8001e20 <Tim5_IC_Callback+0xfc>
 8001dd8:	4b1a      	ldr	r3, [pc, #104]	; (8001e44 <Tim5_IC_Callback+0x120>)
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	f648 7239 	movw	r2, #36665	; 0x8f39
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d81d      	bhi.n	8001e20 <Tim5_IC_Callback+0xfc>

			//Predict clock
			uint32_t next_sampl;

			//If clk was not sync, start sample one period later
			if(!clk_sync){
 8001de4:	4b18      	ldr	r3, [pc, #96]	; (8001e48 <Tim5_IC_Callback+0x124>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	f083 0301 	eor.w	r3, r3, #1
 8001dec:	b2db      	uxtb	r3, r3
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	d007      	beq.n	8001e02 <Tim5_IC_Callback+0xde>
				resetBitBuffer();
 8001df2:	f7ff fe2f 	bl	8001a54 <resetBitBuffer>
				next_sampl = this_capture + SYMBOL_PERIOD;
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001dfc:	3335      	adds	r3, #53	; 0x35
 8001dfe:	603b      	str	r3, [r7, #0]
 8001e00:	e004      	b.n	8001e0c <Tim5_IC_Callback+0xe8>
			}
			//If clk was sync, sample at normal interval
			else {
				next_sampl = this_capture + bit_sample_period;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001e08:	3335      	adds	r3, #53	; 0x35
 8001e0a:	603b      	str	r3, [r7, #0]
			}
			//Prepare OC timer int
			__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, next_sampl);
 8001e0c:	4b0f      	ldr	r3, [pc, #60]	; (8001e4c <Tim5_IC_Callback+0x128>)
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	635a      	str	r2, [r3, #52]	; 0x34
			//Reset roll-over value
			captured_bits_count = 0;
 8001e14:	4b0e      	ldr	r3, [pc, #56]	; (8001e50 <Tim5_IC_Callback+0x12c>)
 8001e16:	2200      	movs	r2, #0
 8001e18:	701a      	strb	r2, [r3, #0]

			//Have now synced with clock
			clk_sync = true;
 8001e1a:	4b0b      	ldr	r3, [pc, #44]	; (8001e48 <Tim5_IC_Callback+0x124>)
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001e20:	bf00      	nop
 8001e22:	3708      	adds	r7, #8
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	20000011 	.word	0x20000011
 8001e2c:	200000c2 	.word	0x200000c2
 8001e30:	200028ac 	.word	0x200028ac
 8001e34:	200000b4 	.word	0x200000b4
 8001e38:	200000c0 	.word	0x200000c0
 8001e3c:	200000c1 	.word	0x200000c1
 8001e40:	200000b8 	.word	0x200000b8
 8001e44:	200000bc 	.word	0x200000bc
 8001e48:	200000b1 	.word	0x200000b1
 8001e4c:	200029a4 	.word	0x200029a4
 8001e50:	200000b0 	.word	0x200000b0

08001e54 <init_UART>:

void init_UART(){
 8001e54:	b580      	push	{r7, lr}
 8001e56:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);
 8001e58:	2201      	movs	r2, #1
 8001e5a:	4909      	ldr	r1, [pc, #36]	; (8001e80 <init_UART+0x2c>)
 8001e5c:	4809      	ldr	r0, [pc, #36]	; (8001e84 <init_UART+0x30>)
 8001e5e:	f003 fe7f 	bl	8005b60 <HAL_UART_Receive_IT>
	UART_packet.flags = 0;
 8001e62:	4b09      	ldr	r3, [pc, #36]	; (8001e88 <init_UART+0x34>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
	UART_packet.got_packet = false;
 8001e68:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <init_UART+0x34>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	735a      	strb	r2, [r3, #13]
	UART_packet.rx_cnt = 0;
 8001e6e:	4b06      	ldr	r3, [pc, #24]	; (8001e88 <init_UART+0x34>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
	UART_packet.received_byte_cnt = 0;
 8001e74:	4b04      	ldr	r3, [pc, #16]	; (8001e88 <init_UART+0x34>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	605a      	str	r2, [r3, #4]
}
 8001e7a:	bf00      	nop
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	2000145c 	.word	0x2000145c
 8001e84:	200029e4 	.word	0x200029e4
 8001e88:	20001450 	.word	0x20001450

08001e8c <UART2_Exception_Callback>:
void UART2_Exception_Callback(){
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &(UART_packet.input), UART_RX_IT_CNT);//Reset
 8001e90:	2201      	movs	r2, #1
 8001e92:	491d      	ldr	r1, [pc, #116]	; (8001f08 <UART2_Exception_Callback+0x7c>)
 8001e94:	481d      	ldr	r0, [pc, #116]	; (8001f0c <UART2_Exception_Callback+0x80>)
 8001e96:	f003 fe63 	bl	8005b60 <HAL_UART_Receive_IT>
	UART_packet.got_packet = false;
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	735a      	strb	r2, [r3, #13]

	  if(UART_packet.input==0xc0){
 8001ea0:	4b1b      	ldr	r3, [pc, #108]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001ea2:	7b1b      	ldrb	r3, [r3, #12]
 8001ea4:	2bc0      	cmp	r3, #192	; 0xc0
 8001ea6:	d104      	bne.n	8001eb2 <UART2_Exception_Callback+0x26>
		  UART_packet.flags++;
 8001ea8:	4b19      	ldr	r3, [pc, #100]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	3301      	adds	r3, #1
 8001eae:	4a18      	ldr	r2, [pc, #96]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001eb0:	6093      	str	r3, [r2, #8]
	  }

	  *(UART_packet.HEX_KISS_PACKET+UART_packet.rx_cnt) = UART_packet.input;
 8001eb2:	4b17      	ldr	r3, [pc, #92]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	461a      	mov	r2, r3
 8001eb8:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <UART2_Exception_Callback+0x88>)
 8001eba:	4413      	add	r3, r2
 8001ebc:	4a14      	ldr	r2, [pc, #80]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001ebe:	7b12      	ldrb	r2, [r2, #12]
 8001ec0:	701a      	strb	r2, [r3, #0]
	  UART_packet.rx_cnt++;
 8001ec2:	4b13      	ldr	r3, [pc, #76]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	3301      	adds	r3, #1
 8001ec8:	4a11      	ldr	r2, [pc, #68]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001eca:	6013      	str	r3, [r2, #0]

	  if(UART_packet.flags>=2){
 8001ecc:	4b10      	ldr	r3, [pc, #64]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	2b01      	cmp	r3, #1
 8001ed2:	dd16      	ble.n	8001f02 <UART2_Exception_Callback+0x76>
		  if(!mode){
 8001ed4:	4b10      	ldr	r3, [pc, #64]	; (8001f18 <UART2_Exception_Callback+0x8c>)
 8001ed6:	781b      	ldrb	r3, [r3, #0]
 8001ed8:	f083 0301 	eor.w	r3, r3, #1
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d002      	beq.n	8001ee8 <UART2_Exception_Callback+0x5c>
			  changeMode = true;
 8001ee2:	4b0e      	ldr	r3, [pc, #56]	; (8001f1c <UART2_Exception_Callback+0x90>)
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	701a      	strb	r2, [r3, #0]
		  }
		  UART_packet.flags = 0;
 8001ee8:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001eea:	2200      	movs	r2, #0
 8001eec:	609a      	str	r2, [r3, #8]
		  UART_packet.got_packet = true;
 8001eee:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	735a      	strb	r2, [r3, #13]
		  UART_packet.received_byte_cnt = UART_packet.rx_cnt;
 8001ef4:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a05      	ldr	r2, [pc, #20]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001efa:	6053      	str	r3, [r2, #4]
		  UART_packet.rx_cnt=0;
 8001efc:	4b04      	ldr	r3, [pc, #16]	; (8001f10 <UART2_Exception_Callback+0x84>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	601a      	str	r2, [r3, #0]

	  }
}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	2000145c 	.word	0x2000145c
 8001f0c:	200029e4 	.word	0x200029e4
 8001f10:	20001450 	.word	0x20001450
 8001f14:	2000145e 	.word	0x2000145e
 8001f18:	2000298c 	.word	0x2000298c
 8001f1c:	200000a9 	.word	0x200000a9

08001f20 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f24:	f000 fdf4 	bl	8002b10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f28:	f000 f814 	bl	8001f54 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f2c:	f000 fa2e 	bl	800238c <MX_GPIO_Init>
  MX_DMA_Init();
 8001f30:	f000 fa0c 	bl	800234c <MX_DMA_Init>
  MX_DAC_Init();
 8001f34:	f000 f87a 	bl	800202c <MX_DAC_Init>
  MX_TIM2_Init();
 8001f38:	f000 f8a2 	bl	8002080 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001f3c:	f000 f916 	bl	800216c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8001f40:	f000 f9d2 	bl	80022e8 <MX_USART2_UART_Init>
  MX_TIM5_Init();
 8001f44:	f000 f960 	bl	8002208 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */

	uart_gpio_init();
 8001f48:	f000 fb22 	bl	8002590 <uart_gpio_init>
	initProgram(false);
 8001f4c:	2000      	movs	r0, #0
 8001f4e:	f7ff fcbd 	bl	80018cc <initProgram>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8001f52:	e7fe      	b.n	8001f52 <main+0x32>

08001f54 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b094      	sub	sp, #80	; 0x50
 8001f58:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f5a:	f107 031c 	add.w	r3, r7, #28
 8001f5e:	2234      	movs	r2, #52	; 0x34
 8001f60:	2100      	movs	r1, #0
 8001f62:	4618      	mov	r0, r3
 8001f64:	f004 fc9c 	bl	80068a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f68:	f107 0308 	add.w	r3, r7, #8
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	601a      	str	r2, [r3, #0]
 8001f70:	605a      	str	r2, [r3, #4]
 8001f72:	609a      	str	r2, [r3, #8]
 8001f74:	60da      	str	r2, [r3, #12]
 8001f76:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f78:	2300      	movs	r3, #0
 8001f7a:	607b      	str	r3, [r7, #4]
 8001f7c:	4b29      	ldr	r3, [pc, #164]	; (8002024 <SystemClock_Config+0xd0>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	4a28      	ldr	r2, [pc, #160]	; (8002024 <SystemClock_Config+0xd0>)
 8001f82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f86:	6413      	str	r3, [r2, #64]	; 0x40
 8001f88:	4b26      	ldr	r3, [pc, #152]	; (8002024 <SystemClock_Config+0xd0>)
 8001f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f90:	607b      	str	r3, [r7, #4]
 8001f92:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001f94:	2300      	movs	r3, #0
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	4b23      	ldr	r3, [pc, #140]	; (8002028 <SystemClock_Config+0xd4>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001fa0:	4a21      	ldr	r2, [pc, #132]	; (8002028 <SystemClock_Config+0xd4>)
 8001fa2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fa6:	6013      	str	r3, [r2, #0]
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <SystemClock_Config+0xd4>)
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fb0:	603b      	str	r3, [r7, #0]
 8001fb2:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fb8:	2301      	movs	r3, #1
 8001fba:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fbc:	2310      	movs	r3, #16
 8001fbe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fc0:	2302      	movs	r3, #2
 8001fc2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fc8:	2308      	movs	r3, #8
 8001fca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 80;
 8001fcc:	2350      	movs	r3, #80	; 0x50
 8001fce:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fd0:	2302      	movs	r3, #2
 8001fd2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001fd8:	2302      	movs	r3, #2
 8001fda:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fdc:	f107 031c 	add.w	r3, r7, #28
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f001 ffe7 	bl	8003fb4 <HAL_RCC_OscConfig>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001fec:	f000 faf8 	bl	80025e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ff0:	230f      	movs	r3, #15
 8001ff2:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff4:	2302      	movs	r3, #2
 8001ff6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ffc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002000:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002002:	2300      	movs	r3, #0
 8002004:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002006:	f107 0308 	add.w	r3, r7, #8
 800200a:	2102      	movs	r1, #2
 800200c:	4618      	mov	r0, r3
 800200e:	f001 fd17 	bl	8003a40 <HAL_RCC_ClockConfig>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002018:	f000 fae2 	bl	80025e0 <Error_Handler>
  }
}
 800201c:	bf00      	nop
 800201e:	3750      	adds	r7, #80	; 0x50
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40023800 	.word	0x40023800
 8002028:	40007000 	.word	0x40007000

0800202c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002032:	463b      	mov	r3, r7
 8002034:	2200      	movs	r2, #0
 8002036:	601a      	str	r2, [r3, #0]
 8002038:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800203a:	4b0f      	ldr	r3, [pc, #60]	; (8002078 <MX_DAC_Init+0x4c>)
 800203c:	4a0f      	ldr	r2, [pc, #60]	; (800207c <MX_DAC_Init+0x50>)
 800203e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002040:	480d      	ldr	r0, [pc, #52]	; (8002078 <MX_DAC_Init+0x4c>)
 8002042:	f000 fee8 	bl	8002e16 <HAL_DAC_Init>
 8002046:	4603      	mov	r3, r0
 8002048:	2b00      	cmp	r3, #0
 800204a:	d001      	beq.n	8002050 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800204c:	f000 fac8 	bl	80025e0 <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8002050:	2324      	movs	r3, #36	; 0x24
 8002052:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002054:	2300      	movs	r3, #0
 8002056:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002058:	463b      	mov	r3, r7
 800205a:	2200      	movs	r2, #0
 800205c:	4619      	mov	r1, r3
 800205e:	4806      	ldr	r0, [pc, #24]	; (8002078 <MX_DAC_Init+0x4c>)
 8002060:	f000 ff3c 	bl	8002edc <HAL_DAC_ConfigChannel>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800206a:	f000 fab9 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20002990 	.word	0x20002990
 800207c:	40007400 	.word	0x40007400

08002080 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b08e      	sub	sp, #56	; 0x38
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002086:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800208a:	2200      	movs	r2, #0
 800208c:	601a      	str	r2, [r3, #0]
 800208e:	605a      	str	r2, [r3, #4]
 8002090:	609a      	str	r2, [r3, #8]
 8002092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002094:	f107 0320 	add.w	r3, r7, #32
 8002098:	2200      	movs	r2, #0
 800209a:	601a      	str	r2, [r3, #0]
 800209c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800209e:	1d3b      	adds	r3, r7, #4
 80020a0:	2200      	movs	r2, #0
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	605a      	str	r2, [r3, #4]
 80020a6:	609a      	str	r2, [r3, #8]
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	611a      	str	r2, [r3, #16]
 80020ac:	615a      	str	r2, [r3, #20]
 80020ae:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80020b0:	4b2d      	ldr	r3, [pc, #180]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020b2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020b6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 2-1;
 80020b8:	4b2b      	ldr	r3, [pc, #172]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020ba:	2201      	movs	r2, #1
 80020bc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020be:	4b2a      	ldr	r3, [pc, #168]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020c0:	2200      	movs	r2, #0
 80020c2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 80020c4:	4b28      	ldr	r3, [pc, #160]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020c6:	f04f 32ff 	mov.w	r2, #4294967295
 80020ca:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80020cc:	4b26      	ldr	r3, [pc, #152]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80020d2:	4b25      	ldr	r3, [pc, #148]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020d4:	2280      	movs	r2, #128	; 0x80
 80020d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80020d8:	4823      	ldr	r0, [pc, #140]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020da:	f002 f9c5 	bl	8004468 <HAL_TIM_Base_Init>
 80020de:	4603      	mov	r3, r0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d001      	beq.n	80020e8 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 80020e4:	f000 fa7c 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80020e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80020ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80020f2:	4619      	mov	r1, r3
 80020f4:	481c      	ldr	r0, [pc, #112]	; (8002168 <MX_TIM2_Init+0xe8>)
 80020f6:	f002 fe73 	bl	8004de0 <HAL_TIM_ConfigClockSource>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002100:	f000 fa6e 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8002104:	4818      	ldr	r0, [pc, #96]	; (8002168 <MX_TIM2_Init+0xe8>)
 8002106:	f002 fa05 	bl	8004514 <HAL_TIM_OC_Init>
 800210a:	4603      	mov	r3, r0
 800210c:	2b00      	cmp	r3, #0
 800210e:	d001      	beq.n	8002114 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002110:	f000 fa66 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002114:	2300      	movs	r3, #0
 8002116:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002118:	2300      	movs	r3, #0
 800211a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800211c:	f107 0320 	add.w	r3, r7, #32
 8002120:	4619      	mov	r1, r3
 8002122:	4811      	ldr	r0, [pc, #68]	; (8002168 <MX_TIM2_Init+0xe8>)
 8002124:	f003 fba6 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 8002128:	4603      	mov	r3, r0
 800212a:	2b00      	cmp	r3, #0
 800212c:	d001      	beq.n	8002132 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800212e:	f000 fa57 	bl	80025e0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8002132:	2300      	movs	r3, #0
 8002134:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800213a:	2300      	movs	r3, #0
 800213c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800213e:	2300      	movs	r3, #0
 8002140:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002142:	1d3b      	adds	r3, r7, #4
 8002144:	2200      	movs	r2, #0
 8002146:	4619      	mov	r1, r3
 8002148:	4807      	ldr	r0, [pc, #28]	; (8002168 <MX_TIM2_Init+0xe8>)
 800214a:	f002 fd4d 	bl	8004be8 <HAL_TIM_OC_ConfigChannel>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8002154:	f000 fa44 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002158:	4803      	ldr	r0, [pc, #12]	; (8002168 <MX_TIM2_Init+0xe8>)
 800215a:	f000 fb73 	bl	8002844 <HAL_TIM_MspPostInit>

}
 800215e:	bf00      	nop
 8002160:	3738      	adds	r7, #56	; 0x38
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	200029a4 	.word	0x200029a4

0800216c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800216c:	b580      	push	{r7, lr}
 800216e:	b086      	sub	sp, #24
 8002170:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002172:	f107 0308 	add.w	r3, r7, #8
 8002176:	2200      	movs	r2, #0
 8002178:	601a      	str	r2, [r3, #0]
 800217a:	605a      	str	r2, [r3, #4]
 800217c:	609a      	str	r2, [r3, #8]
 800217e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002180:	463b      	mov	r3, r7
 8002182:	2200      	movs	r2, #0
 8002184:	601a      	str	r2, [r3, #0]
 8002186:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002188:	4b1d      	ldr	r3, [pc, #116]	; (8002200 <MX_TIM3_Init+0x94>)
 800218a:	4a1e      	ldr	r2, [pc, #120]	; (8002204 <MX_TIM3_Init+0x98>)
 800218c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 80-1;
 800218e:	4b1c      	ldr	r3, [pc, #112]	; (8002200 <MX_TIM3_Init+0x94>)
 8002190:	224f      	movs	r2, #79	; 0x4f
 8002192:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002194:	4b1a      	ldr	r3, [pc, #104]	; (8002200 <MX_TIM3_Init+0x94>)
 8002196:	2200      	movs	r2, #0
 8002198:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 828;
 800219a:	4b19      	ldr	r3, [pc, #100]	; (8002200 <MX_TIM3_Init+0x94>)
 800219c:	f44f 724f 	mov.w	r2, #828	; 0x33c
 80021a0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021a2:	4b17      	ldr	r3, [pc, #92]	; (8002200 <MX_TIM3_Init+0x94>)
 80021a4:	2200      	movs	r2, #0
 80021a6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80021a8:	4b15      	ldr	r3, [pc, #84]	; (8002200 <MX_TIM3_Init+0x94>)
 80021aa:	2280      	movs	r2, #128	; 0x80
 80021ac:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80021ae:	4814      	ldr	r0, [pc, #80]	; (8002200 <MX_TIM3_Init+0x94>)
 80021b0:	f002 f95a 	bl	8004468 <HAL_TIM_Base_Init>
 80021b4:	4603      	mov	r3, r0
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d001      	beq.n	80021be <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80021ba:	f000 fa11 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021be:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80021c4:	f107 0308 	add.w	r3, r7, #8
 80021c8:	4619      	mov	r1, r3
 80021ca:	480d      	ldr	r0, [pc, #52]	; (8002200 <MX_TIM3_Init+0x94>)
 80021cc:	f002 fe08 	bl	8004de0 <HAL_TIM_ConfigClockSource>
 80021d0:	4603      	mov	r3, r0
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d001      	beq.n	80021da <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80021d6:	f000 fa03 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021da:	2300      	movs	r3, #0
 80021dc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021de:	2300      	movs	r3, #0
 80021e0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80021e2:	463b      	mov	r3, r7
 80021e4:	4619      	mov	r1, r3
 80021e6:	4806      	ldr	r0, [pc, #24]	; (8002200 <MX_TIM3_Init+0x94>)
 80021e8:	f003 fb44 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d001      	beq.n	80021f6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80021f2:	f000 f9f5 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80021f6:	bf00      	nop
 80021f8:	3718      	adds	r7, #24
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200028ec 	.word	0x200028ec
 8002204:	40000400 	.word	0x40000400

08002208 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800220e:	f107 0318 	add.w	r3, r7, #24
 8002212:	2200      	movs	r2, #0
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	605a      	str	r2, [r3, #4]
 8002218:	609a      	str	r2, [r3, #8]
 800221a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800221c:	f107 0310 	add.w	r3, r7, #16
 8002220:	2200      	movs	r2, #0
 8002222:	601a      	str	r2, [r3, #0]
 8002224:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8002226:	463b      	mov	r3, r7
 8002228:	2200      	movs	r2, #0
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	605a      	str	r2, [r3, #4]
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002232:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <MX_TIM5_Init+0xd8>)
 8002234:	4a2b      	ldr	r2, [pc, #172]	; (80022e4 <MX_TIM5_Init+0xdc>)
 8002236:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 2-1;
 8002238:	4b29      	ldr	r3, [pc, #164]	; (80022e0 <MX_TIM5_Init+0xd8>)
 800223a:	2201      	movs	r2, #1
 800223c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223e:	4b28      	ldr	r3, [pc, #160]	; (80022e0 <MX_TIM5_Init+0xd8>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8002244:	4b26      	ldr	r3, [pc, #152]	; (80022e0 <MX_TIM5_Init+0xd8>)
 8002246:	f04f 32ff 	mov.w	r2, #4294967295
 800224a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224c:	4b24      	ldr	r3, [pc, #144]	; (80022e0 <MX_TIM5_Init+0xd8>)
 800224e:	2200      	movs	r2, #0
 8002250:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002252:	4b23      	ldr	r3, [pc, #140]	; (80022e0 <MX_TIM5_Init+0xd8>)
 8002254:	2280      	movs	r2, #128	; 0x80
 8002256:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8002258:	4821      	ldr	r0, [pc, #132]	; (80022e0 <MX_TIM5_Init+0xd8>)
 800225a:	f002 f905 	bl	8004468 <HAL_TIM_Base_Init>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <MX_TIM5_Init+0x60>
  {
    Error_Handler();
 8002264:	f000 f9bc 	bl	80025e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002268:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800226c:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 800226e:	f107 0318 	add.w	r3, r7, #24
 8002272:	4619      	mov	r1, r3
 8002274:	481a      	ldr	r0, [pc, #104]	; (80022e0 <MX_TIM5_Init+0xd8>)
 8002276:	f002 fdb3 	bl	8004de0 <HAL_TIM_ConfigClockSource>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <MX_TIM5_Init+0x7c>
  {
    Error_Handler();
 8002280:	f000 f9ae 	bl	80025e0 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8002284:	4816      	ldr	r0, [pc, #88]	; (80022e0 <MX_TIM5_Init+0xd8>)
 8002286:	f002 fa99 	bl	80047bc <HAL_TIM_IC_Init>
 800228a:	4603      	mov	r3, r0
 800228c:	2b00      	cmp	r3, #0
 800228e:	d001      	beq.n	8002294 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8002290:	f000 f9a6 	bl	80025e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002294:	2300      	movs	r3, #0
 8002296:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002298:	2300      	movs	r3, #0
 800229a:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800229c:	f107 0310 	add.w	r3, r7, #16
 80022a0:	4619      	mov	r1, r3
 80022a2:	480f      	ldr	r0, [pc, #60]	; (80022e0 <MX_TIM5_Init+0xd8>)
 80022a4:	f003 fae6 	bl	8005874 <HAL_TIMEx_MasterConfigSynchronization>
 80022a8:	4603      	mov	r3, r0
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d001      	beq.n	80022b2 <MX_TIM5_Init+0xaa>
  {
    Error_Handler();
 80022ae:	f000 f997 	bl	80025e0 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80022b2:	230a      	movs	r3, #10
 80022b4:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80022b6:	2301      	movs	r3, #1
 80022b8:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80022ba:	2300      	movs	r3, #0
 80022bc:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80022c2:	463b      	mov	r3, r7
 80022c4:	2200      	movs	r2, #0
 80022c6:	4619      	mov	r1, r3
 80022c8:	4805      	ldr	r0, [pc, #20]	; (80022e0 <MX_TIM5_Init+0xd8>)
 80022ca:	f002 fced 	bl	8004ca8 <HAL_TIM_IC_ConfigChannel>
 80022ce:	4603      	mov	r3, r0
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d001      	beq.n	80022d8 <MX_TIM5_Init+0xd0>
  {
    Error_Handler();
 80022d4:	f000 f984 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80022d8:	bf00      	nop
 80022da:	3728      	adds	r7, #40	; 0x28
 80022dc:	46bd      	mov	sp, r7
 80022de:	bd80      	pop	{r7, pc}
 80022e0:	200028ac 	.word	0x200028ac
 80022e4:	40000c00 	.word	0x40000c00

080022e8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80022ec:	4b15      	ldr	r3, [pc, #84]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 80022ee:	4a16      	ldr	r2, [pc, #88]	; (8002348 <MX_USART2_UART_Init+0x60>)
 80022f0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80022f2:	4b14      	ldr	r3, [pc, #80]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 80022f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80022f8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80022fa:	4b12      	ldr	r3, [pc, #72]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002300:	4b10      	ldr	r3, [pc, #64]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 8002302:	2200      	movs	r2, #0
 8002304:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002306:	4b0f      	ldr	r3, [pc, #60]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 8002308:	2200      	movs	r2, #0
 800230a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800230c:	4b0d      	ldr	r3, [pc, #52]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 800230e:	220c      	movs	r2, #12
 8002310:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002312:	4b0c      	ldr	r3, [pc, #48]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 8002314:	2200      	movs	r2, #0
 8002316:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 800231a:	2200      	movs	r2, #0
 800231c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800231e:	4809      	ldr	r0, [pc, #36]	; (8002344 <MX_USART2_UART_Init+0x5c>)
 8002320:	f003 fb38 	bl	8005994 <HAL_UART_Init>
 8002324:	4603      	mov	r3, r0
 8002326:	2b00      	cmp	r3, #0
 8002328:	d001      	beq.n	800232e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800232a:	f000 f959 	bl	80025e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800232e:	2200      	movs	r2, #0
 8002330:	2100      	movs	r1, #0
 8002332:	2026      	movs	r0, #38	; 0x26
 8002334:	f000 fd39 	bl	8002daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002338:	2026      	movs	r0, #38	; 0x26
 800233a:	f000 fd52 	bl	8002de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE END USART2_Init 2 */

}
 800233e:	bf00      	nop
 8002340:	bd80      	pop	{r7, pc}
 8002342:	bf00      	nop
 8002344:	200029e4 	.word	0x200029e4
 8002348:	40004400 	.word	0x40004400

0800234c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	607b      	str	r3, [r7, #4]
 8002356:	4b0c      	ldr	r3, [pc, #48]	; (8002388 <MX_DMA_Init+0x3c>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a0b      	ldr	r2, [pc, #44]	; (8002388 <MX_DMA_Init+0x3c>)
 800235c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b09      	ldr	r3, [pc, #36]	; (8002388 <MX_DMA_Init+0x3c>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800236a:	607b      	str	r3, [r7, #4]
 800236c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800236e:	2200      	movs	r2, #0
 8002370:	2100      	movs	r1, #0
 8002372:	2010      	movs	r0, #16
 8002374:	f000 fd19 	bl	8002daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8002378:	2010      	movs	r0, #16
 800237a:	f000 fd32 	bl	8002de2 <HAL_NVIC_EnableIRQ>

}
 800237e:	bf00      	nop
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	40023800 	.word	0x40023800

0800238c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b08a      	sub	sp, #40	; 0x28
 8002390:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002392:	f107 0314 	add.w	r3, r7, #20
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
 800239a:	605a      	str	r2, [r3, #4]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	60da      	str	r2, [r3, #12]
 80023a0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023a2:	2300      	movs	r3, #0
 80023a4:	613b      	str	r3, [r7, #16]
 80023a6:	4b46      	ldr	r3, [pc, #280]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023aa:	4a45      	ldr	r2, [pc, #276]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023ac:	f043 0304 	orr.w	r3, r3, #4
 80023b0:	6313      	str	r3, [r2, #48]	; 0x30
 80023b2:	4b43      	ldr	r3, [pc, #268]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b6:	f003 0304 	and.w	r3, r3, #4
 80023ba:	613b      	str	r3, [r7, #16]
 80023bc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80023be:	2300      	movs	r3, #0
 80023c0:	60fb      	str	r3, [r7, #12]
 80023c2:	4b3f      	ldr	r3, [pc, #252]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023c6:	4a3e      	ldr	r2, [pc, #248]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80023cc:	6313      	str	r3, [r2, #48]	; 0x30
 80023ce:	4b3c      	ldr	r3, [pc, #240]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023da:	2300      	movs	r3, #0
 80023dc:	60bb      	str	r3, [r7, #8]
 80023de:	4b38      	ldr	r3, [pc, #224]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023e2:	4a37      	ldr	r2, [pc, #220]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023e4:	f043 0301 	orr.w	r3, r3, #1
 80023e8:	6313      	str	r3, [r2, #48]	; 0x30
 80023ea:	4b35      	ldr	r3, [pc, #212]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	60bb      	str	r3, [r7, #8]
 80023f4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80023f6:	2300      	movs	r3, #0
 80023f8:	607b      	str	r3, [r7, #4]
 80023fa:	4b31      	ldr	r3, [pc, #196]	; (80024c0 <MX_GPIO_Init+0x134>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	4a30      	ldr	r2, [pc, #192]	; (80024c0 <MX_GPIO_Init+0x134>)
 8002400:	f043 0302 	orr.w	r3, r3, #2
 8002404:	6313      	str	r3, [r2, #48]	; 0x30
 8002406:	4b2e      	ldr	r3, [pc, #184]	; (80024c0 <MX_GPIO_Init+0x134>)
 8002408:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800240a:	f003 0302 	and.w	r3, r3, #2
 800240e:	607b      	str	r3, [r7, #4]
 8002410:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|D1_Pin|D0_Pin, GPIO_PIN_RESET);
 8002412:	2200      	movs	r2, #0
 8002414:	f44f 7148 	mov.w	r1, #800	; 0x320
 8002418:	482a      	ldr	r0, [pc, #168]	; (80024c4 <MX_GPIO_Init+0x138>)
 800241a:	f001 fab9 	bl	8003990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PTT_GPIO_Port, PTT_Pin, GPIO_PIN_RESET);
 800241e:	2200      	movs	r2, #0
 8002420:	2110      	movs	r1, #16
 8002422:	4829      	ldr	r0, [pc, #164]	; (80024c8 <MX_GPIO_Init+0x13c>)
 8002424:	f001 fab4 	bl	8003990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D2_Pin|D3_Pin, GPIO_PIN_RESET);
 8002428:	2200      	movs	r2, #0
 800242a:	f44f 6182 	mov.w	r1, #1040	; 0x410
 800242e:	4827      	ldr	r0, [pc, #156]	; (80024cc <MX_GPIO_Init+0x140>)
 8002430:	f001 faae 	bl	8003990 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002434:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002438:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800243a:	4b25      	ldr	r3, [pc, #148]	; (80024d0 <MX_GPIO_Init+0x144>)
 800243c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800243e:	2300      	movs	r3, #0
 8002440:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002442:	f107 0314 	add.w	r3, r7, #20
 8002446:	4619      	mov	r1, r3
 8002448:	481f      	ldr	r0, [pc, #124]	; (80024c8 <MX_GPIO_Init+0x13c>)
 800244a:	f001 f90f 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin D1_Pin D0_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|D1_Pin|D0_Pin;
 800244e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8002452:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002454:	2301      	movs	r3, #1
 8002456:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800245c:	2300      	movs	r3, #0
 800245e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002460:	f107 0314 	add.w	r3, r7, #20
 8002464:	4619      	mov	r1, r3
 8002466:	4817      	ldr	r0, [pc, #92]	; (80024c4 <MX_GPIO_Init+0x138>)
 8002468:	f001 f900 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pin : PTT_Pin */
  GPIO_InitStruct.Pin = PTT_Pin;
 800246c:	2310      	movs	r3, #16
 800246e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002470:	2301      	movs	r3, #1
 8002472:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2300      	movs	r3, #0
 800247a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PTT_GPIO_Port, &GPIO_InitStruct);
 800247c:	f107 0314 	add.w	r3, r7, #20
 8002480:	4619      	mov	r1, r3
 8002482:	4811      	ldr	r0, [pc, #68]	; (80024c8 <MX_GPIO_Init+0x13c>)
 8002484:	f001 f8f2 	bl	800366c <HAL_GPIO_Init>

  /*Configure GPIO pins : D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D2_Pin|D3_Pin;
 8002488:	f44f 6382 	mov.w	r3, #1040	; 0x410
 800248c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248e:	2301      	movs	r3, #1
 8002490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002492:	2300      	movs	r3, #0
 8002494:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002496:	2300      	movs	r3, #0
 8002498:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800249a:	f107 0314 	add.w	r3, r7, #20
 800249e:	4619      	mov	r1, r3
 80024a0:	480a      	ldr	r0, [pc, #40]	; (80024cc <MX_GPIO_Init+0x140>)
 80024a2:	f001 f8e3 	bl	800366c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80024a6:	2200      	movs	r2, #0
 80024a8:	2100      	movs	r1, #0
 80024aa:	2028      	movs	r0, #40	; 0x28
 80024ac:	f000 fc7d 	bl	8002daa <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80024b0:	2028      	movs	r0, #40	; 0x28
 80024b2:	f000 fc96 	bl	8002de2 <HAL_NVIC_EnableIRQ>

}
 80024b6:	bf00      	nop
 80024b8:	3728      	adds	r7, #40	; 0x28
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40023800 	.word	0x40023800
 80024c4:	40020000 	.word	0x40020000
 80024c8:	40020800 	.word	0x40020800
 80024cc:	40020400 	.word	0x40020400
 80024d0:	10210000 	.word	0x10210000

080024d4 <HAL_TIM_OC_DelayElapsedCallback>:

/* USER CODE BEGIN 4 */

OC_count = 0;
void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	b082      	sub	sp, #8
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e4:	d10b      	bne.n	80024fe <HAL_TIM_OC_DelayElapsedCallback+0x2a>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	7f1b      	ldrb	r3, [r3, #28]
 80024ea:	2b01      	cmp	r3, #1
 80024ec:	d107      	bne.n	80024fe <HAL_TIM_OC_DelayElapsedCallback+0x2a>
	{
		OC_count++;
 80024ee:	4b06      	ldr	r3, [pc, #24]	; (8002508 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	3301      	adds	r3, #1
 80024f4:	4a04      	ldr	r2, [pc, #16]	; (8002508 <HAL_TIM_OC_DelayElapsedCallback+0x34>)
 80024f6:	6013      	str	r3, [r2, #0]
		Tim2_OC_Callback();
 80024f8:	f7ff fade 	bl	8001ab8 <Tim2_OC_Callback>
	}
	return;
 80024fc:	bf00      	nop
 80024fe:	bf00      	nop
}
 8002500:	3708      	adds	r7, #8
 8002502:	46bd      	mov	sp, r7
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200000d0 	.word	0x200000d0

0800250c <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800250c:	b580      	push	{r7, lr}
 800250e:	b082      	sub	sp, #8
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
	if (htim == &htim3)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a05      	ldr	r2, [pc, #20]	; (800252c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002518:	4293      	cmp	r3, r2
 800251a:	d102      	bne.n	8002522 <HAL_TIM_PeriodElapsedCallback+0x16>
		Tim3_IT_Callback();
 800251c:	f7ff fbf0 	bl	8001d00 <Tim3_IT_Callback>
	else
		__NOP();

	return;
 8002520:	e001      	b.n	8002526 <HAL_TIM_PeriodElapsedCallback+0x1a>
		__NOP();
 8002522:	bf00      	nop
	return;
 8002524:	bf00      	nop
}
 8002526:	3708      	adds	r7, #8
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	200028ec 	.word	0x200028ec

08002530 <HAL_TIM_IC_CaptureCallback>:

int IC_count =0;
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b082      	sub	sp, #8
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
	//Make sure this is the right timer and channel
	if (htim->Instance == TIM5 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	4a09      	ldr	r2, [pc, #36]	; (8002564 <HAL_TIM_IC_CaptureCallback+0x34>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d10b      	bne.n	800255a <HAL_TIM_IC_CaptureCallback+0x2a>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	7f1b      	ldrb	r3, [r3, #28]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d107      	bne.n	800255a <HAL_TIM_IC_CaptureCallback+0x2a>
	{
		IC_count++;
 800254a:	4b07      	ldr	r3, [pc, #28]	; (8002568 <HAL_TIM_IC_CaptureCallback+0x38>)
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	3301      	adds	r3, #1
 8002550:	4a05      	ldr	r2, [pc, #20]	; (8002568 <HAL_TIM_IC_CaptureCallback+0x38>)
 8002552:	6013      	str	r3, [r2, #0]
		Tim5_IC_Callback();
 8002554:	f7ff fbe6 	bl	8001d24 <Tim5_IC_Callback>
	}

	return;
 8002558:	bf00      	nop
 800255a:	bf00      	nop
}
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}
 8002562:	bf00      	nop
 8002564:	40000c00 	.word	0x40000c00
 8002568:	200000d4 	.word	0x200000d4

0800256c <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b082      	sub	sp, #8
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART2)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a04      	ldr	r2, [pc, #16]	; (800258c <HAL_UART_RxCpltCallback+0x20>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d101      	bne.n	8002582 <HAL_UART_RxCpltCallback+0x16>
  {
	  UART2_Exception_Callback();
 800257e:	f7ff fc85 	bl	8001e8c <UART2_Exception_Callback>
  }
}
 8002582:	bf00      	nop
 8002584:	3708      	adds	r7, #8
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40004400 	.word	0x40004400

08002590 <uart_gpio_init>:

void uart_gpio_init()
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b086      	sub	sp, #24
 8002594:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  __GPIOA_CLK_ENABLE();
 8002596:	2300      	movs	r3, #0
 8002598:	603b      	str	r3, [r7, #0]
 800259a:	4b0f      	ldr	r3, [pc, #60]	; (80025d8 <uart_gpio_init+0x48>)
 800259c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800259e:	4a0e      	ldr	r2, [pc, #56]	; (80025d8 <uart_gpio_init+0x48>)
 80025a0:	f043 0301 	orr.w	r3, r3, #1
 80025a4:	6313      	str	r3, [r2, #48]	; 0x30
 80025a6:	4b0c      	ldr	r3, [pc, #48]	; (80025d8 <uart_gpio_init+0x48>)
 80025a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025aa:	f003 0301 	and.w	r3, r3, #1
 80025ae:	603b      	str	r3, [r7, #0]
 80025b0:	683b      	ldr	r3, [r7, #0]

  /**USART2 GPIO Configuration
  PA2     ------> USART2_TX
  PA3     ------> USART2_RX
  */
  GPIO_InitStruct.Pin = GPIO_PIN_2 | GPIO_PIN_3;
 80025b2:	230c      	movs	r3, #12
 80025b4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025b6:	2302      	movs	r3, #2
 80025b8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80025ba:	2301      	movs	r3, #1
 80025bc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 80025be:	2300      	movs	r3, #0
 80025c0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80025c2:	2307      	movs	r3, #7
 80025c4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80025c6:	1d3b      	adds	r3, r7, #4
 80025c8:	4619      	mov	r1, r3
 80025ca:	4804      	ldr	r0, [pc, #16]	; (80025dc <uart_gpio_init+0x4c>)
 80025cc:	f001 f84e 	bl	800366c <HAL_GPIO_Init>
}
 80025d0:	bf00      	nop
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	40023800 	.word	0x40023800
 80025dc:	40020000 	.word	0x40020000

080025e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025e0:	b480      	push	{r7}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80025e4:	bf00      	nop
 80025e6:	46bd      	mov	sp, r7
 80025e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ec:	4770      	bx	lr
	...

080025f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025f6:	2300      	movs	r3, #0
 80025f8:	607b      	str	r3, [r7, #4]
 80025fa:	4b10      	ldr	r3, [pc, #64]	; (800263c <HAL_MspInit+0x4c>)
 80025fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025fe:	4a0f      	ldr	r2, [pc, #60]	; (800263c <HAL_MspInit+0x4c>)
 8002600:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002604:	6453      	str	r3, [r2, #68]	; 0x44
 8002606:	4b0d      	ldr	r3, [pc, #52]	; (800263c <HAL_MspInit+0x4c>)
 8002608:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800260a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800260e:	607b      	str	r3, [r7, #4]
 8002610:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	603b      	str	r3, [r7, #0]
 8002616:	4b09      	ldr	r3, [pc, #36]	; (800263c <HAL_MspInit+0x4c>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800261a:	4a08      	ldr	r2, [pc, #32]	; (800263c <HAL_MspInit+0x4c>)
 800261c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002620:	6413      	str	r3, [r2, #64]	; 0x40
 8002622:	4b06      	ldr	r3, [pc, #24]	; (800263c <HAL_MspInit+0x4c>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002626:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800262a:	603b      	str	r3, [r7, #0]
 800262c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800262e:	2007      	movs	r0, #7
 8002630:	f000 fbb0 	bl	8002d94 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002634:	bf00      	nop
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40023800 	.word	0x40023800

08002640 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b08a      	sub	sp, #40	; 0x28
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002648:	f107 0314 	add.w	r3, r7, #20
 800264c:	2200      	movs	r2, #0
 800264e:	601a      	str	r2, [r3, #0]
 8002650:	605a      	str	r2, [r3, #4]
 8002652:	609a      	str	r2, [r3, #8]
 8002654:	60da      	str	r2, [r3, #12]
 8002656:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a2f      	ldr	r2, [pc, #188]	; (800271c <HAL_DAC_MspInit+0xdc>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d158      	bne.n	8002714 <HAL_DAC_MspInit+0xd4>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8002662:	2300      	movs	r3, #0
 8002664:	613b      	str	r3, [r7, #16]
 8002666:	4b2e      	ldr	r3, [pc, #184]	; (8002720 <HAL_DAC_MspInit+0xe0>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800266a:	4a2d      	ldr	r2, [pc, #180]	; (8002720 <HAL_DAC_MspInit+0xe0>)
 800266c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002670:	6413      	str	r3, [r2, #64]	; 0x40
 8002672:	4b2b      	ldr	r3, [pc, #172]	; (8002720 <HAL_DAC_MspInit+0xe0>)
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800267a:	613b      	str	r3, [r7, #16]
 800267c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	4b27      	ldr	r3, [pc, #156]	; (8002720 <HAL_DAC_MspInit+0xe0>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002686:	4a26      	ldr	r2, [pc, #152]	; (8002720 <HAL_DAC_MspInit+0xe0>)
 8002688:	f043 0301 	orr.w	r3, r3, #1
 800268c:	6313      	str	r3, [r2, #48]	; 0x30
 800268e:	4b24      	ldr	r3, [pc, #144]	; (8002720 <HAL_DAC_MspInit+0xe0>)
 8002690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002692:	f003 0301 	and.w	r3, r3, #1
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800269a:	2310      	movs	r3, #16
 800269c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800269e:	2303      	movs	r3, #3
 80026a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a2:	2300      	movs	r3, #0
 80026a4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	4619      	mov	r1, r3
 80026ac:	481d      	ldr	r0, [pc, #116]	; (8002724 <HAL_DAC_MspInit+0xe4>)
 80026ae:	f000 ffdd 	bl	800366c <HAL_GPIO_Init>

    /* DAC DMA Init */
    /* DAC1 Init */
    hdma_dac1.Instance = DMA1_Stream5;
 80026b2:	4b1d      	ldr	r3, [pc, #116]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026b4:	4a1d      	ldr	r2, [pc, #116]	; (800272c <HAL_DAC_MspInit+0xec>)
 80026b6:	601a      	str	r2, [r3, #0]
    hdma_dac1.Init.Channel = DMA_CHANNEL_7;
 80026b8:	4b1b      	ldr	r3, [pc, #108]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026ba:	f04f 6260 	mov.w	r2, #234881024	; 0xe000000
 80026be:	605a      	str	r2, [r3, #4]
    hdma_dac1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80026c0:	4b19      	ldr	r3, [pc, #100]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026c2:	2240      	movs	r2, #64	; 0x40
 80026c4:	609a      	str	r2, [r3, #8]
    hdma_dac1.Init.PeriphInc = DMA_PINC_DISABLE;
 80026c6:	4b18      	ldr	r3, [pc, #96]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026c8:	2200      	movs	r2, #0
 80026ca:	60da      	str	r2, [r3, #12]
    hdma_dac1.Init.MemInc = DMA_MINC_ENABLE;
 80026cc:	4b16      	ldr	r3, [pc, #88]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80026d2:	611a      	str	r2, [r3, #16]
    hdma_dac1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80026d4:	4b14      	ldr	r3, [pc, #80]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026d6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026da:	615a      	str	r2, [r3, #20]
    hdma_dac1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80026dc:	4b12      	ldr	r3, [pc, #72]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80026e2:	619a      	str	r2, [r3, #24]
    hdma_dac1.Init.Mode = DMA_CIRCULAR;
 80026e4:	4b10      	ldr	r3, [pc, #64]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026e6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80026ea:	61da      	str	r2, [r3, #28]
    hdma_dac1.Init.Priority = DMA_PRIORITY_LOW;
 80026ec:	4b0e      	ldr	r3, [pc, #56]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026ee:	2200      	movs	r2, #0
 80026f0:	621a      	str	r2, [r3, #32]
    hdma_dac1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80026f2:	4b0d      	ldr	r3, [pc, #52]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026f4:	2200      	movs	r2, #0
 80026f6:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_dac1) != HAL_OK)
 80026f8:	480b      	ldr	r0, [pc, #44]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 80026fa:	f000 fc3d 	bl	8002f78 <HAL_DMA_Init>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <HAL_DAC_MspInit+0xc8>
    {
      Error_Handler();
 8002704:	f7ff ff6c 	bl	80025e0 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	4a07      	ldr	r2, [pc, #28]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 800270c:	609a      	str	r2, [r3, #8]
 800270e:	4a06      	ldr	r2, [pc, #24]	; (8002728 <HAL_DAC_MspInit+0xe8>)
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 8002714:	bf00      	nop
 8002716:	3728      	adds	r7, #40	; 0x28
 8002718:	46bd      	mov	sp, r7
 800271a:	bd80      	pop	{r7, pc}
 800271c:	40007400 	.word	0x40007400
 8002720:	40023800 	.word	0x40023800
 8002724:	40020000 	.word	0x40020000
 8002728:	2000292c 	.word	0x2000292c
 800272c:	40026088 	.word	0x40026088

08002730 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b08c      	sub	sp, #48	; 0x30
 8002734:	af00      	add	r7, sp, #0
 8002736:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002738:	f107 031c 	add.w	r3, r7, #28
 800273c:	2200      	movs	r2, #0
 800273e:	601a      	str	r2, [r3, #0]
 8002740:	605a      	str	r2, [r3, #4]
 8002742:	609a      	str	r2, [r3, #8]
 8002744:	60da      	str	r2, [r3, #12]
 8002746:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002750:	d116      	bne.n	8002780 <HAL_TIM_Base_MspInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002752:	2300      	movs	r3, #0
 8002754:	61bb      	str	r3, [r7, #24]
 8002756:	4b37      	ldr	r3, [pc, #220]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	4a36      	ldr	r2, [pc, #216]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 800275c:	f043 0301 	orr.w	r3, r3, #1
 8002760:	6413      	str	r3, [r2, #64]	; 0x40
 8002762:	4b34      	ldr	r3, [pc, #208]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 8002764:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002766:	f003 0301 	and.w	r3, r3, #1
 800276a:	61bb      	str	r3, [r7, #24]
 800276c:	69bb      	ldr	r3, [r7, #24]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800276e:	2200      	movs	r2, #0
 8002770:	2100      	movs	r1, #0
 8002772:	201c      	movs	r0, #28
 8002774:	f000 fb19 	bl	8002daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002778:	201c      	movs	r0, #28
 800277a:	f000 fb32 	bl	8002de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 800277e:	e054      	b.n	800282a <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM3)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a2c      	ldr	r2, [pc, #176]	; (8002838 <HAL_TIM_Base_MspInit+0x108>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d116      	bne.n	80027b8 <HAL_TIM_Base_MspInit+0x88>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	617b      	str	r3, [r7, #20]
 800278e:	4b29      	ldr	r3, [pc, #164]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 8002790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002792:	4a28      	ldr	r2, [pc, #160]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 8002794:	f043 0302 	orr.w	r3, r3, #2
 8002798:	6413      	str	r3, [r2, #64]	; 0x40
 800279a:	4b26      	ldr	r3, [pc, #152]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	617b      	str	r3, [r7, #20]
 80027a4:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2100      	movs	r1, #0
 80027aa:	201d      	movs	r0, #29
 80027ac:	f000 fafd 	bl	8002daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80027b0:	201d      	movs	r0, #29
 80027b2:	f000 fb16 	bl	8002de2 <HAL_NVIC_EnableIRQ>
}
 80027b6:	e038      	b.n	800282a <HAL_TIM_Base_MspInit+0xfa>
  else if(htim_base->Instance==TIM5)
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a1f      	ldr	r2, [pc, #124]	; (800283c <HAL_TIM_Base_MspInit+0x10c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d133      	bne.n	800282a <HAL_TIM_Base_MspInit+0xfa>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80027c2:	2300      	movs	r3, #0
 80027c4:	613b      	str	r3, [r7, #16]
 80027c6:	4b1b      	ldr	r3, [pc, #108]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 80027c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ca:	4a1a      	ldr	r2, [pc, #104]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 80027cc:	f043 0308 	orr.w	r3, r3, #8
 80027d0:	6413      	str	r3, [r2, #64]	; 0x40
 80027d2:	4b18      	ldr	r3, [pc, #96]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 80027d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d6:	f003 0308 	and.w	r3, r3, #8
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	4b14      	ldr	r3, [pc, #80]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 80027e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027e6:	4a13      	ldr	r2, [pc, #76]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 80027e8:	f043 0301 	orr.w	r3, r3, #1
 80027ec:	6313      	str	r3, [r2, #48]	; 0x30
 80027ee:	4b11      	ldr	r3, [pc, #68]	; (8002834 <HAL_TIM_Base_MspInit+0x104>)
 80027f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f2:	f003 0301 	and.w	r3, r3, #1
 80027f6:	60fb      	str	r3, [r7, #12]
 80027f8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80027fa:	2301      	movs	r3, #1
 80027fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027fe:	2302      	movs	r3, #2
 8002800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002802:	2300      	movs	r3, #0
 8002804:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002806:	2300      	movs	r3, #0
 8002808:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 800280a:	2302      	movs	r3, #2
 800280c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800280e:	f107 031c 	add.w	r3, r7, #28
 8002812:	4619      	mov	r1, r3
 8002814:	480a      	ldr	r0, [pc, #40]	; (8002840 <HAL_TIM_Base_MspInit+0x110>)
 8002816:	f000 ff29 	bl	800366c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 800281a:	2200      	movs	r2, #0
 800281c:	2100      	movs	r1, #0
 800281e:	2032      	movs	r0, #50	; 0x32
 8002820:	f000 fac3 	bl	8002daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8002824:	2032      	movs	r0, #50	; 0x32
 8002826:	f000 fadc 	bl	8002de2 <HAL_NVIC_EnableIRQ>
}
 800282a:	bf00      	nop
 800282c:	3730      	adds	r7, #48	; 0x30
 800282e:	46bd      	mov	sp, r7
 8002830:	bd80      	pop	{r7, pc}
 8002832:	bf00      	nop
 8002834:	40023800 	.word	0x40023800
 8002838:	40000400 	.word	0x40000400
 800283c:	40000c00 	.word	0x40000c00
 8002840:	40020000 	.word	0x40020000

08002844 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b088      	sub	sp, #32
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800284c:	f107 030c 	add.w	r3, r7, #12
 8002850:	2200      	movs	r2, #0
 8002852:	601a      	str	r2, [r3, #0]
 8002854:	605a      	str	r2, [r3, #4]
 8002856:	609a      	str	r2, [r3, #8]
 8002858:	60da      	str	r2, [r3, #12]
 800285a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002864:	d11e      	bne.n	80028a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	60bb      	str	r3, [r7, #8]
 800286a:	4b10      	ldr	r3, [pc, #64]	; (80028ac <HAL_TIM_MspPostInit+0x68>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	4a0f      	ldr	r2, [pc, #60]	; (80028ac <HAL_TIM_MspPostInit+0x68>)
 8002870:	f043 0301 	orr.w	r3, r3, #1
 8002874:	6313      	str	r3, [r2, #48]	; 0x30
 8002876:	4b0d      	ldr	r3, [pc, #52]	; (80028ac <HAL_TIM_MspPostInit+0x68>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f003 0301 	and.w	r3, r3, #1
 800287e:	60bb      	str	r3, [r7, #8]
 8002880:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002882:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002886:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002890:	2300      	movs	r3, #0
 8002892:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002894:	2301      	movs	r3, #1
 8002896:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002898:	f107 030c 	add.w	r3, r7, #12
 800289c:	4619      	mov	r1, r3
 800289e:	4804      	ldr	r0, [pc, #16]	; (80028b0 <HAL_TIM_MspPostInit+0x6c>)
 80028a0:	f000 fee4 	bl	800366c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80028a4:	bf00      	nop
 80028a6:	3720      	adds	r7, #32
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bd80      	pop	{r7, pc}
 80028ac:	40023800 	.word	0x40023800
 80028b0:	40020000 	.word	0x40020000

080028b4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b08a      	sub	sp, #40	; 0x28
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028bc:	f107 0314 	add.w	r3, r7, #20
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
 80028c4:	605a      	str	r2, [r3, #4]
 80028c6:	609a      	str	r2, [r3, #8]
 80028c8:	60da      	str	r2, [r3, #12]
 80028ca:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	4a1d      	ldr	r2, [pc, #116]	; (8002948 <HAL_UART_MspInit+0x94>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d133      	bne.n	800293e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80028d6:	2300      	movs	r3, #0
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	4b1c      	ldr	r3, [pc, #112]	; (800294c <HAL_UART_MspInit+0x98>)
 80028dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028de:	4a1b      	ldr	r2, [pc, #108]	; (800294c <HAL_UART_MspInit+0x98>)
 80028e0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028e4:	6413      	str	r3, [r2, #64]	; 0x40
 80028e6:	4b19      	ldr	r3, [pc, #100]	; (800294c <HAL_UART_MspInit+0x98>)
 80028e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028ee:	613b      	str	r3, [r7, #16]
 80028f0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028f2:	2300      	movs	r3, #0
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	4b15      	ldr	r3, [pc, #84]	; (800294c <HAL_UART_MspInit+0x98>)
 80028f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028fa:	4a14      	ldr	r2, [pc, #80]	; (800294c <HAL_UART_MspInit+0x98>)
 80028fc:	f043 0301 	orr.w	r3, r3, #1
 8002900:	6313      	str	r3, [r2, #48]	; 0x30
 8002902:	4b12      	ldr	r3, [pc, #72]	; (800294c <HAL_UART_MspInit+0x98>)
 8002904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002906:	f003 0301 	and.w	r3, r3, #1
 800290a:	60fb      	str	r3, [r7, #12]
 800290c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800290e:	230c      	movs	r3, #12
 8002910:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002912:	2302      	movs	r3, #2
 8002914:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002916:	2300      	movs	r3, #0
 8002918:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800291a:	2303      	movs	r3, #3
 800291c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800291e:	2307      	movs	r3, #7
 8002920:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002922:	f107 0314 	add.w	r3, r7, #20
 8002926:	4619      	mov	r1, r3
 8002928:	4809      	ldr	r0, [pc, #36]	; (8002950 <HAL_UART_MspInit+0x9c>)
 800292a:	f000 fe9f 	bl	800366c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800292e:	2200      	movs	r2, #0
 8002930:	2100      	movs	r1, #0
 8002932:	2026      	movs	r0, #38	; 0x26
 8002934:	f000 fa39 	bl	8002daa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002938:	2026      	movs	r0, #38	; 0x26
 800293a:	f000 fa52 	bl	8002de2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800293e:	bf00      	nop
 8002940:	3728      	adds	r7, #40	; 0x28
 8002942:	46bd      	mov	sp, r7
 8002944:	bd80      	pop	{r7, pc}
 8002946:	bf00      	nop
 8002948:	40004400 	.word	0x40004400
 800294c:	40023800 	.word	0x40023800
 8002950:	40020000 	.word	0x40020000

08002954 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002954:	b480      	push	{r7}
 8002956:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002958:	bf00      	nop
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr

08002962 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002962:	b480      	push	{r7}
 8002964:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002966:	e7fe      	b.n	8002966 <HardFault_Handler+0x4>

08002968 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002968:	b480      	push	{r7}
 800296a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800296c:	e7fe      	b.n	800296c <MemManage_Handler+0x4>

0800296e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800296e:	b480      	push	{r7}
 8002970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002972:	e7fe      	b.n	8002972 <BusFault_Handler+0x4>

08002974 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002974:	b480      	push	{r7}
 8002976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002978:	e7fe      	b.n	8002978 <UsageFault_Handler+0x4>

0800297a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800297a:	b480      	push	{r7}
 800297c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800297e:	bf00      	nop
 8002980:	46bd      	mov	sp, r7
 8002982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002986:	4770      	bx	lr

08002988 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr

08002996 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002996:	b480      	push	{r7}
 8002998:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800299a:	bf00      	nop
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029a8:	f000 f904 	bl	8002bb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80029ac:	bf00      	nop
 80029ae:	bd80      	pop	{r7, pc}

080029b0 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80029b0:	b580      	push	{r7, lr}
 80029b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1);
 80029b4:	4802      	ldr	r0, [pc, #8]	; (80029c0 <DMA1_Stream5_IRQHandler+0x10>)
 80029b6:	f000 fc1f 	bl	80031f8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80029ba:	bf00      	nop
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	2000292c 	.word	0x2000292c

080029c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80029c8:	4802      	ldr	r0, [pc, #8]	; (80029d4 <TIM2_IRQHandler+0x10>)
 80029ca:	f002 f805 	bl	80049d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80029ce:	bf00      	nop
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	200029a4 	.word	0x200029a4

080029d8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80029d8:	b580      	push	{r7, lr}
 80029da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80029dc:	4802      	ldr	r0, [pc, #8]	; (80029e8 <TIM3_IRQHandler+0x10>)
 80029de:	f001 fffb 	bl	80049d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80029e2:	bf00      	nop
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	200028ec 	.word	0x200028ec

080029ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80029f0:	4802      	ldr	r0, [pc, #8]	; (80029fc <USART2_IRQHandler+0x10>)
 80029f2:	f003 f90b 	bl	8005c0c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80029f6:	bf00      	nop
 80029f8:	bd80      	pop	{r7, pc}
 80029fa:	bf00      	nop
 80029fc:	200029e4 	.word	0x200029e4

08002a00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002a04:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002a08:	f000 fff6 	bl	80039f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a0c:	bf00      	nop
 8002a0e:	bd80      	pop	{r7, pc}

08002a10 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002a14:	4802      	ldr	r0, [pc, #8]	; (8002a20 <TIM5_IRQHandler+0x10>)
 8002a16:	f001 ffdf 	bl	80049d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	bd80      	pop	{r7, pc}
 8002a1e:	bf00      	nop
 8002a20:	200028ac 	.word	0x200028ac

08002a24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b086      	sub	sp, #24
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a2c:	4a14      	ldr	r2, [pc, #80]	; (8002a80 <_sbrk+0x5c>)
 8002a2e:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <_sbrk+0x60>)
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a38:	4b13      	ldr	r3, [pc, #76]	; (8002a88 <_sbrk+0x64>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d102      	bne.n	8002a46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a40:	4b11      	ldr	r3, [pc, #68]	; (8002a88 <_sbrk+0x64>)
 8002a42:	4a12      	ldr	r2, [pc, #72]	; (8002a8c <_sbrk+0x68>)
 8002a44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a46:	4b10      	ldr	r3, [pc, #64]	; (8002a88 <_sbrk+0x64>)
 8002a48:	681a      	ldr	r2, [r3, #0]
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4413      	add	r3, r2
 8002a4e:	693a      	ldr	r2, [r7, #16]
 8002a50:	429a      	cmp	r2, r3
 8002a52:	d207      	bcs.n	8002a64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a54:	f003 fed6 	bl	8006804 <__errno>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	230c      	movs	r3, #12
 8002a5c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8002a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8002a62:	e009      	b.n	8002a78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a64:	4b08      	ldr	r3, [pc, #32]	; (8002a88 <_sbrk+0x64>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a6a:	4b07      	ldr	r3, [pc, #28]	; (8002a88 <_sbrk+0x64>)
 8002a6c:	681a      	ldr	r2, [r3, #0]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	4413      	add	r3, r2
 8002a72:	4a05      	ldr	r2, [pc, #20]	; (8002a88 <_sbrk+0x64>)
 8002a74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a76:	68fb      	ldr	r3, [r7, #12]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3718      	adds	r7, #24
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}
 8002a80:	20020000 	.word	0x20020000
 8002a84:	00000400 	.word	0x00000400
 8002a88:	200000d8 	.word	0x200000d8
 8002a8c:	200034b8 	.word	0x200034b8

08002a90 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a90:	b480      	push	{r7}
 8002a92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a94:	4b08      	ldr	r3, [pc, #32]	; (8002ab8 <SystemInit+0x28>)
 8002a96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a9a:	4a07      	ldr	r2, [pc, #28]	; (8002ab8 <SystemInit+0x28>)
 8002a9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002aa0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002aa4:	4b04      	ldr	r3, [pc, #16]	; (8002ab8 <SystemInit+0x28>)
 8002aa6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002aaa:	609a      	str	r2, [r3, #8]
#endif
}
 8002aac:	bf00      	nop
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab4:	4770      	bx	lr
 8002ab6:	bf00      	nop
 8002ab8:	e000ed00 	.word	0xe000ed00

08002abc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002abc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002af4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ac0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ac2:	e003      	b.n	8002acc <LoopCopyDataInit>

08002ac4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ac4:	4b0c      	ldr	r3, [pc, #48]	; (8002af8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ac6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ac8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002aca:	3104      	adds	r1, #4

08002acc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002acc:	480b      	ldr	r0, [pc, #44]	; (8002afc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ace:	4b0c      	ldr	r3, [pc, #48]	; (8002b00 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ad0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002ad2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ad4:	d3f6      	bcc.n	8002ac4 <CopyDataInit>
  ldr  r2, =_sbss
 8002ad6:	4a0b      	ldr	r2, [pc, #44]	; (8002b04 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002ad8:	e002      	b.n	8002ae0 <LoopFillZerobss>

08002ada <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002ada:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002adc:	f842 3b04 	str.w	r3, [r2], #4

08002ae0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002ae0:	4b09      	ldr	r3, [pc, #36]	; (8002b08 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002ae2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002ae4:	d3f9      	bcc.n	8002ada <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002ae6:	f7ff ffd3 	bl	8002a90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002aea:	f003 fe91 	bl	8006810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002aee:	f7ff fa17 	bl	8001f20 <main>
  bx  lr    
 8002af2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002af4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002af8:	08008648 	.word	0x08008648
  ldr  r0, =_sdata
 8002afc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b00:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8002b04:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8002b08:	200034b8 	.word	0x200034b8

08002b0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b0c:	e7fe      	b.n	8002b0c <ADC_IRQHandler>
	...

08002b10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b14:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <HAL_Init+0x40>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a0d      	ldr	r2, [pc, #52]	; (8002b50 <HAL_Init+0x40>)
 8002b1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b20:	4b0b      	ldr	r3, [pc, #44]	; (8002b50 <HAL_Init+0x40>)
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	4a0a      	ldr	r2, [pc, #40]	; (8002b50 <HAL_Init+0x40>)
 8002b26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b2c:	4b08      	ldr	r3, [pc, #32]	; (8002b50 <HAL_Init+0x40>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a07      	ldr	r2, [pc, #28]	; (8002b50 <HAL_Init+0x40>)
 8002b32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b38:	2003      	movs	r0, #3
 8002b3a:	f000 f92b 	bl	8002d94 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b3e:	2000      	movs	r0, #0
 8002b40:	f000 f808 	bl	8002b54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b44:	f7ff fd54 	bl	80025f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b48:	2300      	movs	r3, #0
}
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	40023c00 	.word	0x40023c00

08002b54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b5c:	4b12      	ldr	r3, [pc, #72]	; (8002ba8 <HAL_InitTick+0x54>)
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	4b12      	ldr	r3, [pc, #72]	; (8002bac <HAL_InitTick+0x58>)
 8002b62:	781b      	ldrb	r3, [r3, #0]
 8002b64:	4619      	mov	r1, r3
 8002b66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b72:	4618      	mov	r0, r3
 8002b74:	f000 f943 	bl	8002dfe <HAL_SYSTICK_Config>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b7e:	2301      	movs	r3, #1
 8002b80:	e00e      	b.n	8002ba0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2b0f      	cmp	r3, #15
 8002b86:	d80a      	bhi.n	8002b9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b88:	2200      	movs	r2, #0
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b90:	f000 f90b 	bl	8002daa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b94:	4a06      	ldr	r2, [pc, #24]	; (8002bb0 <HAL_InitTick+0x5c>)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	e000      	b.n	8002ba0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b9e:	2301      	movs	r3, #1
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}
 8002ba8:	20000014 	.word	0x20000014
 8002bac:	2000001c 	.word	0x2000001c
 8002bb0:	20000018 	.word	0x20000018

08002bb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bb8:	4b06      	ldr	r3, [pc, #24]	; (8002bd4 <HAL_IncTick+0x20>)
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	461a      	mov	r2, r3
 8002bbe:	4b06      	ldr	r3, [pc, #24]	; (8002bd8 <HAL_IncTick+0x24>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4413      	add	r3, r2
 8002bc4:	4a04      	ldr	r2, [pc, #16]	; (8002bd8 <HAL_IncTick+0x24>)
 8002bc6:	6013      	str	r3, [r2, #0]
}
 8002bc8:	bf00      	nop
 8002bca:	46bd      	mov	sp, r7
 8002bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bd0:	4770      	bx	lr
 8002bd2:	bf00      	nop
 8002bd4:	2000001c 	.word	0x2000001c
 8002bd8:	200034b0 	.word	0x200034b0

08002bdc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0
  return uwTick;
 8002be0:	4b03      	ldr	r3, [pc, #12]	; (8002bf0 <HAL_GetTick+0x14>)
 8002be2:	681b      	ldr	r3, [r3, #0]
}
 8002be4:	4618      	mov	r0, r3
 8002be6:	46bd      	mov	sp, r7
 8002be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bec:	4770      	bx	lr
 8002bee:	bf00      	nop
 8002bf0:	200034b0 	.word	0x200034b0

08002bf4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b085      	sub	sp, #20
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	f003 0307 	and.w	r3, r3, #7
 8002c02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002c04:	4b0c      	ldr	r3, [pc, #48]	; (8002c38 <__NVIC_SetPriorityGrouping+0x44>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002c0a:	68ba      	ldr	r2, [r7, #8]
 8002c0c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002c10:	4013      	ands	r3, r2
 8002c12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002c1c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002c20:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002c26:	4a04      	ldr	r2, [pc, #16]	; (8002c38 <__NVIC_SetPriorityGrouping+0x44>)
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	60d3      	str	r3, [r2, #12]
}
 8002c2c:	bf00      	nop
 8002c2e:	3714      	adds	r7, #20
 8002c30:	46bd      	mov	sp, r7
 8002c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c36:	4770      	bx	lr
 8002c38:	e000ed00 	.word	0xe000ed00

08002c3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c40:	4b04      	ldr	r3, [pc, #16]	; (8002c54 <__NVIC_GetPriorityGrouping+0x18>)
 8002c42:	68db      	ldr	r3, [r3, #12]
 8002c44:	0a1b      	lsrs	r3, r3, #8
 8002c46:	f003 0307 	and.w	r3, r3, #7
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	e000ed00 	.word	0xe000ed00

08002c58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	db0b      	blt.n	8002c82 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	f003 021f 	and.w	r2, r3, #31
 8002c70:	4907      	ldr	r1, [pc, #28]	; (8002c90 <__NVIC_EnableIRQ+0x38>)
 8002c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c76:	095b      	lsrs	r3, r3, #5
 8002c78:	2001      	movs	r0, #1
 8002c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c8c:	4770      	bx	lr
 8002c8e:	bf00      	nop
 8002c90:	e000e100 	.word	0xe000e100

08002c94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b083      	sub	sp, #12
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	6039      	str	r1, [r7, #0]
 8002c9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ca0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	db0a      	blt.n	8002cbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca8:	683b      	ldr	r3, [r7, #0]
 8002caa:	b2da      	uxtb	r2, r3
 8002cac:	490c      	ldr	r1, [pc, #48]	; (8002ce0 <__NVIC_SetPriority+0x4c>)
 8002cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cb2:	0112      	lsls	r2, r2, #4
 8002cb4:	b2d2      	uxtb	r2, r2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002cbc:	e00a      	b.n	8002cd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	b2da      	uxtb	r2, r3
 8002cc2:	4908      	ldr	r1, [pc, #32]	; (8002ce4 <__NVIC_SetPriority+0x50>)
 8002cc4:	79fb      	ldrb	r3, [r7, #7]
 8002cc6:	f003 030f 	and.w	r3, r3, #15
 8002cca:	3b04      	subs	r3, #4
 8002ccc:	0112      	lsls	r2, r2, #4
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	440b      	add	r3, r1
 8002cd2:	761a      	strb	r2, [r3, #24]
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr
 8002ce0:	e000e100 	.word	0xe000e100
 8002ce4:	e000ed00 	.word	0xe000ed00

08002ce8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002ce8:	b480      	push	{r7}
 8002cea:	b089      	sub	sp, #36	; 0x24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	60f8      	str	r0, [r7, #12]
 8002cf0:	60b9      	str	r1, [r7, #8]
 8002cf2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 0307 	and.w	r3, r3, #7
 8002cfa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002cfc:	69fb      	ldr	r3, [r7, #28]
 8002cfe:	f1c3 0307 	rsb	r3, r3, #7
 8002d02:	2b04      	cmp	r3, #4
 8002d04:	bf28      	it	cs
 8002d06:	2304      	movcs	r3, #4
 8002d08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	3304      	adds	r3, #4
 8002d0e:	2b06      	cmp	r3, #6
 8002d10:	d902      	bls.n	8002d18 <NVIC_EncodePriority+0x30>
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	3b03      	subs	r3, #3
 8002d16:	e000      	b.n	8002d1a <NVIC_EncodePriority+0x32>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d1c:	f04f 32ff 	mov.w	r2, #4294967295
 8002d20:	69bb      	ldr	r3, [r7, #24]
 8002d22:	fa02 f303 	lsl.w	r3, r2, r3
 8002d26:	43da      	mvns	r2, r3
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	401a      	ands	r2, r3
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002d30:	f04f 31ff 	mov.w	r1, #4294967295
 8002d34:	697b      	ldr	r3, [r7, #20]
 8002d36:	fa01 f303 	lsl.w	r3, r1, r3
 8002d3a:	43d9      	mvns	r1, r3
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002d40:	4313      	orrs	r3, r2
         );
}
 8002d42:	4618      	mov	r0, r3
 8002d44:	3724      	adds	r7, #36	; 0x24
 8002d46:	46bd      	mov	sp, r7
 8002d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d4c:	4770      	bx	lr
	...

08002d50 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002d60:	d301      	bcc.n	8002d66 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d62:	2301      	movs	r3, #1
 8002d64:	e00f      	b.n	8002d86 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d66:	4a0a      	ldr	r2, [pc, #40]	; (8002d90 <SysTick_Config+0x40>)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	3b01      	subs	r3, #1
 8002d6c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d6e:	210f      	movs	r1, #15
 8002d70:	f04f 30ff 	mov.w	r0, #4294967295
 8002d74:	f7ff ff8e 	bl	8002c94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d78:	4b05      	ldr	r3, [pc, #20]	; (8002d90 <SysTick_Config+0x40>)
 8002d7a:	2200      	movs	r2, #0
 8002d7c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d7e:	4b04      	ldr	r3, [pc, #16]	; (8002d90 <SysTick_Config+0x40>)
 8002d80:	2207      	movs	r2, #7
 8002d82:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	e000e010 	.word	0xe000e010

08002d94 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f7ff ff29 	bl	8002bf4 <__NVIC_SetPriorityGrouping>
}
 8002da2:	bf00      	nop
 8002da4:	3708      	adds	r7, #8
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd80      	pop	{r7, pc}

08002daa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002daa:	b580      	push	{r7, lr}
 8002dac:	b086      	sub	sp, #24
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	4603      	mov	r3, r0
 8002db2:	60b9      	str	r1, [r7, #8]
 8002db4:	607a      	str	r2, [r7, #4]
 8002db6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002db8:	2300      	movs	r3, #0
 8002dba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002dbc:	f7ff ff3e 	bl	8002c3c <__NVIC_GetPriorityGrouping>
 8002dc0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002dc2:	687a      	ldr	r2, [r7, #4]
 8002dc4:	68b9      	ldr	r1, [r7, #8]
 8002dc6:	6978      	ldr	r0, [r7, #20]
 8002dc8:	f7ff ff8e 	bl	8002ce8 <NVIC_EncodePriority>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dd2:	4611      	mov	r1, r2
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f7ff ff5d 	bl	8002c94 <__NVIC_SetPriority>
}
 8002dda:	bf00      	nop
 8002ddc:	3718      	adds	r7, #24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	bd80      	pop	{r7, pc}

08002de2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002de2:	b580      	push	{r7, lr}
 8002de4:	b082      	sub	sp, #8
 8002de6:	af00      	add	r7, sp, #0
 8002de8:	4603      	mov	r3, r0
 8002dea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002dec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df0:	4618      	mov	r0, r3
 8002df2:	f7ff ff31 	bl	8002c58 <__NVIC_EnableIRQ>
}
 8002df6:	bf00      	nop
 8002df8:	3708      	adds	r7, #8
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	bd80      	pop	{r7, pc}

08002dfe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002dfe:	b580      	push	{r7, lr}
 8002e00:	b082      	sub	sp, #8
 8002e02:	af00      	add	r7, sp, #0
 8002e04:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002e06:	6878      	ldr	r0, [r7, #4]
 8002e08:	f7ff ffa2 	bl	8002d50 <SysTick_Config>
 8002e0c:	4603      	mov	r3, r0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}

08002e16 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{ 
 8002e16:	b580      	push	{r7, lr}
 8002e18:	b082      	sub	sp, #8
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d101      	bne.n	8002e28 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8002e24:	2301      	movs	r3, #1
 8002e26:	e014      	b.n	8002e52 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));
  
  if(hdac->State == HAL_DAC_STATE_RESET)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	791b      	ldrb	r3, [r3, #4]
 8002e2c:	b2db      	uxtb	r3, r3
 8002e2e:	2b00      	cmp	r3, #0
 8002e30:	d105      	bne.n	8002e3e <HAL_DAC_Init+0x28>
    {
      hdac->MspInitCallback               = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	2200      	movs	r2, #0
 8002e36:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002e38:	6878      	ldr	r0, [r7, #4]
 8002e3a:	f7ff fc01 	bl	8002640 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2202      	movs	r2, #2
 8002e42:	711a      	strb	r2, [r3, #4]
  
  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2200      	movs	r2, #0
 8002e48:	611a      	str	r2, [r3, #16]
  
  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	2201      	movs	r2, #1
 8002e4e:	711a      	strb	r2, [r3, #4]
  
  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3708      	adds	r7, #8
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}

08002e5a <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel)
{
 8002e5a:	b580      	push	{r7, lr}
 8002e5c:	b084      	sub	sp, #16
 8002e5e:	af00      	add	r7, sp, #0
 8002e60:	6078      	str	r0, [r7, #4]
 8002e62:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e64:	2300      	movs	r3, #0
 8002e66:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Disable the selected DAC channel DMA request */
   hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << Channel);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	6819      	ldr	r1, [r3, #0]
 8002e6e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	fa02 f303 	lsl.w	r3, r2, r3
 8002e78:	43da      	mvns	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	400a      	ands	r2, r1
 8002e80:	601a      	str	r2, [r3, #0]
    
  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	6819      	ldr	r1, [r3, #0]
 8002e88:	2201      	movs	r2, #1
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e90:	43da      	mvns	r2, r3
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	400a      	ands	r2, r1
 8002e98:	601a      	str	r2, [r3, #0]
  
  /* Disable the DMA Channel */
  /* Channel1 is used */
  if(Channel == DAC_CHANNEL_1)
 8002e9a:	683b      	ldr	r3, [r7, #0]
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d107      	bne.n	8002eb0 <HAL_DAC_Stop_DMA+0x56>
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle1);
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	f000 f915 	bl	80030d4 <HAL_DMA_Abort>
 8002eaa:	4603      	mov	r3, r0
 8002eac:	73fb      	strb	r3, [r7, #15]
 8002eae:	e006      	b.n	8002ebe <HAL_DAC_Stop_DMA+0x64>
  }
  else /* Channel2 is used for */
  { 
    status = HAL_DMA_Abort(hdac->DMA_Handle2); 
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	4618      	mov	r0, r3
 8002eb6:	f000 f90d 	bl	80030d4 <HAL_DMA_Abort>
 8002eba:	4603      	mov	r3, r0
 8002ebc:	73fb      	strb	r3, [r7, #15]
  }

  /* Check if DMA Channel effectively disabled */
  if(status != HAL_OK)
 8002ebe:	7bfb      	ldrb	r3, [r7, #15]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_DAC_Stop_DMA+0x72>
  {
    /* Update DAC state machine to error */
    hdac->State = HAL_DAC_STATE_ERROR;      
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2204      	movs	r2, #4
 8002ec8:	711a      	strb	r2, [r3, #4]
 8002eca:	e002      	b.n	8002ed2 <HAL_DAC_Stop_DMA+0x78>
  }
  else
  {
    /* Change DAC state */
    hdac->State = HAL_DAC_STATE_READY;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2201      	movs	r2, #1
 8002ed0:	711a      	strb	r2, [r3, #4]
  }

  /* Return function status */
  return status;
 8002ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3710      	adds	r7, #16
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b087      	sub	sp, #28
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	617b      	str	r3, [r7, #20]
 8002eec:	2300      	movs	r3, #0
 8002eee:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8002ef0:	68fb      	ldr	r3, [r7, #12]
 8002ef2:	795b      	ldrb	r3, [r3, #5]
 8002ef4:	2b01      	cmp	r3, #1
 8002ef6:	d101      	bne.n	8002efc <HAL_DAC_ConfigChannel+0x20>
 8002ef8:	2302      	movs	r3, #2
 8002efa:	e036      	b.n	8002f6a <HAL_DAC_ConfigChannel+0x8e>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	2201      	movs	r2, #1
 8002f00:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2202      	movs	r2, #2
 8002f06:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 8002f10:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */   
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	fa02 f303 	lsl.w	r3, r2, r3
 8002f36:	697a      	ldr	r2, [r7, #20]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	697a      	ldr	r2, [r7, #20]
 8002f42:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	6819      	ldr	r1, [r3, #0]
 8002f4a:	22c0      	movs	r2, #192	; 0xc0
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43da      	mvns	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	400a      	ands	r2, r1
 8002f5a:	601a      	str	r2, [r3, #0]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	2201      	movs	r2, #1
 8002f60:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	2200      	movs	r2, #0
 8002f66:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	371c      	adds	r7, #28
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f74:	4770      	bx	lr
	...

08002f78 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f80:	2300      	movs	r3, #0
 8002f82:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f84:	f7ff fe2a 	bl	8002bdc <HAL_GetTick>
 8002f88:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e099      	b.n	80030c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	2200      	movs	r2, #0
 8002f98:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	2202      	movs	r2, #2
 8002fa0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	681a      	ldr	r2, [r3, #0]
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f022 0201 	bic.w	r2, r2, #1
 8002fb2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fb4:	e00f      	b.n	8002fd6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002fb6:	f7ff fe11 	bl	8002bdc <HAL_GetTick>
 8002fba:	4602      	mov	r2, r0
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	1ad3      	subs	r3, r2, r3
 8002fc0:	2b05      	cmp	r3, #5
 8002fc2:	d908      	bls.n	8002fd6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	2220      	movs	r2, #32
 8002fc8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	2203      	movs	r2, #3
 8002fce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002fd2:	2303      	movs	r3, #3
 8002fd4:	e078      	b.n	80030c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0301 	and.w	r3, r3, #1
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d1e8      	bne.n	8002fb6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002fec:	697a      	ldr	r2, [r7, #20]
 8002fee:	4b38      	ldr	r3, [pc, #224]	; (80030d0 <HAL_DMA_Init+0x158>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685a      	ldr	r2, [r3, #4]
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003002:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	691b      	ldr	r3, [r3, #16]
 8003008:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800300e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	699b      	ldr	r3, [r3, #24]
 8003014:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800301a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a1b      	ldr	r3, [r3, #32]
 8003020:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003022:	697a      	ldr	r2, [r7, #20]
 8003024:	4313      	orrs	r3, r2
 8003026:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	2b04      	cmp	r3, #4
 800302e:	d107      	bne.n	8003040 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003038:	4313      	orrs	r3, r2
 800303a:	697a      	ldr	r2, [r7, #20]
 800303c:	4313      	orrs	r3, r2
 800303e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	697a      	ldr	r2, [r7, #20]
 8003046:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003050:	697b      	ldr	r3, [r7, #20]
 8003052:	f023 0307 	bic.w	r3, r3, #7
 8003056:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800305c:	697a      	ldr	r2, [r7, #20]
 800305e:	4313      	orrs	r3, r2
 8003060:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003066:	2b04      	cmp	r3, #4
 8003068:	d117      	bne.n	800309a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306e:	697a      	ldr	r2, [r7, #20]
 8003070:	4313      	orrs	r3, r2
 8003072:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003078:	2b00      	cmp	r3, #0
 800307a:	d00e      	beq.n	800309a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800307c:	6878      	ldr	r0, [r7, #4]
 800307e:	f000 fa7b 	bl	8003578 <DMA_CheckFifoParam>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d008      	beq.n	800309a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2240      	movs	r2, #64	; 0x40
 800308c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	2201      	movs	r2, #1
 8003092:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003096:	2301      	movs	r3, #1
 8003098:	e016      	b.n	80030c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	697a      	ldr	r2, [r7, #20]
 80030a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80030a2:	6878      	ldr	r0, [r7, #4]
 80030a4:	f000 fa32 	bl	800350c <DMA_CalcBaseAndBitshift>
 80030a8:	4603      	mov	r3, r0
 80030aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030b0:	223f      	movs	r2, #63	; 0x3f
 80030b2:	409a      	lsls	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2200      	movs	r2, #0
 80030bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2201      	movs	r2, #1
 80030c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80030c6:	2300      	movs	r3, #0
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}
 80030d0:	f010803f 	.word	0xf010803f

080030d4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	b084      	sub	sp, #16
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030e0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80030e2:	f7ff fd7b 	bl	8002bdc <HAL_GetTick>
 80030e6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80030ee:	b2db      	uxtb	r3, r3
 80030f0:	2b02      	cmp	r3, #2
 80030f2:	d008      	beq.n	8003106 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2280      	movs	r2, #128	; 0x80
 80030f8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	2200      	movs	r2, #0
 80030fe:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003102:	2301      	movs	r3, #1
 8003104:	e052      	b.n	80031ac <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0216 	bic.w	r2, r2, #22
 8003114:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	695a      	ldr	r2, [r3, #20]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003124:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800312a:	2b00      	cmp	r3, #0
 800312c:	d103      	bne.n	8003136 <HAL_DMA_Abort+0x62>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003132:	2b00      	cmp	r3, #0
 8003134:	d007      	beq.n	8003146 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f022 0208 	bic.w	r2, r2, #8
 8003144:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	681a      	ldr	r2, [r3, #0]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 0201 	bic.w	r2, r2, #1
 8003154:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003156:	e013      	b.n	8003180 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003158:	f7ff fd40 	bl	8002bdc <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b05      	cmp	r3, #5
 8003164:	d90c      	bls.n	8003180 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2220      	movs	r2, #32
 800316a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	2200      	movs	r2, #0
 8003170:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	2203      	movs	r2, #3
 8003178:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e015      	b.n	80031ac <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f003 0301 	and.w	r3, r3, #1
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1e4      	bne.n	8003158 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003192:	223f      	movs	r2, #63	; 0x3f
 8003194:	409a      	lsls	r2, r3
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	2201      	movs	r2, #1
 80031a6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 80031aa:	2300      	movs	r3, #0
}
 80031ac:	4618      	mov	r0, r3
 80031ae:	3710      	adds	r7, #16
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}

080031b4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031c2:	b2db      	uxtb	r3, r3
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d004      	beq.n	80031d2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	2280      	movs	r2, #128	; 0x80
 80031cc:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80031ce:	2301      	movs	r3, #1
 80031d0:	e00c      	b.n	80031ec <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	2205      	movs	r2, #5
 80031d6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681a      	ldr	r2, [r3, #0]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	f022 0201 	bic.w	r2, r2, #1
 80031e8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80031ea:	2300      	movs	r3, #0
}
 80031ec:	4618      	mov	r0, r3
 80031ee:	370c      	adds	r7, #12
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr

080031f8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80031f8:	b580      	push	{r7, lr}
 80031fa:	b086      	sub	sp, #24
 80031fc:	af00      	add	r7, sp, #0
 80031fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003204:	4b92      	ldr	r3, [pc, #584]	; (8003450 <HAL_DMA_IRQHandler+0x258>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a92      	ldr	r2, [pc, #584]	; (8003454 <HAL_DMA_IRQHandler+0x25c>)
 800320a:	fba2 2303 	umull	r2, r3, r2, r3
 800320e:	0a9b      	lsrs	r3, r3, #10
 8003210:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003216:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003218:	693b      	ldr	r3, [r7, #16]
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003222:	2208      	movs	r2, #8
 8003224:	409a      	lsls	r2, r3
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	4013      	ands	r3, r2
 800322a:	2b00      	cmp	r3, #0
 800322c:	d01a      	beq.n	8003264 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f003 0304 	and.w	r3, r3, #4
 8003238:	2b00      	cmp	r3, #0
 800323a:	d013      	beq.n	8003264 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	681a      	ldr	r2, [r3, #0]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f022 0204 	bic.w	r2, r2, #4
 800324a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003250:	2208      	movs	r2, #8
 8003252:	409a      	lsls	r2, r3
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800325c:	f043 0201 	orr.w	r2, r3, #1
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003268:	2201      	movs	r2, #1
 800326a:	409a      	lsls	r2, r3
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	4013      	ands	r3, r2
 8003270:	2b00      	cmp	r3, #0
 8003272:	d012      	beq.n	800329a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	695b      	ldr	r3, [r3, #20]
 800327a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800327e:	2b00      	cmp	r3, #0
 8003280:	d00b      	beq.n	800329a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003286:	2201      	movs	r2, #1
 8003288:	409a      	lsls	r2, r3
 800328a:	693b      	ldr	r3, [r7, #16]
 800328c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003292:	f043 0202 	orr.w	r2, r3, #2
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800329e:	2204      	movs	r2, #4
 80032a0:	409a      	lsls	r2, r3
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	4013      	ands	r3, r2
 80032a6:	2b00      	cmp	r3, #0
 80032a8:	d012      	beq.n	80032d0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00b      	beq.n	80032d0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032bc:	2204      	movs	r2, #4
 80032be:	409a      	lsls	r2, r3
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80032c8:	f043 0204 	orr.w	r2, r3, #4
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032d4:	2210      	movs	r2, #16
 80032d6:	409a      	lsls	r2, r3
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	4013      	ands	r3, r2
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d043      	beq.n	8003368 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f003 0308 	and.w	r3, r3, #8
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d03c      	beq.n	8003368 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032f2:	2210      	movs	r2, #16
 80032f4:	409a      	lsls	r2, r3
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003304:	2b00      	cmp	r3, #0
 8003306:	d018      	beq.n	800333a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003312:	2b00      	cmp	r3, #0
 8003314:	d108      	bne.n	8003328 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	2b00      	cmp	r3, #0
 800331c:	d024      	beq.n	8003368 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003322:	6878      	ldr	r0, [r7, #4]
 8003324:	4798      	blx	r3
 8003326:	e01f      	b.n	8003368 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800332c:	2b00      	cmp	r3, #0
 800332e:	d01b      	beq.n	8003368 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	4798      	blx	r3
 8003338:	e016      	b.n	8003368 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003344:	2b00      	cmp	r3, #0
 8003346:	d107      	bne.n	8003358 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	681a      	ldr	r2, [r3, #0]
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f022 0208 	bic.w	r2, r2, #8
 8003356:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335c:	2b00      	cmp	r3, #0
 800335e:	d003      	beq.n	8003368 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003364:	6878      	ldr	r0, [r7, #4]
 8003366:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800336c:	2220      	movs	r2, #32
 800336e:	409a      	lsls	r2, r3
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	4013      	ands	r3, r2
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 808e 	beq.w	8003496 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	f003 0310 	and.w	r3, r3, #16
 8003384:	2b00      	cmp	r3, #0
 8003386:	f000 8086 	beq.w	8003496 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338e:	2220      	movs	r2, #32
 8003390:	409a      	lsls	r2, r3
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800339c:	b2db      	uxtb	r3, r3
 800339e:	2b05      	cmp	r3, #5
 80033a0:	d136      	bne.n	8003410 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	681a      	ldr	r2, [r3, #0]
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f022 0216 	bic.w	r2, r2, #22
 80033b0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	695a      	ldr	r2, [r3, #20]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033c0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d103      	bne.n	80033d2 <HAL_DMA_IRQHandler+0x1da>
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d007      	beq.n	80033e2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f022 0208 	bic.w	r2, r2, #8
 80033e0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e6:	223f      	movs	r2, #63	; 0x3f
 80033e8:	409a      	lsls	r2, r3
 80033ea:	693b      	ldr	r3, [r7, #16]
 80033ec:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2201      	movs	r2, #1
 80033fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003402:	2b00      	cmp	r3, #0
 8003404:	d07d      	beq.n	8003502 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800340a:	6878      	ldr	r0, [r7, #4]
 800340c:	4798      	blx	r3
        }
        return;
 800340e:	e078      	b.n	8003502 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800341a:	2b00      	cmp	r3, #0
 800341c:	d01c      	beq.n	8003458 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003428:	2b00      	cmp	r3, #0
 800342a:	d108      	bne.n	800343e <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003430:	2b00      	cmp	r3, #0
 8003432:	d030      	beq.n	8003496 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003438:	6878      	ldr	r0, [r7, #4]
 800343a:	4798      	blx	r3
 800343c:	e02b      	b.n	8003496 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003442:	2b00      	cmp	r3, #0
 8003444:	d027      	beq.n	8003496 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	4798      	blx	r3
 800344e:	e022      	b.n	8003496 <HAL_DMA_IRQHandler+0x29e>
 8003450:	20000014 	.word	0x20000014
 8003454:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003462:	2b00      	cmp	r3, #0
 8003464:	d10f      	bne.n	8003486 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	681a      	ldr	r2, [r3, #0]
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f022 0210 	bic.w	r2, r2, #16
 8003474:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2201      	movs	r2, #1
 8003482:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800348a:	2b00      	cmp	r3, #0
 800348c:	d003      	beq.n	8003496 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800349a:	2b00      	cmp	r3, #0
 800349c:	d032      	beq.n	8003504 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034a2:	f003 0301 	and.w	r3, r3, #1
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d022      	beq.n	80034f0 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2205      	movs	r2, #5
 80034ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	681a      	ldr	r2, [r3, #0]
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f022 0201 	bic.w	r2, r2, #1
 80034c0:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	3301      	adds	r3, #1
 80034c6:	60bb      	str	r3, [r7, #8]
 80034c8:	697a      	ldr	r2, [r7, #20]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d307      	bcc.n	80034de <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0301 	and.w	r3, r3, #1
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d1f2      	bne.n	80034c2 <HAL_DMA_IRQHandler+0x2ca>
 80034dc:	e000      	b.n	80034e0 <HAL_DMA_IRQHandler+0x2e8>
          break;
 80034de:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	d005      	beq.n	8003504 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80034fc:	6878      	ldr	r0, [r7, #4]
 80034fe:	4798      	blx	r3
 8003500:	e000      	b.n	8003504 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003502:	bf00      	nop
    }
  }
}
 8003504:	3718      	adds	r7, #24
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop

0800350c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800350c:	b480      	push	{r7}
 800350e:	b085      	sub	sp, #20
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	b2db      	uxtb	r3, r3
 800351a:	3b10      	subs	r3, #16
 800351c:	4a14      	ldr	r2, [pc, #80]	; (8003570 <DMA_CalcBaseAndBitshift+0x64>)
 800351e:	fba2 2303 	umull	r2, r3, r2, r3
 8003522:	091b      	lsrs	r3, r3, #4
 8003524:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003526:	4a13      	ldr	r2, [pc, #76]	; (8003574 <DMA_CalcBaseAndBitshift+0x68>)
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4413      	add	r3, r2
 800352c:	781b      	ldrb	r3, [r3, #0]
 800352e:	461a      	mov	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2b03      	cmp	r3, #3
 8003538:	d909      	bls.n	800354e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003542:	f023 0303 	bic.w	r3, r3, #3
 8003546:	1d1a      	adds	r2, r3, #4
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	659a      	str	r2, [r3, #88]	; 0x58
 800354c:	e007      	b.n	800355e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003556:	f023 0303 	bic.w	r3, r3, #3
 800355a:	687a      	ldr	r2, [r7, #4]
 800355c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003562:	4618      	mov	r0, r3
 8003564:	3714      	adds	r7, #20
 8003566:	46bd      	mov	sp, r7
 8003568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800356c:	4770      	bx	lr
 800356e:	bf00      	nop
 8003570:	aaaaaaab 	.word	0xaaaaaaab
 8003574:	080085b4 	.word	0x080085b4

08003578 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003578:	b480      	push	{r7}
 800357a:	b085      	sub	sp, #20
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003580:	2300      	movs	r3, #0
 8003582:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003588:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	699b      	ldr	r3, [r3, #24]
 800358e:	2b00      	cmp	r3, #0
 8003590:	d11f      	bne.n	80035d2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	2b03      	cmp	r3, #3
 8003596:	d855      	bhi.n	8003644 <DMA_CheckFifoParam+0xcc>
 8003598:	a201      	add	r2, pc, #4	; (adr r2, 80035a0 <DMA_CheckFifoParam+0x28>)
 800359a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800359e:	bf00      	nop
 80035a0:	080035b1 	.word	0x080035b1
 80035a4:	080035c3 	.word	0x080035c3
 80035a8:	080035b1 	.word	0x080035b1
 80035ac:	08003645 	.word	0x08003645
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d045      	beq.n	8003648 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035c0:	e042      	b.n	8003648 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035c6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80035ca:	d13f      	bne.n	800364c <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035d0:	e03c      	b.n	800364c <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80035da:	d121      	bne.n	8003620 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80035dc:	68bb      	ldr	r3, [r7, #8]
 80035de:	2b03      	cmp	r3, #3
 80035e0:	d836      	bhi.n	8003650 <DMA_CheckFifoParam+0xd8>
 80035e2:	a201      	add	r2, pc, #4	; (adr r2, 80035e8 <DMA_CheckFifoParam+0x70>)
 80035e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035e8:	080035f9 	.word	0x080035f9
 80035ec:	080035ff 	.word	0x080035ff
 80035f0:	080035f9 	.word	0x080035f9
 80035f4:	08003611 	.word	0x08003611
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	73fb      	strb	r3, [r7, #15]
      break;
 80035fc:	e02f      	b.n	800365e <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003602:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d024      	beq.n	8003654 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800360a:	2301      	movs	r3, #1
 800360c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800360e:	e021      	b.n	8003654 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003618:	d11e      	bne.n	8003658 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800361e:	e01b      	b.n	8003658 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003620:	68bb      	ldr	r3, [r7, #8]
 8003622:	2b02      	cmp	r3, #2
 8003624:	d902      	bls.n	800362c <DMA_CheckFifoParam+0xb4>
 8003626:	2b03      	cmp	r3, #3
 8003628:	d003      	beq.n	8003632 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800362a:	e018      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	73fb      	strb	r3, [r7, #15]
      break;
 8003630:	e015      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003636:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800363a:	2b00      	cmp	r3, #0
 800363c:	d00e      	beq.n	800365c <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	73fb      	strb	r3, [r7, #15]
      break;
 8003642:	e00b      	b.n	800365c <DMA_CheckFifoParam+0xe4>
      break;
 8003644:	bf00      	nop
 8003646:	e00a      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      break;
 8003648:	bf00      	nop
 800364a:	e008      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      break;
 800364c:	bf00      	nop
 800364e:	e006      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      break;
 8003650:	bf00      	nop
 8003652:	e004      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      break;
 8003654:	bf00      	nop
 8003656:	e002      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      break;   
 8003658:	bf00      	nop
 800365a:	e000      	b.n	800365e <DMA_CheckFifoParam+0xe6>
      break;
 800365c:	bf00      	nop
    }
  } 
  
  return status; 
 800365e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003660:	4618      	mov	r0, r3
 8003662:	3714      	adds	r7, #20
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr

0800366c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800366c:	b480      	push	{r7}
 800366e:	b089      	sub	sp, #36	; 0x24
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003676:	2300      	movs	r3, #0
 8003678:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800367a:	2300      	movs	r3, #0
 800367c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800367e:	2300      	movs	r3, #0
 8003680:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003682:	2300      	movs	r3, #0
 8003684:	61fb      	str	r3, [r7, #28]
 8003686:	e165      	b.n	8003954 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003688:	2201      	movs	r2, #1
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	fa02 f303 	lsl.w	r3, r2, r3
 8003690:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	697a      	ldr	r2, [r7, #20]
 8003698:	4013      	ands	r3, r2
 800369a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800369c:	693a      	ldr	r2, [r7, #16]
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	429a      	cmp	r2, r3
 80036a2:	f040 8154 	bne.w	800394e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036a6:	683b      	ldr	r3, [r7, #0]
 80036a8:	685b      	ldr	r3, [r3, #4]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d00b      	beq.n	80036c6 <HAL_GPIO_Init+0x5a>
 80036ae:	683b      	ldr	r3, [r7, #0]
 80036b0:	685b      	ldr	r3, [r3, #4]
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d007      	beq.n	80036c6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80036ba:	2b11      	cmp	r3, #17
 80036bc:	d003      	beq.n	80036c6 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80036be:	683b      	ldr	r3, [r7, #0]
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	2b12      	cmp	r3, #18
 80036c4:	d130      	bne.n	8003728 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	2203      	movs	r2, #3
 80036d2:	fa02 f303 	lsl.w	r3, r2, r3
 80036d6:	43db      	mvns	r3, r3
 80036d8:	69ba      	ldr	r2, [r7, #24]
 80036da:	4013      	ands	r3, r2
 80036dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	68da      	ldr	r2, [r3, #12]
 80036e2:	69fb      	ldr	r3, [r7, #28]
 80036e4:	005b      	lsls	r3, r3, #1
 80036e6:	fa02 f303 	lsl.w	r3, r2, r3
 80036ea:	69ba      	ldr	r2, [r7, #24]
 80036ec:	4313      	orrs	r3, r2
 80036ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	69ba      	ldr	r2, [r7, #24]
 80036f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	685b      	ldr	r3, [r3, #4]
 80036fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80036fc:	2201      	movs	r2, #1
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	fa02 f303 	lsl.w	r3, r2, r3
 8003704:	43db      	mvns	r3, r3
 8003706:	69ba      	ldr	r2, [r7, #24]
 8003708:	4013      	ands	r3, r2
 800370a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	091b      	lsrs	r3, r3, #4
 8003712:	f003 0201 	and.w	r2, r3, #1
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	fa02 f303 	lsl.w	r3, r2, r3
 800371c:	69ba      	ldr	r2, [r7, #24]
 800371e:	4313      	orrs	r3, r2
 8003720:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	69ba      	ldr	r2, [r7, #24]
 8003726:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	68db      	ldr	r3, [r3, #12]
 800372c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800372e:	69fb      	ldr	r3, [r7, #28]
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	2203      	movs	r2, #3
 8003734:	fa02 f303 	lsl.w	r3, r2, r3
 8003738:	43db      	mvns	r3, r3
 800373a:	69ba      	ldr	r2, [r7, #24]
 800373c:	4013      	ands	r3, r2
 800373e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	005b      	lsls	r3, r3, #1
 8003748:	fa02 f303 	lsl.w	r3, r2, r3
 800374c:	69ba      	ldr	r2, [r7, #24]
 800374e:	4313      	orrs	r3, r2
 8003750:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	69ba      	ldr	r2, [r7, #24]
 8003756:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	2b02      	cmp	r3, #2
 800375e:	d003      	beq.n	8003768 <HAL_GPIO_Init+0xfc>
 8003760:	683b      	ldr	r3, [r7, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	2b12      	cmp	r3, #18
 8003766:	d123      	bne.n	80037b0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003768:	69fb      	ldr	r3, [r7, #28]
 800376a:	08da      	lsrs	r2, r3, #3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	3208      	adds	r2, #8
 8003770:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003774:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003776:	69fb      	ldr	r3, [r7, #28]
 8003778:	f003 0307 	and.w	r3, r3, #7
 800377c:	009b      	lsls	r3, r3, #2
 800377e:	220f      	movs	r2, #15
 8003780:	fa02 f303 	lsl.w	r3, r2, r3
 8003784:	43db      	mvns	r3, r3
 8003786:	69ba      	ldr	r2, [r7, #24]
 8003788:	4013      	ands	r3, r2
 800378a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	691a      	ldr	r2, [r3, #16]
 8003790:	69fb      	ldr	r3, [r7, #28]
 8003792:	f003 0307 	and.w	r3, r3, #7
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	fa02 f303 	lsl.w	r3, r2, r3
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	4313      	orrs	r3, r2
 80037a0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	08da      	lsrs	r2, r3, #3
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	3208      	adds	r2, #8
 80037aa:	69b9      	ldr	r1, [r7, #24]
 80037ac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	005b      	lsls	r3, r3, #1
 80037ba:	2203      	movs	r2, #3
 80037bc:	fa02 f303 	lsl.w	r3, r2, r3
 80037c0:	43db      	mvns	r3, r3
 80037c2:	69ba      	ldr	r2, [r7, #24]
 80037c4:	4013      	ands	r3, r2
 80037c6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f003 0203 	and.w	r2, r3, #3
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	005b      	lsls	r3, r3, #1
 80037d4:	fa02 f303 	lsl.w	r3, r2, r3
 80037d8:	69ba      	ldr	r2, [r7, #24]
 80037da:	4313      	orrs	r3, r2
 80037dc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	69ba      	ldr	r2, [r7, #24]
 80037e2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	f000 80ae 	beq.w	800394e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80037f2:	2300      	movs	r3, #0
 80037f4:	60fb      	str	r3, [r7, #12]
 80037f6:	4b5c      	ldr	r3, [pc, #368]	; (8003968 <HAL_GPIO_Init+0x2fc>)
 80037f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037fa:	4a5b      	ldr	r2, [pc, #364]	; (8003968 <HAL_GPIO_Init+0x2fc>)
 80037fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003800:	6453      	str	r3, [r2, #68]	; 0x44
 8003802:	4b59      	ldr	r3, [pc, #356]	; (8003968 <HAL_GPIO_Init+0x2fc>)
 8003804:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003806:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800380e:	4a57      	ldr	r2, [pc, #348]	; (800396c <HAL_GPIO_Init+0x300>)
 8003810:	69fb      	ldr	r3, [r7, #28]
 8003812:	089b      	lsrs	r3, r3, #2
 8003814:	3302      	adds	r3, #2
 8003816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800381a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f003 0303 	and.w	r3, r3, #3
 8003822:	009b      	lsls	r3, r3, #2
 8003824:	220f      	movs	r2, #15
 8003826:	fa02 f303 	lsl.w	r3, r2, r3
 800382a:	43db      	mvns	r3, r3
 800382c:	69ba      	ldr	r2, [r7, #24]
 800382e:	4013      	ands	r3, r2
 8003830:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a4e      	ldr	r2, [pc, #312]	; (8003970 <HAL_GPIO_Init+0x304>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d025      	beq.n	8003886 <HAL_GPIO_Init+0x21a>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a4d      	ldr	r2, [pc, #308]	; (8003974 <HAL_GPIO_Init+0x308>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d01f      	beq.n	8003882 <HAL_GPIO_Init+0x216>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a4c      	ldr	r2, [pc, #304]	; (8003978 <HAL_GPIO_Init+0x30c>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d019      	beq.n	800387e <HAL_GPIO_Init+0x212>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a4b      	ldr	r2, [pc, #300]	; (800397c <HAL_GPIO_Init+0x310>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d013      	beq.n	800387a <HAL_GPIO_Init+0x20e>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a4a      	ldr	r2, [pc, #296]	; (8003980 <HAL_GPIO_Init+0x314>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d00d      	beq.n	8003876 <HAL_GPIO_Init+0x20a>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a49      	ldr	r2, [pc, #292]	; (8003984 <HAL_GPIO_Init+0x318>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d007      	beq.n	8003872 <HAL_GPIO_Init+0x206>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a48      	ldr	r2, [pc, #288]	; (8003988 <HAL_GPIO_Init+0x31c>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d101      	bne.n	800386e <HAL_GPIO_Init+0x202>
 800386a:	2306      	movs	r3, #6
 800386c:	e00c      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 800386e:	2307      	movs	r3, #7
 8003870:	e00a      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 8003872:	2305      	movs	r3, #5
 8003874:	e008      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 8003876:	2304      	movs	r3, #4
 8003878:	e006      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 800387a:	2303      	movs	r3, #3
 800387c:	e004      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 800387e:	2302      	movs	r3, #2
 8003880:	e002      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 8003882:	2301      	movs	r3, #1
 8003884:	e000      	b.n	8003888 <HAL_GPIO_Init+0x21c>
 8003886:	2300      	movs	r3, #0
 8003888:	69fa      	ldr	r2, [r7, #28]
 800388a:	f002 0203 	and.w	r2, r2, #3
 800388e:	0092      	lsls	r2, r2, #2
 8003890:	4093      	lsls	r3, r2
 8003892:	69ba      	ldr	r2, [r7, #24]
 8003894:	4313      	orrs	r3, r2
 8003896:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003898:	4934      	ldr	r1, [pc, #208]	; (800396c <HAL_GPIO_Init+0x300>)
 800389a:	69fb      	ldr	r3, [r7, #28]
 800389c:	089b      	lsrs	r3, r3, #2
 800389e:	3302      	adds	r3, #2
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80038a6:	4b39      	ldr	r3, [pc, #228]	; (800398c <HAL_GPIO_Init+0x320>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038ac:	693b      	ldr	r3, [r7, #16]
 80038ae:	43db      	mvns	r3, r3
 80038b0:	69ba      	ldr	r2, [r7, #24]
 80038b2:	4013      	ands	r3, r2
 80038b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d003      	beq.n	80038ca <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80038c2:	69ba      	ldr	r2, [r7, #24]
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	4313      	orrs	r3, r2
 80038c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038ca:	4a30      	ldr	r2, [pc, #192]	; (800398c <HAL_GPIO_Init+0x320>)
 80038cc:	69bb      	ldr	r3, [r7, #24]
 80038ce:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80038d0:	4b2e      	ldr	r3, [pc, #184]	; (800398c <HAL_GPIO_Init+0x320>)
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	43db      	mvns	r3, r3
 80038da:	69ba      	ldr	r2, [r7, #24]
 80038dc:	4013      	ands	r3, r2
 80038de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80038e0:	683b      	ldr	r3, [r7, #0]
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d003      	beq.n	80038f4 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80038ec:	69ba      	ldr	r2, [r7, #24]
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	4313      	orrs	r3, r2
 80038f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80038f4:	4a25      	ldr	r2, [pc, #148]	; (800398c <HAL_GPIO_Init+0x320>)
 80038f6:	69bb      	ldr	r3, [r7, #24]
 80038f8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80038fa:	4b24      	ldr	r3, [pc, #144]	; (800398c <HAL_GPIO_Init+0x320>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	43db      	mvns	r3, r3
 8003904:	69ba      	ldr	r2, [r7, #24]
 8003906:	4013      	ands	r3, r2
 8003908:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800390a:	683b      	ldr	r3, [r7, #0]
 800390c:	685b      	ldr	r3, [r3, #4]
 800390e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003912:	2b00      	cmp	r3, #0
 8003914:	d003      	beq.n	800391e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8003916:	69ba      	ldr	r2, [r7, #24]
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	4313      	orrs	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800391e:	4a1b      	ldr	r2, [pc, #108]	; (800398c <HAL_GPIO_Init+0x320>)
 8003920:	69bb      	ldr	r3, [r7, #24]
 8003922:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003924:	4b19      	ldr	r3, [pc, #100]	; (800398c <HAL_GPIO_Init+0x320>)
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800392a:	693b      	ldr	r3, [r7, #16]
 800392c:	43db      	mvns	r3, r3
 800392e:	69ba      	ldr	r2, [r7, #24]
 8003930:	4013      	ands	r3, r2
 8003932:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003934:	683b      	ldr	r3, [r7, #0]
 8003936:	685b      	ldr	r3, [r3, #4]
 8003938:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800393c:	2b00      	cmp	r3, #0
 800393e:	d003      	beq.n	8003948 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	4313      	orrs	r3, r2
 8003946:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003948:	4a10      	ldr	r2, [pc, #64]	; (800398c <HAL_GPIO_Init+0x320>)
 800394a:	69bb      	ldr	r3, [r7, #24]
 800394c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	3301      	adds	r3, #1
 8003952:	61fb      	str	r3, [r7, #28]
 8003954:	69fb      	ldr	r3, [r7, #28]
 8003956:	2b0f      	cmp	r3, #15
 8003958:	f67f ae96 	bls.w	8003688 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800395c:	bf00      	nop
 800395e:	3724      	adds	r7, #36	; 0x24
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr
 8003968:	40023800 	.word	0x40023800
 800396c:	40013800 	.word	0x40013800
 8003970:	40020000 	.word	0x40020000
 8003974:	40020400 	.word	0x40020400
 8003978:	40020800 	.word	0x40020800
 800397c:	40020c00 	.word	0x40020c00
 8003980:	40021000 	.word	0x40021000
 8003984:	40021400 	.word	0x40021400
 8003988:	40021800 	.word	0x40021800
 800398c:	40013c00 	.word	0x40013c00

08003990 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	460b      	mov	r3, r1
 800399a:	807b      	strh	r3, [r7, #2]
 800399c:	4613      	mov	r3, r2
 800399e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80039a0:	787b      	ldrb	r3, [r7, #1]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d003      	beq.n	80039ae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80039a6:	887a      	ldrh	r2, [r7, #2]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80039ac:	e003      	b.n	80039b6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80039ae:	887b      	ldrh	r3, [r7, #2]
 80039b0:	041a      	lsls	r2, r3, #16
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	619a      	str	r2, [r3, #24]
}
 80039b6:	bf00      	nop
 80039b8:	370c      	adds	r7, #12
 80039ba:	46bd      	mov	sp, r7
 80039bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c0:	4770      	bx	lr

080039c2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80039c2:	b480      	push	{r7}
 80039c4:	b083      	sub	sp, #12
 80039c6:	af00      	add	r7, sp, #0
 80039c8:	6078      	str	r0, [r7, #4]
 80039ca:	460b      	mov	r3, r1
 80039cc:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	695a      	ldr	r2, [r3, #20]
 80039d2:	887b      	ldrh	r3, [r7, #2]
 80039d4:	401a      	ands	r2, r3
 80039d6:	887b      	ldrh	r3, [r7, #2]
 80039d8:	429a      	cmp	r2, r3
 80039da:	d104      	bne.n	80039e6 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80039dc:	887b      	ldrh	r3, [r7, #2]
 80039de:	041a      	lsls	r2, r3, #16
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80039e4:	e002      	b.n	80039ec <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80039e6:	887a      	ldrh	r2, [r7, #2]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	619a      	str	r2, [r3, #24]
}
 80039ec:	bf00      	nop
 80039ee:	370c      	adds	r7, #12
 80039f0:	46bd      	mov	sp, r7
 80039f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039f6:	4770      	bx	lr

080039f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b082      	sub	sp, #8
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	4603      	mov	r3, r0
 8003a00:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003a02:	4b08      	ldr	r3, [pc, #32]	; (8003a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a04:	695a      	ldr	r2, [r3, #20]
 8003a06:	88fb      	ldrh	r3, [r7, #6]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d006      	beq.n	8003a1c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003a0e:	4a05      	ldr	r2, [pc, #20]	; (8003a24 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003a10:	88fb      	ldrh	r3, [r7, #6]
 8003a12:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003a14:	88fb      	ldrh	r3, [r7, #6]
 8003a16:	4618      	mov	r0, r3
 8003a18:	f000 f806 	bl	8003a28 <HAL_GPIO_EXTI_Callback>
  }
}
 8003a1c:	bf00      	nop
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}
 8003a24:	40013c00 	.word	0x40013c00

08003a28 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003a28:	b480      	push	{r7}
 8003a2a:	b083      	sub	sp, #12
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	4603      	mov	r3, r0
 8003a30:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8003a32:	bf00      	nop
 8003a34:	370c      	adds	r7, #12
 8003a36:	46bd      	mov	sp, r7
 8003a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3c:	4770      	bx	lr
	...

08003a40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003a40:	b580      	push	{r7, lr}
 8003a42:	b084      	sub	sp, #16
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d101      	bne.n	8003a54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	e0cc      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003a54:	4b68      	ldr	r3, [pc, #416]	; (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f003 030f 	and.w	r3, r3, #15
 8003a5c:	683a      	ldr	r2, [r7, #0]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d90c      	bls.n	8003a7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003a62:	4b65      	ldr	r3, [pc, #404]	; (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a64:	683a      	ldr	r2, [r7, #0]
 8003a66:	b2d2      	uxtb	r2, r2
 8003a68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a6a:	4b63      	ldr	r3, [pc, #396]	; (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 030f 	and.w	r3, r3, #15
 8003a72:	683a      	ldr	r2, [r7, #0]
 8003a74:	429a      	cmp	r2, r3
 8003a76:	d001      	beq.n	8003a7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003a78:	2301      	movs	r3, #1
 8003a7a:	e0b8      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f003 0302 	and.w	r3, r3, #2
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d020      	beq.n	8003aca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	f003 0304 	and.w	r3, r3, #4
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d005      	beq.n	8003aa0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003a94:	4b59      	ldr	r3, [pc, #356]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003a96:	689b      	ldr	r3, [r3, #8]
 8003a98:	4a58      	ldr	r2, [pc, #352]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003a9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003a9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	f003 0308 	and.w	r3, r3, #8
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d005      	beq.n	8003ab8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003aac:	4b53      	ldr	r3, [pc, #332]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003aae:	689b      	ldr	r3, [r3, #8]
 8003ab0:	4a52      	ldr	r2, [pc, #328]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ab2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ab6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ab8:	4b50      	ldr	r3, [pc, #320]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003aba:	689b      	ldr	r3, [r3, #8]
 8003abc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	689b      	ldr	r3, [r3, #8]
 8003ac4:	494d      	ldr	r1, [pc, #308]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f003 0301 	and.w	r3, r3, #1
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d044      	beq.n	8003b60 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	685b      	ldr	r3, [r3, #4]
 8003ada:	2b01      	cmp	r3, #1
 8003adc:	d107      	bne.n	8003aee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ade:	4b47      	ldr	r3, [pc, #284]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d119      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003aea:	2301      	movs	r3, #1
 8003aec:	e07f      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d003      	beq.n	8003afe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003afa:	2b03      	cmp	r3, #3
 8003afc:	d107      	bne.n	8003b0e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003afe:	4b3f      	ldr	r3, [pc, #252]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d109      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b0a:	2301      	movs	r3, #1
 8003b0c:	e06f      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b0e:	4b3b      	ldr	r3, [pc, #236]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f003 0302 	and.w	r3, r3, #2
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e067      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003b1e:	4b37      	ldr	r3, [pc, #220]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b20:	689b      	ldr	r3, [r3, #8]
 8003b22:	f023 0203 	bic.w	r2, r3, #3
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	4934      	ldr	r1, [pc, #208]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b2c:	4313      	orrs	r3, r2
 8003b2e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003b30:	f7ff f854 	bl	8002bdc <HAL_GetTick>
 8003b34:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b36:	e00a      	b.n	8003b4e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003b38:	f7ff f850 	bl	8002bdc <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b46:	4293      	cmp	r3, r2
 8003b48:	d901      	bls.n	8003b4e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	e04f      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003b4e:	4b2b      	ldr	r3, [pc, #172]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b50:	689b      	ldr	r3, [r3, #8]
 8003b52:	f003 020c 	and.w	r2, r3, #12
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	685b      	ldr	r3, [r3, #4]
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d1eb      	bne.n	8003b38 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003b60:	4b25      	ldr	r3, [pc, #148]	; (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f003 030f 	and.w	r3, r3, #15
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	429a      	cmp	r2, r3
 8003b6c:	d20c      	bcs.n	8003b88 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b6e:	4b22      	ldr	r3, [pc, #136]	; (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b70:	683a      	ldr	r2, [r7, #0]
 8003b72:	b2d2      	uxtb	r2, r2
 8003b74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b76:	4b20      	ldr	r3, [pc, #128]	; (8003bf8 <HAL_RCC_ClockConfig+0x1b8>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 030f 	and.w	r3, r3, #15
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d001      	beq.n	8003b88 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003b84:	2301      	movs	r3, #1
 8003b86:	e032      	b.n	8003bee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f003 0304 	and.w	r3, r3, #4
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d008      	beq.n	8003ba6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003b94:	4b19      	ldr	r3, [pc, #100]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	4916      	ldr	r1, [pc, #88]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	f003 0308 	and.w	r3, r3, #8
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d009      	beq.n	8003bc6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003bb2:	4b12      	ldr	r3, [pc, #72]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bb4:	689b      	ldr	r3, [r3, #8]
 8003bb6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	691b      	ldr	r3, [r3, #16]
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	490e      	ldr	r1, [pc, #56]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bc2:	4313      	orrs	r3, r2
 8003bc4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003bc6:	f000 f855 	bl	8003c74 <HAL_RCC_GetSysClockFreq>
 8003bca:	4601      	mov	r1, r0
 8003bcc:	4b0b      	ldr	r3, [pc, #44]	; (8003bfc <HAL_RCC_ClockConfig+0x1bc>)
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	091b      	lsrs	r3, r3, #4
 8003bd2:	f003 030f 	and.w	r3, r3, #15
 8003bd6:	4a0a      	ldr	r2, [pc, #40]	; (8003c00 <HAL_RCC_ClockConfig+0x1c0>)
 8003bd8:	5cd3      	ldrb	r3, [r2, r3]
 8003bda:	fa21 f303 	lsr.w	r3, r1, r3
 8003bde:	4a09      	ldr	r2, [pc, #36]	; (8003c04 <HAL_RCC_ClockConfig+0x1c4>)
 8003be0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003be2:	4b09      	ldr	r3, [pc, #36]	; (8003c08 <HAL_RCC_ClockConfig+0x1c8>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4618      	mov	r0, r3
 8003be8:	f7fe ffb4 	bl	8002b54 <HAL_InitTick>

  return HAL_OK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3710      	adds	r7, #16
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40023c00 	.word	0x40023c00
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	0800859c 	.word	0x0800859c
 8003c04:	20000014 	.word	0x20000014
 8003c08:	20000018 	.word	0x20000018

08003c0c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c10:	4b03      	ldr	r3, [pc, #12]	; (8003c20 <HAL_RCC_GetHCLKFreq+0x14>)
 8003c12:	681b      	ldr	r3, [r3, #0]
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	46bd      	mov	sp, r7
 8003c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1c:	4770      	bx	lr
 8003c1e:	bf00      	nop
 8003c20:	20000014 	.word	0x20000014

08003c24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003c28:	f7ff fff0 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c2c:	4601      	mov	r1, r0
 8003c2e:	4b05      	ldr	r3, [pc, #20]	; (8003c44 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	0a9b      	lsrs	r3, r3, #10
 8003c34:	f003 0307 	and.w	r3, r3, #7
 8003c38:	4a03      	ldr	r2, [pc, #12]	; (8003c48 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c3a:	5cd3      	ldrb	r3, [r2, r3]
 8003c3c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	40023800 	.word	0x40023800
 8003c48:	080085ac 	.word	0x080085ac

08003c4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c4c:	b580      	push	{r7, lr}
 8003c4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003c50:	f7ff ffdc 	bl	8003c0c <HAL_RCC_GetHCLKFreq>
 8003c54:	4601      	mov	r1, r0
 8003c56:	4b05      	ldr	r3, [pc, #20]	; (8003c6c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c58:	689b      	ldr	r3, [r3, #8]
 8003c5a:	0b5b      	lsrs	r3, r3, #13
 8003c5c:	f003 0307 	and.w	r3, r3, #7
 8003c60:	4a03      	ldr	r2, [pc, #12]	; (8003c70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c62:	5cd3      	ldrb	r3, [r2, r3]
 8003c64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	bd80      	pop	{r7, pc}
 8003c6c:	40023800 	.word	0x40023800
 8003c70:	080085ac 	.word	0x080085ac

08003c74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c76:	b087      	sub	sp, #28
 8003c78:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8003c7e:	2300      	movs	r3, #0
 8003c80:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8003c82:	2300      	movs	r3, #0
 8003c84:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8003c86:	2300      	movs	r3, #0
 8003c88:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003c8e:	4bc6      	ldr	r3, [pc, #792]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b0c      	cmp	r3, #12
 8003c98:	f200 817e 	bhi.w	8003f98 <HAL_RCC_GetSysClockFreq+0x324>
 8003c9c:	a201      	add	r2, pc, #4	; (adr r2, 8003ca4 <HAL_RCC_GetSysClockFreq+0x30>)
 8003c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ca2:	bf00      	nop
 8003ca4:	08003cd9 	.word	0x08003cd9
 8003ca8:	08003f99 	.word	0x08003f99
 8003cac:	08003f99 	.word	0x08003f99
 8003cb0:	08003f99 	.word	0x08003f99
 8003cb4:	08003cdf 	.word	0x08003cdf
 8003cb8:	08003f99 	.word	0x08003f99
 8003cbc:	08003f99 	.word	0x08003f99
 8003cc0:	08003f99 	.word	0x08003f99
 8003cc4:	08003ce5 	.word	0x08003ce5
 8003cc8:	08003f99 	.word	0x08003f99
 8003ccc:	08003f99 	.word	0x08003f99
 8003cd0:	08003f99 	.word	0x08003f99
 8003cd4:	08003e41 	.word	0x08003e41
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003cd8:	4bb4      	ldr	r3, [pc, #720]	; (8003fac <HAL_RCC_GetSysClockFreq+0x338>)
 8003cda:	613b      	str	r3, [r7, #16]
       break;
 8003cdc:	e15f      	b.n	8003f9e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003cde:	4bb4      	ldr	r3, [pc, #720]	; (8003fb0 <HAL_RCC_GetSysClockFreq+0x33c>)
 8003ce0:	613b      	str	r3, [r7, #16]
      break;
 8003ce2:	e15c      	b.n	8003f9e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003ce4:	4bb0      	ldr	r3, [pc, #704]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003ce6:	685b      	ldr	r3, [r3, #4]
 8003ce8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003cec:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003cee:	4bae      	ldr	r3, [pc, #696]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d04a      	beq.n	8003d90 <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003cfa:	4bab      	ldr	r3, [pc, #684]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	099b      	lsrs	r3, r3, #6
 8003d00:	f04f 0400 	mov.w	r4, #0
 8003d04:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d08:	f04f 0200 	mov.w	r2, #0
 8003d0c:	ea03 0501 	and.w	r5, r3, r1
 8003d10:	ea04 0602 	and.w	r6, r4, r2
 8003d14:	4629      	mov	r1, r5
 8003d16:	4632      	mov	r2, r6
 8003d18:	f04f 0300 	mov.w	r3, #0
 8003d1c:	f04f 0400 	mov.w	r4, #0
 8003d20:	0154      	lsls	r4, r2, #5
 8003d22:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003d26:	014b      	lsls	r3, r1, #5
 8003d28:	4619      	mov	r1, r3
 8003d2a:	4622      	mov	r2, r4
 8003d2c:	1b49      	subs	r1, r1, r5
 8003d2e:	eb62 0206 	sbc.w	r2, r2, r6
 8003d32:	f04f 0300 	mov.w	r3, #0
 8003d36:	f04f 0400 	mov.w	r4, #0
 8003d3a:	0194      	lsls	r4, r2, #6
 8003d3c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003d40:	018b      	lsls	r3, r1, #6
 8003d42:	1a5b      	subs	r3, r3, r1
 8003d44:	eb64 0402 	sbc.w	r4, r4, r2
 8003d48:	f04f 0100 	mov.w	r1, #0
 8003d4c:	f04f 0200 	mov.w	r2, #0
 8003d50:	00e2      	lsls	r2, r4, #3
 8003d52:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003d56:	00d9      	lsls	r1, r3, #3
 8003d58:	460b      	mov	r3, r1
 8003d5a:	4614      	mov	r4, r2
 8003d5c:	195b      	adds	r3, r3, r5
 8003d5e:	eb44 0406 	adc.w	r4, r4, r6
 8003d62:	f04f 0100 	mov.w	r1, #0
 8003d66:	f04f 0200 	mov.w	r2, #0
 8003d6a:	0262      	lsls	r2, r4, #9
 8003d6c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003d70:	0259      	lsls	r1, r3, #9
 8003d72:	460b      	mov	r3, r1
 8003d74:	4614      	mov	r4, r2
 8003d76:	4618      	mov	r0, r3
 8003d78:	4621      	mov	r1, r4
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	f04f 0400 	mov.w	r4, #0
 8003d80:	461a      	mov	r2, r3
 8003d82:	4623      	mov	r3, r4
 8003d84:	f7fc ff28 	bl	8000bd8 <__aeabi_uldivmod>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	460c      	mov	r4, r1
 8003d8c:	617b      	str	r3, [r7, #20]
 8003d8e:	e049      	b.n	8003e24 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d90:	4b85      	ldr	r3, [pc, #532]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003d92:	685b      	ldr	r3, [r3, #4]
 8003d94:	099b      	lsrs	r3, r3, #6
 8003d96:	f04f 0400 	mov.w	r4, #0
 8003d9a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003d9e:	f04f 0200 	mov.w	r2, #0
 8003da2:	ea03 0501 	and.w	r5, r3, r1
 8003da6:	ea04 0602 	and.w	r6, r4, r2
 8003daa:	4629      	mov	r1, r5
 8003dac:	4632      	mov	r2, r6
 8003dae:	f04f 0300 	mov.w	r3, #0
 8003db2:	f04f 0400 	mov.w	r4, #0
 8003db6:	0154      	lsls	r4, r2, #5
 8003db8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003dbc:	014b      	lsls	r3, r1, #5
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	4622      	mov	r2, r4
 8003dc2:	1b49      	subs	r1, r1, r5
 8003dc4:	eb62 0206 	sbc.w	r2, r2, r6
 8003dc8:	f04f 0300 	mov.w	r3, #0
 8003dcc:	f04f 0400 	mov.w	r4, #0
 8003dd0:	0194      	lsls	r4, r2, #6
 8003dd2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003dd6:	018b      	lsls	r3, r1, #6
 8003dd8:	1a5b      	subs	r3, r3, r1
 8003dda:	eb64 0402 	sbc.w	r4, r4, r2
 8003dde:	f04f 0100 	mov.w	r1, #0
 8003de2:	f04f 0200 	mov.w	r2, #0
 8003de6:	00e2      	lsls	r2, r4, #3
 8003de8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003dec:	00d9      	lsls	r1, r3, #3
 8003dee:	460b      	mov	r3, r1
 8003df0:	4614      	mov	r4, r2
 8003df2:	195b      	adds	r3, r3, r5
 8003df4:	eb44 0406 	adc.w	r4, r4, r6
 8003df8:	f04f 0100 	mov.w	r1, #0
 8003dfc:	f04f 0200 	mov.w	r2, #0
 8003e00:	02a2      	lsls	r2, r4, #10
 8003e02:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003e06:	0299      	lsls	r1, r3, #10
 8003e08:	460b      	mov	r3, r1
 8003e0a:	4614      	mov	r4, r2
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	4621      	mov	r1, r4
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f04f 0400 	mov.w	r4, #0
 8003e16:	461a      	mov	r2, r3
 8003e18:	4623      	mov	r3, r4
 8003e1a:	f7fc fedd 	bl	8000bd8 <__aeabi_uldivmod>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	460c      	mov	r4, r1
 8003e22:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003e24:	4b60      	ldr	r3, [pc, #384]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003e26:	685b      	ldr	r3, [r3, #4]
 8003e28:	0c1b      	lsrs	r3, r3, #16
 8003e2a:	f003 0303 	and.w	r3, r3, #3
 8003e2e:	3301      	adds	r3, #1
 8003e30:	005b      	lsls	r3, r3, #1
 8003e32:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8003e34:	697a      	ldr	r2, [r7, #20]
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e3c:	613b      	str	r3, [r7, #16]
      break;
 8003e3e:	e0ae      	b.n	8003f9e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e40:	4b59      	ldr	r3, [pc, #356]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003e42:	685b      	ldr	r3, [r3, #4]
 8003e44:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e48:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e4a:	4b57      	ldr	r3, [pc, #348]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d04a      	beq.n	8003eec <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e56:	4b54      	ldr	r3, [pc, #336]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	099b      	lsrs	r3, r3, #6
 8003e5c:	f04f 0400 	mov.w	r4, #0
 8003e60:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003e64:	f04f 0200 	mov.w	r2, #0
 8003e68:	ea03 0501 	and.w	r5, r3, r1
 8003e6c:	ea04 0602 	and.w	r6, r4, r2
 8003e70:	4629      	mov	r1, r5
 8003e72:	4632      	mov	r2, r6
 8003e74:	f04f 0300 	mov.w	r3, #0
 8003e78:	f04f 0400 	mov.w	r4, #0
 8003e7c:	0154      	lsls	r4, r2, #5
 8003e7e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003e82:	014b      	lsls	r3, r1, #5
 8003e84:	4619      	mov	r1, r3
 8003e86:	4622      	mov	r2, r4
 8003e88:	1b49      	subs	r1, r1, r5
 8003e8a:	eb62 0206 	sbc.w	r2, r2, r6
 8003e8e:	f04f 0300 	mov.w	r3, #0
 8003e92:	f04f 0400 	mov.w	r4, #0
 8003e96:	0194      	lsls	r4, r2, #6
 8003e98:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003e9c:	018b      	lsls	r3, r1, #6
 8003e9e:	1a5b      	subs	r3, r3, r1
 8003ea0:	eb64 0402 	sbc.w	r4, r4, r2
 8003ea4:	f04f 0100 	mov.w	r1, #0
 8003ea8:	f04f 0200 	mov.w	r2, #0
 8003eac:	00e2      	lsls	r2, r4, #3
 8003eae:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003eb2:	00d9      	lsls	r1, r3, #3
 8003eb4:	460b      	mov	r3, r1
 8003eb6:	4614      	mov	r4, r2
 8003eb8:	195b      	adds	r3, r3, r5
 8003eba:	eb44 0406 	adc.w	r4, r4, r6
 8003ebe:	f04f 0100 	mov.w	r1, #0
 8003ec2:	f04f 0200 	mov.w	r2, #0
 8003ec6:	0262      	lsls	r2, r4, #9
 8003ec8:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8003ecc:	0259      	lsls	r1, r3, #9
 8003ece:	460b      	mov	r3, r1
 8003ed0:	4614      	mov	r4, r2
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	4621      	mov	r1, r4
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f04f 0400 	mov.w	r4, #0
 8003edc:	461a      	mov	r2, r3
 8003ede:	4623      	mov	r3, r4
 8003ee0:	f7fc fe7a 	bl	8000bd8 <__aeabi_uldivmod>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	460c      	mov	r4, r1
 8003ee8:	617b      	str	r3, [r7, #20]
 8003eea:	e049      	b.n	8003f80 <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003eec:	4b2e      	ldr	r3, [pc, #184]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	099b      	lsrs	r3, r3, #6
 8003ef2:	f04f 0400 	mov.w	r4, #0
 8003ef6:	f240 11ff 	movw	r1, #511	; 0x1ff
 8003efa:	f04f 0200 	mov.w	r2, #0
 8003efe:	ea03 0501 	and.w	r5, r3, r1
 8003f02:	ea04 0602 	and.w	r6, r4, r2
 8003f06:	4629      	mov	r1, r5
 8003f08:	4632      	mov	r2, r6
 8003f0a:	f04f 0300 	mov.w	r3, #0
 8003f0e:	f04f 0400 	mov.w	r4, #0
 8003f12:	0154      	lsls	r4, r2, #5
 8003f14:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8003f18:	014b      	lsls	r3, r1, #5
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	4622      	mov	r2, r4
 8003f1e:	1b49      	subs	r1, r1, r5
 8003f20:	eb62 0206 	sbc.w	r2, r2, r6
 8003f24:	f04f 0300 	mov.w	r3, #0
 8003f28:	f04f 0400 	mov.w	r4, #0
 8003f2c:	0194      	lsls	r4, r2, #6
 8003f2e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8003f32:	018b      	lsls	r3, r1, #6
 8003f34:	1a5b      	subs	r3, r3, r1
 8003f36:	eb64 0402 	sbc.w	r4, r4, r2
 8003f3a:	f04f 0100 	mov.w	r1, #0
 8003f3e:	f04f 0200 	mov.w	r2, #0
 8003f42:	00e2      	lsls	r2, r4, #3
 8003f44:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8003f48:	00d9      	lsls	r1, r3, #3
 8003f4a:	460b      	mov	r3, r1
 8003f4c:	4614      	mov	r4, r2
 8003f4e:	195b      	adds	r3, r3, r5
 8003f50:	eb44 0406 	adc.w	r4, r4, r6
 8003f54:	f04f 0100 	mov.w	r1, #0
 8003f58:	f04f 0200 	mov.w	r2, #0
 8003f5c:	02a2      	lsls	r2, r4, #10
 8003f5e:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8003f62:	0299      	lsls	r1, r3, #10
 8003f64:	460b      	mov	r3, r1
 8003f66:	4614      	mov	r4, r2
 8003f68:	4618      	mov	r0, r3
 8003f6a:	4621      	mov	r1, r4
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	f04f 0400 	mov.w	r4, #0
 8003f72:	461a      	mov	r2, r3
 8003f74:	4623      	mov	r3, r4
 8003f76:	f7fc fe2f 	bl	8000bd8 <__aeabi_uldivmod>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	460c      	mov	r4, r1
 8003f7e:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003f80:	4b09      	ldr	r3, [pc, #36]	; (8003fa8 <HAL_RCC_GetSysClockFreq+0x334>)
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	0f1b      	lsrs	r3, r3, #28
 8003f86:	f003 0307 	and.w	r3, r3, #7
 8003f8a:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8003f8c:	697a      	ldr	r2, [r7, #20]
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f94:	613b      	str	r3, [r7, #16]
      break;
 8003f96:	e002      	b.n	8003f9e <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f98:	4b04      	ldr	r3, [pc, #16]	; (8003fac <HAL_RCC_GetSysClockFreq+0x338>)
 8003f9a:	613b      	str	r3, [r7, #16]
      break;
 8003f9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f9e:	693b      	ldr	r3, [r7, #16]
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	371c      	adds	r7, #28
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	00f42400 	.word	0x00f42400
 8003fb0:	007a1200 	.word	0x007a1200

08003fb4 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b086      	sub	sp, #24
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0301 	and.w	r3, r3, #1
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8083 	beq.w	80040d4 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003fce:	4b95      	ldr	r3, [pc, #596]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8003fd0:	689b      	ldr	r3, [r3, #8]
 8003fd2:	f003 030c 	and.w	r3, r3, #12
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d019      	beq.n	800400e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003fda:	4b92      	ldr	r3, [pc, #584]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003fe2:	2b08      	cmp	r3, #8
 8003fe4:	d106      	bne.n	8003ff4 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003fe6:	4b8f      	ldr	r3, [pc, #572]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fee:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ff2:	d00c      	beq.n	800400e <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ff4:	4b8b      	ldr	r3, [pc, #556]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003ffc:	2b0c      	cmp	r3, #12
 8003ffe:	d112      	bne.n	8004026 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004000:	4b88      	ldr	r3, [pc, #544]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004008:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800400c:	d10b      	bne.n	8004026 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800400e:	4b85      	ldr	r3, [pc, #532]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004016:	2b00      	cmp	r3, #0
 8004018:	d05b      	beq.n	80040d2 <HAL_RCC_OscConfig+0x11e>
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	2b00      	cmp	r3, #0
 8004020:	d157      	bne.n	80040d2 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 8004022:	2301      	movs	r3, #1
 8004024:	e216      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	685b      	ldr	r3, [r3, #4]
 800402a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800402e:	d106      	bne.n	800403e <HAL_RCC_OscConfig+0x8a>
 8004030:	4b7c      	ldr	r3, [pc, #496]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	4a7b      	ldr	r2, [pc, #492]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004036:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	e01d      	b.n	800407a <HAL_RCC_OscConfig+0xc6>
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004046:	d10c      	bne.n	8004062 <HAL_RCC_OscConfig+0xae>
 8004048:	4b76      	ldr	r3, [pc, #472]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	4a75      	ldr	r2, [pc, #468]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 800404e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004052:	6013      	str	r3, [r2, #0]
 8004054:	4b73      	ldr	r3, [pc, #460]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a72      	ldr	r2, [pc, #456]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 800405a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800405e:	6013      	str	r3, [r2, #0]
 8004060:	e00b      	b.n	800407a <HAL_RCC_OscConfig+0xc6>
 8004062:	4b70      	ldr	r3, [pc, #448]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a6f      	ldr	r2, [pc, #444]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004068:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800406c:	6013      	str	r3, [r2, #0]
 800406e:	4b6d      	ldr	r3, [pc, #436]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a6c      	ldr	r2, [pc, #432]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004074:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004078:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	685b      	ldr	r3, [r3, #4]
 800407e:	2b00      	cmp	r3, #0
 8004080:	d013      	beq.n	80040aa <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004082:	f7fe fdab 	bl	8002bdc <HAL_GetTick>
 8004086:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004088:	e008      	b.n	800409c <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800408a:	f7fe fda7 	bl	8002bdc <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b64      	cmp	r3, #100	; 0x64
 8004096:	d901      	bls.n	800409c <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004098:	2303      	movs	r3, #3
 800409a:	e1db      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800409c:	4b61      	ldr	r3, [pc, #388]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d0f0      	beq.n	800408a <HAL_RCC_OscConfig+0xd6>
 80040a8:	e014      	b.n	80040d4 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040aa:	f7fe fd97 	bl	8002bdc <HAL_GetTick>
 80040ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040b0:	e008      	b.n	80040c4 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80040b2:	f7fe fd93 	bl	8002bdc <HAL_GetTick>
 80040b6:	4602      	mov	r2, r0
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	1ad3      	subs	r3, r2, r3
 80040bc:	2b64      	cmp	r3, #100	; 0x64
 80040be:	d901      	bls.n	80040c4 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e1c7      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80040c4:	4b57      	ldr	r3, [pc, #348]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d1f0      	bne.n	80040b2 <HAL_RCC_OscConfig+0xfe>
 80040d0:	e000      	b.n	80040d4 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040d2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	f003 0302 	and.w	r3, r3, #2
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d06f      	beq.n	80041c0 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80040e0:	4b50      	ldr	r3, [pc, #320]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f003 030c 	and.w	r3, r3, #12
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d017      	beq.n	800411c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80040ec:	4b4d      	ldr	r3, [pc, #308]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 80040ee:	689b      	ldr	r3, [r3, #8]
 80040f0:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80040f4:	2b08      	cmp	r3, #8
 80040f6:	d105      	bne.n	8004104 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80040f8:	4b4a      	ldr	r3, [pc, #296]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d00b      	beq.n	800411c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004104:	4b47      	ldr	r3, [pc, #284]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800410c:	2b0c      	cmp	r3, #12
 800410e:	d11c      	bne.n	800414a <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004110:	4b44      	ldr	r3, [pc, #272]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004118:	2b00      	cmp	r3, #0
 800411a:	d116      	bne.n	800414a <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800411c:	4b41      	ldr	r3, [pc, #260]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0302 	and.w	r3, r3, #2
 8004124:	2b00      	cmp	r3, #0
 8004126:	d005      	beq.n	8004134 <HAL_RCC_OscConfig+0x180>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d001      	beq.n	8004134 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8004130:	2301      	movs	r3, #1
 8004132:	e18f      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004134:	4b3b      	ldr	r3, [pc, #236]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	691b      	ldr	r3, [r3, #16]
 8004140:	00db      	lsls	r3, r3, #3
 8004142:	4938      	ldr	r1, [pc, #224]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004144:	4313      	orrs	r3, r2
 8004146:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004148:	e03a      	b.n	80041c0 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	68db      	ldr	r3, [r3, #12]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d020      	beq.n	8004194 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004152:	4b35      	ldr	r3, [pc, #212]	; (8004228 <HAL_RCC_OscConfig+0x274>)
 8004154:	2201      	movs	r2, #1
 8004156:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004158:	f7fe fd40 	bl	8002bdc <HAL_GetTick>
 800415c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800415e:	e008      	b.n	8004172 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004160:	f7fe fd3c 	bl	8002bdc <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	693b      	ldr	r3, [r7, #16]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	2b02      	cmp	r3, #2
 800416c:	d901      	bls.n	8004172 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e170      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004172:	4b2c      	ldr	r3, [pc, #176]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d0f0      	beq.n	8004160 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800417e:	4b29      	ldr	r3, [pc, #164]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	691b      	ldr	r3, [r3, #16]
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	4925      	ldr	r1, [pc, #148]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 800418e:	4313      	orrs	r3, r2
 8004190:	600b      	str	r3, [r1, #0]
 8004192:	e015      	b.n	80041c0 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004194:	4b24      	ldr	r3, [pc, #144]	; (8004228 <HAL_RCC_OscConfig+0x274>)
 8004196:	2200      	movs	r2, #0
 8004198:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800419a:	f7fe fd1f 	bl	8002bdc <HAL_GetTick>
 800419e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041a0:	e008      	b.n	80041b4 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80041a2:	f7fe fd1b 	bl	8002bdc <HAL_GetTick>
 80041a6:	4602      	mov	r2, r0
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	1ad3      	subs	r3, r2, r3
 80041ac:	2b02      	cmp	r3, #2
 80041ae:	d901      	bls.n	80041b4 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 80041b0:	2303      	movs	r3, #3
 80041b2:	e14f      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80041b4:	4b1b      	ldr	r3, [pc, #108]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f003 0302 	and.w	r3, r3, #2
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1f0      	bne.n	80041a2 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f003 0308 	and.w	r3, r3, #8
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d037      	beq.n	800423c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	695b      	ldr	r3, [r3, #20]
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d016      	beq.n	8004202 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80041d4:	4b15      	ldr	r3, [pc, #84]	; (800422c <HAL_RCC_OscConfig+0x278>)
 80041d6:	2201      	movs	r2, #1
 80041d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041da:	f7fe fcff 	bl	8002bdc <HAL_GetTick>
 80041de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041e0:	e008      	b.n	80041f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80041e2:	f7fe fcfb 	bl	8002bdc <HAL_GetTick>
 80041e6:	4602      	mov	r2, r0
 80041e8:	693b      	ldr	r3, [r7, #16]
 80041ea:	1ad3      	subs	r3, r2, r3
 80041ec:	2b02      	cmp	r3, #2
 80041ee:	d901      	bls.n	80041f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80041f0:	2303      	movs	r3, #3
 80041f2:	e12f      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80041f4:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <HAL_RCC_OscConfig+0x270>)
 80041f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80041f8:	f003 0302 	and.w	r3, r3, #2
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d0f0      	beq.n	80041e2 <HAL_RCC_OscConfig+0x22e>
 8004200:	e01c      	b.n	800423c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004202:	4b0a      	ldr	r3, [pc, #40]	; (800422c <HAL_RCC_OscConfig+0x278>)
 8004204:	2200      	movs	r2, #0
 8004206:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004208:	f7fe fce8 	bl	8002bdc <HAL_GetTick>
 800420c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800420e:	e00f      	b.n	8004230 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004210:	f7fe fce4 	bl	8002bdc <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b02      	cmp	r3, #2
 800421c:	d908      	bls.n	8004230 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e118      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
 8004222:	bf00      	nop
 8004224:	40023800 	.word	0x40023800
 8004228:	42470000 	.word	0x42470000
 800422c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004230:	4b8a      	ldr	r3, [pc, #552]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	2b00      	cmp	r3, #0
 800423a:	d1e9      	bne.n	8004210 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f003 0304 	and.w	r3, r3, #4
 8004244:	2b00      	cmp	r3, #0
 8004246:	f000 8097 	beq.w	8004378 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 800424a:	2300      	movs	r3, #0
 800424c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800424e:	4b83      	ldr	r3, [pc, #524]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004252:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004256:	2b00      	cmp	r3, #0
 8004258:	d10f      	bne.n	800427a <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800425a:	2300      	movs	r3, #0
 800425c:	60fb      	str	r3, [r7, #12]
 800425e:	4b7f      	ldr	r3, [pc, #508]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004260:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004262:	4a7e      	ldr	r2, [pc, #504]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004268:	6413      	str	r3, [r2, #64]	; 0x40
 800426a:	4b7c      	ldr	r3, [pc, #496]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 800426c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800426e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004272:	60fb      	str	r3, [r7, #12]
 8004274:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8004276:	2301      	movs	r3, #1
 8004278:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800427a:	4b79      	ldr	r3, [pc, #484]	; (8004460 <HAL_RCC_OscConfig+0x4ac>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004282:	2b00      	cmp	r3, #0
 8004284:	d118      	bne.n	80042b8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004286:	4b76      	ldr	r3, [pc, #472]	; (8004460 <HAL_RCC_OscConfig+0x4ac>)
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	4a75      	ldr	r2, [pc, #468]	; (8004460 <HAL_RCC_OscConfig+0x4ac>)
 800428c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004292:	f7fe fca3 	bl	8002bdc <HAL_GetTick>
 8004296:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004298:	e008      	b.n	80042ac <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800429a:	f7fe fc9f 	bl	8002bdc <HAL_GetTick>
 800429e:	4602      	mov	r2, r0
 80042a0:	693b      	ldr	r3, [r7, #16]
 80042a2:	1ad3      	subs	r3, r2, r3
 80042a4:	2b02      	cmp	r3, #2
 80042a6:	d901      	bls.n	80042ac <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80042a8:	2303      	movs	r3, #3
 80042aa:	e0d3      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80042ac:	4b6c      	ldr	r3, [pc, #432]	; (8004460 <HAL_RCC_OscConfig+0x4ac>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d0f0      	beq.n	800429a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	689b      	ldr	r3, [r3, #8]
 80042bc:	2b01      	cmp	r3, #1
 80042be:	d106      	bne.n	80042ce <HAL_RCC_OscConfig+0x31a>
 80042c0:	4b66      	ldr	r3, [pc, #408]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042c4:	4a65      	ldr	r2, [pc, #404]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	6713      	str	r3, [r2, #112]	; 0x70
 80042cc:	e01c      	b.n	8004308 <HAL_RCC_OscConfig+0x354>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	689b      	ldr	r3, [r3, #8]
 80042d2:	2b05      	cmp	r3, #5
 80042d4:	d10c      	bne.n	80042f0 <HAL_RCC_OscConfig+0x33c>
 80042d6:	4b61      	ldr	r3, [pc, #388]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042da:	4a60      	ldr	r2, [pc, #384]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042dc:	f043 0304 	orr.w	r3, r3, #4
 80042e0:	6713      	str	r3, [r2, #112]	; 0x70
 80042e2:	4b5e      	ldr	r3, [pc, #376]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042e6:	4a5d      	ldr	r2, [pc, #372]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042e8:	f043 0301 	orr.w	r3, r3, #1
 80042ec:	6713      	str	r3, [r2, #112]	; 0x70
 80042ee:	e00b      	b.n	8004308 <HAL_RCC_OscConfig+0x354>
 80042f0:	4b5a      	ldr	r3, [pc, #360]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042f2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f4:	4a59      	ldr	r2, [pc, #356]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042f6:	f023 0301 	bic.w	r3, r3, #1
 80042fa:	6713      	str	r3, [r2, #112]	; 0x70
 80042fc:	4b57      	ldr	r3, [pc, #348]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80042fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004300:	4a56      	ldr	r2, [pc, #344]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004302:	f023 0304 	bic.w	r3, r3, #4
 8004306:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	689b      	ldr	r3, [r3, #8]
 800430c:	2b00      	cmp	r3, #0
 800430e:	d015      	beq.n	800433c <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004310:	f7fe fc64 	bl	8002bdc <HAL_GetTick>
 8004314:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004316:	e00a      	b.n	800432e <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004318:	f7fe fc60 	bl	8002bdc <HAL_GetTick>
 800431c:	4602      	mov	r2, r0
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	1ad3      	subs	r3, r2, r3
 8004322:	f241 3288 	movw	r2, #5000	; 0x1388
 8004326:	4293      	cmp	r3, r2
 8004328:	d901      	bls.n	800432e <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 800432a:	2303      	movs	r3, #3
 800432c:	e092      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800432e:	4b4b      	ldr	r3, [pc, #300]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004330:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b00      	cmp	r3, #0
 8004338:	d0ee      	beq.n	8004318 <HAL_RCC_OscConfig+0x364>
 800433a:	e014      	b.n	8004366 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800433c:	f7fe fc4e 	bl	8002bdc <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004342:	e00a      	b.n	800435a <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004344:	f7fe fc4a 	bl	8002bdc <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004352:	4293      	cmp	r3, r2
 8004354:	d901      	bls.n	800435a <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8004356:	2303      	movs	r3, #3
 8004358:	e07c      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800435a:	4b40      	ldr	r3, [pc, #256]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 800435c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800435e:	f003 0302 	and.w	r3, r3, #2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d1ee      	bne.n	8004344 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004366:	7dfb      	ldrb	r3, [r7, #23]
 8004368:	2b01      	cmp	r3, #1
 800436a:	d105      	bne.n	8004378 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800436c:	4b3b      	ldr	r3, [pc, #236]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 800436e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004370:	4a3a      	ldr	r2, [pc, #232]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004372:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004376:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d068      	beq.n	8004452 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004380:	4b36      	ldr	r3, [pc, #216]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004382:	689b      	ldr	r3, [r3, #8]
 8004384:	f003 030c 	and.w	r3, r3, #12
 8004388:	2b08      	cmp	r3, #8
 800438a:	d060      	beq.n	800444e <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	699b      	ldr	r3, [r3, #24]
 8004390:	2b02      	cmp	r3, #2
 8004392:	d145      	bne.n	8004420 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004394:	4b33      	ldr	r3, [pc, #204]	; (8004464 <HAL_RCC_OscConfig+0x4b0>)
 8004396:	2200      	movs	r2, #0
 8004398:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800439a:	f7fe fc1f 	bl	8002bdc <HAL_GetTick>
 800439e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043a0:	e008      	b.n	80043b4 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80043a2:	f7fe fc1b 	bl	8002bdc <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d901      	bls.n	80043b4 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e04f      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043b4:	4b29      	ldr	r3, [pc, #164]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1f0      	bne.n	80043a2 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	69da      	ldr	r2, [r3, #28]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	6a1b      	ldr	r3, [r3, #32]
 80043c8:	431a      	orrs	r2, r3
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043ce:	019b      	lsls	r3, r3, #6
 80043d0:	431a      	orrs	r2, r3
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043d6:	085b      	lsrs	r3, r3, #1
 80043d8:	3b01      	subs	r3, #1
 80043da:	041b      	lsls	r3, r3, #16
 80043dc:	431a      	orrs	r2, r3
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043e2:	061b      	lsls	r3, r3, #24
 80043e4:	431a      	orrs	r2, r3
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043ea:	071b      	lsls	r3, r3, #28
 80043ec:	491b      	ldr	r1, [pc, #108]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80043f2:	4b1c      	ldr	r3, [pc, #112]	; (8004464 <HAL_RCC_OscConfig+0x4b0>)
 80043f4:	2201      	movs	r2, #1
 80043f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f8:	f7fe fbf0 	bl	8002bdc <HAL_GetTick>
 80043fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80043fe:	e008      	b.n	8004412 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004400:	f7fe fbec 	bl	8002bdc <HAL_GetTick>
 8004404:	4602      	mov	r2, r0
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	1ad3      	subs	r3, r2, r3
 800440a:	2b02      	cmp	r3, #2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e020      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004412:	4b12      	ldr	r3, [pc, #72]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800441a:	2b00      	cmp	r3, #0
 800441c:	d0f0      	beq.n	8004400 <HAL_RCC_OscConfig+0x44c>
 800441e:	e018      	b.n	8004452 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004420:	4b10      	ldr	r3, [pc, #64]	; (8004464 <HAL_RCC_OscConfig+0x4b0>)
 8004422:	2200      	movs	r2, #0
 8004424:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004426:	f7fe fbd9 	bl	8002bdc <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800442c:	e008      	b.n	8004440 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800442e:	f7fe fbd5 	bl	8002bdc <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	2b02      	cmp	r3, #2
 800443a:	d901      	bls.n	8004440 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 800443c:	2303      	movs	r3, #3
 800443e:	e009      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004440:	4b06      	ldr	r3, [pc, #24]	; (800445c <HAL_RCC_OscConfig+0x4a8>)
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1f0      	bne.n	800442e <HAL_RCC_OscConfig+0x47a>
 800444c:	e001      	b.n	8004452 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e000      	b.n	8004454 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8004452:	2300      	movs	r3, #0
}
 8004454:	4618      	mov	r0, r3
 8004456:	3718      	adds	r7, #24
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	40023800 	.word	0x40023800
 8004460:	40007000 	.word	0x40007000
 8004464:	42470060 	.word	0x42470060

08004468 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d101      	bne.n	800447a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004476:	2301      	movs	r3, #1
 8004478:	e01d      	b.n	80044b6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004480:	b2db      	uxtb	r3, r3
 8004482:	2b00      	cmp	r3, #0
 8004484:	d106      	bne.n	8004494 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	2200      	movs	r2, #0
 800448a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800448e:	6878      	ldr	r0, [r7, #4]
 8004490:	f7fe f94e 	bl	8002730 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	2202      	movs	r2, #2
 8004498:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681a      	ldr	r2, [r3, #0]
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	3304      	adds	r3, #4
 80044a4:	4619      	mov	r1, r3
 80044a6:	4610      	mov	r0, r2
 80044a8:	f000 fdaa 	bl	8005000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2201      	movs	r2, #1
 80044b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80044b4:	2300      	movs	r3, #0
}
 80044b6:	4618      	mov	r0, r3
 80044b8:	3708      	adds	r7, #8
 80044ba:	46bd      	mov	sp, r7
 80044bc:	bd80      	pop	{r7, pc}

080044be <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80044be:	b480      	push	{r7}
 80044c0:	b083      	sub	sp, #12
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	2202      	movs	r2, #2
 80044ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	6a1a      	ldr	r2, [r3, #32]
 80044d4:	f241 1311 	movw	r3, #4369	; 0x1111
 80044d8:	4013      	ands	r3, r2
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d10f      	bne.n	80044fe <HAL_TIM_Base_Stop+0x40>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	6a1a      	ldr	r2, [r3, #32]
 80044e4:	f240 4344 	movw	r3, #1092	; 0x444
 80044e8:	4013      	ands	r3, r2
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d107      	bne.n	80044fe <HAL_TIM_Base_Stop+0x40>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0201 	bic.w	r2, r2, #1
 80044fc:	601a      	str	r2, [r3, #0]

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004506:	2300      	movs	r3, #0
}
 8004508:	4618      	mov	r0, r3
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b082      	sub	sp, #8
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004522:	2301      	movs	r3, #1
 8004524:	e01d      	b.n	8004562 <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800452c:	b2db      	uxtb	r3, r3
 800452e:	2b00      	cmp	r3, #0
 8004530:	d106      	bne.n	8004540 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f000 f815 	bl	800456a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681a      	ldr	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	3304      	adds	r3, #4
 8004550:	4619      	mov	r1, r3
 8004552:	4610      	mov	r0, r2
 8004554:	f000 fd54 	bl	8005000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3708      	adds	r7, #8
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800456a:	b480      	push	{r7}
 800456c:	b083      	sub	sp, #12
 800456e:	af00      	add	r7, sp, #0
 8004570:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004572:	bf00      	nop
 8004574:	370c      	adds	r7, #12
 8004576:	46bd      	mov	sp, r7
 8004578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457c:	4770      	bx	lr
	...

08004580 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004580:	b580      	push	{r7, lr}
 8004582:	b084      	sub	sp, #16
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	2b0c      	cmp	r3, #12
 800458e:	d841      	bhi.n	8004614 <HAL_TIM_OC_Start_IT+0x94>
 8004590:	a201      	add	r2, pc, #4	; (adr r2, 8004598 <HAL_TIM_OC_Start_IT+0x18>)
 8004592:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004596:	bf00      	nop
 8004598:	080045cd 	.word	0x080045cd
 800459c:	08004615 	.word	0x08004615
 80045a0:	08004615 	.word	0x08004615
 80045a4:	08004615 	.word	0x08004615
 80045a8:	080045df 	.word	0x080045df
 80045ac:	08004615 	.word	0x08004615
 80045b0:	08004615 	.word	0x08004615
 80045b4:	08004615 	.word	0x08004615
 80045b8:	080045f1 	.word	0x080045f1
 80045bc:	08004615 	.word	0x08004615
 80045c0:	08004615 	.word	0x08004615
 80045c4:	08004615 	.word	0x08004615
 80045c8:	08004603 	.word	0x08004603
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f042 0202 	orr.w	r2, r2, #2
 80045da:	60da      	str	r2, [r3, #12]
      break;
 80045dc:	e01b      	b.n	8004616 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	68da      	ldr	r2, [r3, #12]
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	f042 0204 	orr.w	r2, r2, #4
 80045ec:	60da      	str	r2, [r3, #12]
      break;
 80045ee:	e012      	b.n	8004616 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68da      	ldr	r2, [r3, #12]
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	f042 0208 	orr.w	r2, r2, #8
 80045fe:	60da      	str	r2, [r3, #12]
      break;
 8004600:	e009      	b.n	8004616 <HAL_TIM_OC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	68da      	ldr	r2, [r3, #12]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f042 0210 	orr.w	r2, r2, #16
 8004610:	60da      	str	r2, [r3, #12]
      break;
 8004612:	e000      	b.n	8004616 <HAL_TIM_OC_Start_IT+0x96>
    }

    default:
      break;
 8004614:	bf00      	nop
  }

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	2201      	movs	r2, #1
 800461c:	6839      	ldr	r1, [r7, #0]
 800461e:	4618      	mov	r0, r3
 8004620:	f001 f902 	bl	8005828 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	4a15      	ldr	r2, [pc, #84]	; (8004680 <HAL_TIM_OC_Start_IT+0x100>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d004      	beq.n	8004638 <HAL_TIM_OC_Start_IT+0xb8>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	4a14      	ldr	r2, [pc, #80]	; (8004684 <HAL_TIM_OC_Start_IT+0x104>)
 8004634:	4293      	cmp	r3, r2
 8004636:	d101      	bne.n	800463c <HAL_TIM_OC_Start_IT+0xbc>
 8004638:	2301      	movs	r3, #1
 800463a:	e000      	b.n	800463e <HAL_TIM_OC_Start_IT+0xbe>
 800463c:	2300      	movs	r3, #0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d007      	beq.n	8004652 <HAL_TIM_OC_Start_IT+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004650:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	689b      	ldr	r3, [r3, #8]
 8004658:	f003 0307 	and.w	r3, r3, #7
 800465c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2b06      	cmp	r3, #6
 8004662:	d007      	beq.n	8004674 <HAL_TIM_OC_Start_IT+0xf4>
  {
    __HAL_TIM_ENABLE(htim);
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681a      	ldr	r2, [r3, #0]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f042 0201 	orr.w	r2, r2, #1
 8004672:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004674:	2300      	movs	r3, #0
}
 8004676:	4618      	mov	r0, r3
 8004678:	3710      	adds	r7, #16
 800467a:	46bd      	mov	sp, r7
 800467c:	bd80      	pop	{r7, pc}
 800467e:	bf00      	nop
 8004680:	40010000 	.word	0x40010000
 8004684:	40010400 	.word	0x40010400

08004688 <HAL_TIM_OC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004688:	b580      	push	{r7, lr}
 800468a:	b082      	sub	sp, #8
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
 8004690:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	2b0c      	cmp	r3, #12
 8004696:	d841      	bhi.n	800471c <HAL_TIM_OC_Stop_IT+0x94>
 8004698:	a201      	add	r2, pc, #4	; (adr r2, 80046a0 <HAL_TIM_OC_Stop_IT+0x18>)
 800469a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800469e:	bf00      	nop
 80046a0:	080046d5 	.word	0x080046d5
 80046a4:	0800471d 	.word	0x0800471d
 80046a8:	0800471d 	.word	0x0800471d
 80046ac:	0800471d 	.word	0x0800471d
 80046b0:	080046e7 	.word	0x080046e7
 80046b4:	0800471d 	.word	0x0800471d
 80046b8:	0800471d 	.word	0x0800471d
 80046bc:	0800471d 	.word	0x0800471d
 80046c0:	080046f9 	.word	0x080046f9
 80046c4:	0800471d 	.word	0x0800471d
 80046c8:	0800471d 	.word	0x0800471d
 80046cc:	0800471d 	.word	0x0800471d
 80046d0:	0800470b 	.word	0x0800470b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	68da      	ldr	r2, [r3, #12]
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f022 0202 	bic.w	r2, r2, #2
 80046e2:	60da      	str	r2, [r3, #12]
      break;
 80046e4:	e01b      	b.n	800471e <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68da      	ldr	r2, [r3, #12]
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f022 0204 	bic.w	r2, r2, #4
 80046f4:	60da      	str	r2, [r3, #12]
      break;
 80046f6:	e012      	b.n	800471e <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68da      	ldr	r2, [r3, #12]
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f022 0208 	bic.w	r2, r2, #8
 8004706:	60da      	str	r2, [r3, #12]
      break;
 8004708:	e009      	b.n	800471e <HAL_TIM_OC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	68da      	ldr	r2, [r3, #12]
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f022 0210 	bic.w	r2, r2, #16
 8004718:	60da      	str	r2, [r3, #12]
      break;
 800471a:	e000      	b.n	800471e <HAL_TIM_OC_Stop_IT+0x96>
    }

    default:
      break;
 800471c:	bf00      	nop
  }

  /* Disable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	2200      	movs	r2, #0
 8004724:	6839      	ldr	r1, [r7, #0]
 8004726:	4618      	mov	r0, r3
 8004728:	f001 f87e 	bl	8005828 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	4a20      	ldr	r2, [pc, #128]	; (80047b4 <HAL_TIM_OC_Stop_IT+0x12c>)
 8004732:	4293      	cmp	r3, r2
 8004734:	d004      	beq.n	8004740 <HAL_TIM_OC_Stop_IT+0xb8>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	4a1f      	ldr	r2, [pc, #124]	; (80047b8 <HAL_TIM_OC_Stop_IT+0x130>)
 800473c:	4293      	cmp	r3, r2
 800473e:	d101      	bne.n	8004744 <HAL_TIM_OC_Stop_IT+0xbc>
 8004740:	2301      	movs	r3, #1
 8004742:	e000      	b.n	8004746 <HAL_TIM_OC_Stop_IT+0xbe>
 8004744:	2300      	movs	r3, #0
 8004746:	2b00      	cmp	r3, #0
 8004748:	d017      	beq.n	800477a <HAL_TIM_OC_Stop_IT+0xf2>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6a1a      	ldr	r2, [r3, #32]
 8004750:	f241 1311 	movw	r3, #4369	; 0x1111
 8004754:	4013      	ands	r3, r2
 8004756:	2b00      	cmp	r3, #0
 8004758:	d10f      	bne.n	800477a <HAL_TIM_OC_Stop_IT+0xf2>
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	6a1a      	ldr	r2, [r3, #32]
 8004760:	f240 4344 	movw	r3, #1092	; 0x444
 8004764:	4013      	ands	r3, r2
 8004766:	2b00      	cmp	r3, #0
 8004768:	d107      	bne.n	800477a <HAL_TIM_OC_Stop_IT+0xf2>
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004778:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	6a1a      	ldr	r2, [r3, #32]
 8004780:	f241 1311 	movw	r3, #4369	; 0x1111
 8004784:	4013      	ands	r3, r2
 8004786:	2b00      	cmp	r3, #0
 8004788:	d10f      	bne.n	80047aa <HAL_TIM_OC_Stop_IT+0x122>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	6a1a      	ldr	r2, [r3, #32]
 8004790:	f240 4344 	movw	r3, #1092	; 0x444
 8004794:	4013      	ands	r3, r2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d107      	bne.n	80047aa <HAL_TIM_OC_Stop_IT+0x122>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	681a      	ldr	r2, [r3, #0]
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	f022 0201 	bic.w	r2, r2, #1
 80047a8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80047aa:	2300      	movs	r3, #0
}
 80047ac:	4618      	mov	r0, r3
 80047ae:	3708      	adds	r7, #8
 80047b0:	46bd      	mov	sp, r7
 80047b2:	bd80      	pop	{r7, pc}
 80047b4:	40010000 	.word	0x40010000
 80047b8:	40010400 	.word	0x40010400

080047bc <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b082      	sub	sp, #8
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d101      	bne.n	80047ce <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 80047ca:	2301      	movs	r3, #1
 80047cc:	e01d      	b.n	800480a <HAL_TIM_IC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d106      	bne.n	80047e8 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80047e2:	6878      	ldr	r0, [r7, #4]
 80047e4:	f000 f815 	bl	8004812 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2202      	movs	r2, #2
 80047ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	3304      	adds	r3, #4
 80047f8:	4619      	mov	r1, r3
 80047fa:	4610      	mov	r0, r2
 80047fc:	f000 fc00 	bl	8005000 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	2201      	movs	r2, #1
 8004804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004808:	2300      	movs	r3, #0
}
 800480a:	4618      	mov	r0, r3
 800480c:	3708      	adds	r7, #8
 800480e:	46bd      	mov	sp, r7
 8004810:	bd80      	pop	{r7, pc}

08004812 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8004812:	b480      	push	{r7}
 8004814:	b083      	sub	sp, #12
 8004816:	af00      	add	r7, sp, #0
 8004818:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 800481a:	bf00      	nop
 800481c:	370c      	adds	r7, #12
 800481e:	46bd      	mov	sp, r7
 8004820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004824:	4770      	bx	lr
	...

08004828 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004828:	b580      	push	{r7, lr}
 800482a:	b084      	sub	sp, #16
 800482c:	af00      	add	r7, sp, #0
 800482e:	6078      	str	r0, [r7, #4]
 8004830:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	2b0c      	cmp	r3, #12
 8004836:	d841      	bhi.n	80048bc <HAL_TIM_IC_Start_IT+0x94>
 8004838:	a201      	add	r2, pc, #4	; (adr r2, 8004840 <HAL_TIM_IC_Start_IT+0x18>)
 800483a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800483e:	bf00      	nop
 8004840:	08004875 	.word	0x08004875
 8004844:	080048bd 	.word	0x080048bd
 8004848:	080048bd 	.word	0x080048bd
 800484c:	080048bd 	.word	0x080048bd
 8004850:	08004887 	.word	0x08004887
 8004854:	080048bd 	.word	0x080048bd
 8004858:	080048bd 	.word	0x080048bd
 800485c:	080048bd 	.word	0x080048bd
 8004860:	08004899 	.word	0x08004899
 8004864:	080048bd 	.word	0x080048bd
 8004868:	080048bd 	.word	0x080048bd
 800486c:	080048bd 	.word	0x080048bd
 8004870:	080048ab 	.word	0x080048ab
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68da      	ldr	r2, [r3, #12]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f042 0202 	orr.w	r2, r2, #2
 8004882:	60da      	str	r2, [r3, #12]
      break;
 8004884:	e01b      	b.n	80048be <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	f042 0204 	orr.w	r2, r2, #4
 8004894:	60da      	str	r2, [r3, #12]
      break;
 8004896:	e012      	b.n	80048be <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0208 	orr.w	r2, r2, #8
 80048a6:	60da      	str	r2, [r3, #12]
      break;
 80048a8:	e009      	b.n	80048be <HAL_TIM_IC_Start_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	68da      	ldr	r2, [r3, #12]
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	f042 0210 	orr.w	r2, r2, #16
 80048b8:	60da      	str	r2, [r3, #12]
      break;
 80048ba:	e000      	b.n	80048be <HAL_TIM_IC_Start_IT+0x96>
    }

    default:
      break;
 80048bc:	bf00      	nop
  }
  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	2201      	movs	r2, #1
 80048c4:	6839      	ldr	r1, [r7, #0]
 80048c6:	4618      	mov	r0, r3
 80048c8:	f000 ffae 	bl	8005828 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	689b      	ldr	r3, [r3, #8]
 80048d2:	f003 0307 	and.w	r3, r3, #7
 80048d6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2b06      	cmp	r3, #6
 80048dc:	d007      	beq.n	80048ee <HAL_TIM_IC_Start_IT+0xc6>
  {
    __HAL_TIM_ENABLE(htim);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681a      	ldr	r2, [r3, #0]
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	f042 0201 	orr.w	r2, r2, #1
 80048ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80048ee:	2300      	movs	r3, #0
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}

080048f8 <HAL_TIM_IC_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b082      	sub	sp, #8
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
 8004900:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	2b0c      	cmp	r3, #12
 8004906:	d841      	bhi.n	800498c <HAL_TIM_IC_Stop_IT+0x94>
 8004908:	a201      	add	r2, pc, #4	; (adr r2, 8004910 <HAL_TIM_IC_Stop_IT+0x18>)
 800490a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490e:	bf00      	nop
 8004910:	08004945 	.word	0x08004945
 8004914:	0800498d 	.word	0x0800498d
 8004918:	0800498d 	.word	0x0800498d
 800491c:	0800498d 	.word	0x0800498d
 8004920:	08004957 	.word	0x08004957
 8004924:	0800498d 	.word	0x0800498d
 8004928:	0800498d 	.word	0x0800498d
 800492c:	0800498d 	.word	0x0800498d
 8004930:	08004969 	.word	0x08004969
 8004934:	0800498d 	.word	0x0800498d
 8004938:	0800498d 	.word	0x0800498d
 800493c:	0800498d 	.word	0x0800498d
 8004940:	0800497b 	.word	0x0800497b
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68da      	ldr	r2, [r3, #12]
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f022 0202 	bic.w	r2, r2, #2
 8004952:	60da      	str	r2, [r3, #12]
      break;
 8004954:	e01b      	b.n	800498e <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0204 	bic.w	r2, r2, #4
 8004964:	60da      	str	r2, [r3, #12]
      break;
 8004966:	e012      	b.n	800498e <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 0208 	bic.w	r2, r2, #8
 8004976:	60da      	str	r2, [r3, #12]
      break;
 8004978:	e009      	b.n	800498e <HAL_TIM_IC_Stop_IT+0x96>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	f022 0210 	bic.w	r2, r2, #16
 8004988:	60da      	str	r2, [r3, #12]
      break;
 800498a:	e000      	b.n	800498e <HAL_TIM_IC_Stop_IT+0x96>
    }

    default:
      break;
 800498c:	bf00      	nop
  }

  /* Disable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	2200      	movs	r2, #0
 8004994:	6839      	ldr	r1, [r7, #0]
 8004996:	4618      	mov	r0, r3
 8004998:	f000 ff46 	bl	8005828 <TIM_CCxChannelCmd>

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	6a1a      	ldr	r2, [r3, #32]
 80049a2:	f241 1311 	movw	r3, #4369	; 0x1111
 80049a6:	4013      	ands	r3, r2
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10f      	bne.n	80049cc <HAL_TIM_IC_Stop_IT+0xd4>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	6a1a      	ldr	r2, [r3, #32]
 80049b2:	f240 4344 	movw	r3, #1092	; 0x444
 80049b6:	4013      	ands	r3, r2
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d107      	bne.n	80049cc <HAL_TIM_IC_Stop_IT+0xd4>
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681a      	ldr	r2, [r3, #0]
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	f022 0201 	bic.w	r2, r2, #1
 80049ca:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80049cc:	2300      	movs	r3, #0
}
 80049ce:	4618      	mov	r0, r3
 80049d0:	3708      	adds	r7, #8
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}
 80049d6:	bf00      	nop

080049d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b082      	sub	sp, #8
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	691b      	ldr	r3, [r3, #16]
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	2b02      	cmp	r3, #2
 80049ec:	d122      	bne.n	8004a34 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	68db      	ldr	r3, [r3, #12]
 80049f4:	f003 0302 	and.w	r3, r3, #2
 80049f8:	2b02      	cmp	r3, #2
 80049fa:	d11b      	bne.n	8004a34 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f06f 0202 	mvn.w	r2, #2
 8004a04:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	2201      	movs	r2, #1
 8004a0a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	699b      	ldr	r3, [r3, #24]
 8004a12:	f003 0303 	and.w	r3, r3, #3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d003      	beq.n	8004a22 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004a1a:	6878      	ldr	r0, [r7, #4]
 8004a1c:	f7fd fd88 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
 8004a20:	e005      	b.n	8004a2e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fd fd56 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a28:	6878      	ldr	r0, [r7, #4]
 8004a2a:	f000 fad5 	bl	8004fd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	2200      	movs	r2, #0
 8004a32:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	691b      	ldr	r3, [r3, #16]
 8004a3a:	f003 0304 	and.w	r3, r3, #4
 8004a3e:	2b04      	cmp	r3, #4
 8004a40:	d122      	bne.n	8004a88 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	68db      	ldr	r3, [r3, #12]
 8004a48:	f003 0304 	and.w	r3, r3, #4
 8004a4c:	2b04      	cmp	r3, #4
 8004a4e:	d11b      	bne.n	8004a88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	f06f 0204 	mvn.w	r2, #4
 8004a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2202      	movs	r2, #2
 8004a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	699b      	ldr	r3, [r3, #24]
 8004a66:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d003      	beq.n	8004a76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7fd fd5e 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
 8004a74:	e005      	b.n	8004a82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a76:	6878      	ldr	r0, [r7, #4]
 8004a78:	f7fd fd2c 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a7c:	6878      	ldr	r0, [r7, #4]
 8004a7e:	f000 faab 	bl	8004fd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	f003 0308 	and.w	r3, r3, #8
 8004a92:	2b08      	cmp	r3, #8
 8004a94:	d122      	bne.n	8004adc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	68db      	ldr	r3, [r3, #12]
 8004a9c:	f003 0308 	and.w	r3, r3, #8
 8004aa0:	2b08      	cmp	r3, #8
 8004aa2:	d11b      	bne.n	8004adc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004aa4:	687b      	ldr	r3, [r7, #4]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f06f 0208 	mvn.w	r2, #8
 8004aac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	2204      	movs	r2, #4
 8004ab2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	69db      	ldr	r3, [r3, #28]
 8004aba:	f003 0303 	and.w	r3, r3, #3
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004ac2:	6878      	ldr	r0, [r7, #4]
 8004ac4:	f7fd fd34 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
 8004ac8:	e005      	b.n	8004ad6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004aca:	6878      	ldr	r0, [r7, #4]
 8004acc:	f7fd fd02 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ad0:	6878      	ldr	r0, [r7, #4]
 8004ad2:	f000 fa81 	bl	8004fd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f003 0310 	and.w	r3, r3, #16
 8004ae6:	2b10      	cmp	r3, #16
 8004ae8:	d122      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f003 0310 	and.w	r3, r3, #16
 8004af4:	2b10      	cmp	r3, #16
 8004af6:	d11b      	bne.n	8004b30 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f06f 0210 	mvn.w	r2, #16
 8004b00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2208      	movs	r2, #8
 8004b06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	69db      	ldr	r3, [r3, #28]
 8004b0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d003      	beq.n	8004b1e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b16:	6878      	ldr	r0, [r7, #4]
 8004b18:	f7fd fd0a 	bl	8002530 <HAL_TIM_IC_CaptureCallback>
 8004b1c:	e005      	b.n	8004b2a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7fd fcd8 	bl	80024d4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b24:	6878      	ldr	r0, [r7, #4]
 8004b26:	f000 fa57 	bl	8004fd8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f003 0301 	and.w	r3, r3, #1
 8004b3a:	2b01      	cmp	r3, #1
 8004b3c:	d10e      	bne.n	8004b5c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	f003 0301 	and.w	r3, r3, #1
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d107      	bne.n	8004b5c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f06f 0201 	mvn.w	r2, #1
 8004b54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f7fd fcd8 	bl	800250c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b66:	2b80      	cmp	r3, #128	; 0x80
 8004b68:	d10e      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	68db      	ldr	r3, [r3, #12]
 8004b70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b74:	2b80      	cmp	r3, #128	; 0x80
 8004b76:	d107      	bne.n	8004b88 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004b80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f000 fefc 	bl	8005980 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	691b      	ldr	r3, [r3, #16]
 8004b8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b92:	2b40      	cmp	r3, #64	; 0x40
 8004b94:	d10e      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ba0:	2b40      	cmp	r3, #64	; 0x40
 8004ba2:	d107      	bne.n	8004bb4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004bac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004bae:	6878      	ldr	r0, [r7, #4]
 8004bb0:	f000 fa1c 	bl	8004fec <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	691b      	ldr	r3, [r3, #16]
 8004bba:	f003 0320 	and.w	r3, r3, #32
 8004bbe:	2b20      	cmp	r3, #32
 8004bc0:	d10e      	bne.n	8004be0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	f003 0320 	and.w	r3, r3, #32
 8004bcc:	2b20      	cmp	r3, #32
 8004bce:	d107      	bne.n	8004be0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f06f 0220 	mvn.w	r2, #32
 8004bd8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004bda:	6878      	ldr	r0, [r7, #4]
 8004bdc:	f000 fec6 	bl	800596c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004be0:	bf00      	nop
 8004be2:	3708      	adds	r7, #8
 8004be4:	46bd      	mov	sp, r7
 8004be6:	bd80      	pop	{r7, pc}

08004be8 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8004be8:	b580      	push	{r7, lr}
 8004bea:	b084      	sub	sp, #16
 8004bec:	af00      	add	r7, sp, #0
 8004bee:	60f8      	str	r0, [r7, #12]
 8004bf0:	60b9      	str	r1, [r7, #8]
 8004bf2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bfa:	2b01      	cmp	r3, #1
 8004bfc:	d101      	bne.n	8004c02 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e04e      	b.n	8004ca0 <HAL_TIM_OC_ConfigChannel+0xb8>
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	2201      	movs	r2, #1
 8004c06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	2202      	movs	r2, #2
 8004c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2b0c      	cmp	r3, #12
 8004c16:	d839      	bhi.n	8004c8c <HAL_TIM_OC_ConfigChannel+0xa4>
 8004c18:	a201      	add	r2, pc, #4	; (adr r2, 8004c20 <HAL_TIM_OC_ConfigChannel+0x38>)
 8004c1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1e:	bf00      	nop
 8004c20:	08004c55 	.word	0x08004c55
 8004c24:	08004c8d 	.word	0x08004c8d
 8004c28:	08004c8d 	.word	0x08004c8d
 8004c2c:	08004c8d 	.word	0x08004c8d
 8004c30:	08004c63 	.word	0x08004c63
 8004c34:	08004c8d 	.word	0x08004c8d
 8004c38:	08004c8d 	.word	0x08004c8d
 8004c3c:	08004c8d 	.word	0x08004c8d
 8004c40:	08004c71 	.word	0x08004c71
 8004c44:	08004c8d 	.word	0x08004c8d
 8004c48:	08004c8d 	.word	0x08004c8d
 8004c4c:	08004c8d 	.word	0x08004c8d
 8004c50:	08004c7f 	.word	0x08004c7f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	68b9      	ldr	r1, [r7, #8]
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	f000 fa70 	bl	8005140 <TIM_OC1_SetConfig>
      break;
 8004c60:	e015      	b.n	8004c8e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f000 fad9 	bl	8005220 <TIM_OC2_SetConfig>
      break;
 8004c6e:	e00e      	b.n	8004c8e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	68b9      	ldr	r1, [r7, #8]
 8004c76:	4618      	mov	r0, r3
 8004c78:	f000 fb48 	bl	800530c <TIM_OC3_SetConfig>
      break;
 8004c7c:	e007      	b.n	8004c8e <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68b9      	ldr	r1, [r7, #8]
 8004c84:	4618      	mov	r0, r3
 8004c86:	f000 fbb5 	bl	80053f4 <TIM_OC4_SetConfig>
      break;
 8004c8a:	e000      	b.n	8004c8e <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      break;
 8004c8c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2201      	movs	r2, #1
 8004c92:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3710      	adds	r7, #16
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d101      	bne.n	8004cc2 <HAL_TIM_IC_ConfigChannel+0x1a>
 8004cbe:	2302      	movs	r3, #2
 8004cc0:	e08a      	b.n	8004dd8 <HAL_TIM_IC_ConfigChannel+0x130>
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	2201      	movs	r2, #1
 8004cc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	2202      	movs	r2, #2
 8004cce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d11b      	bne.n	8004d10 <HAL_TIM_IC_ConfigChannel+0x68>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	6818      	ldr	r0, [r3, #0]
 8004cdc:	68bb      	ldr	r3, [r7, #8]
 8004cde:	6819      	ldr	r1, [r3, #0]
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	685a      	ldr	r2, [r3, #4]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	68db      	ldr	r3, [r3, #12]
 8004ce8:	f000 fbda 	bl	80054a0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	699a      	ldr	r2, [r3, #24]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f022 020c 	bic.w	r2, r2, #12
 8004cfa:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	681b      	ldr	r3, [r3, #0]
 8004d00:	6999      	ldr	r1, [r3, #24]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	689a      	ldr	r2, [r3, #8]
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	430a      	orrs	r2, r1
 8004d0c:	619a      	str	r2, [r3, #24]
 8004d0e:	e05a      	b.n	8004dc6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_2)
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2b04      	cmp	r3, #4
 8004d14:	d11c      	bne.n	8004d50 <HAL_TIM_IC_ConfigChannel+0xa8>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	6818      	ldr	r0, [r3, #0]
 8004d1a:	68bb      	ldr	r3, [r7, #8]
 8004d1c:	6819      	ldr	r1, [r3, #0]
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	685a      	ldr	r2, [r3, #4]
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	68db      	ldr	r3, [r3, #12]
 8004d26:	f000 fc5e 	bl	80055e6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	699a      	ldr	r2, [r3, #24]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004d38:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	6999      	ldr	r1, [r3, #24]
 8004d40:	68bb      	ldr	r3, [r7, #8]
 8004d42:	689b      	ldr	r3, [r3, #8]
 8004d44:	021a      	lsls	r2, r3, #8
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	430a      	orrs	r2, r1
 8004d4c:	619a      	str	r2, [r3, #24]
 8004d4e:	e03a      	b.n	8004dc6 <HAL_TIM_IC_ConfigChannel+0x11e>
  }
  else if (Channel == TIM_CHANNEL_3)
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2b08      	cmp	r3, #8
 8004d54:	d11b      	bne.n	8004d8e <HAL_TIM_IC_ConfigChannel+0xe6>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6818      	ldr	r0, [r3, #0]
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	6819      	ldr	r1, [r3, #0]
 8004d5e:	68bb      	ldr	r3, [r7, #8]
 8004d60:	685a      	ldr	r2, [r3, #4]
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	f000 fcab 	bl	80056c0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	69da      	ldr	r2, [r3, #28]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f022 020c 	bic.w	r2, r2, #12
 8004d78:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	69d9      	ldr	r1, [r3, #28]
 8004d80:	68bb      	ldr	r3, [r7, #8]
 8004d82:	689a      	ldr	r2, [r3, #8]
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	430a      	orrs	r2, r1
 8004d8a:	61da      	str	r2, [r3, #28]
 8004d8c:	e01b      	b.n	8004dc6 <HAL_TIM_IC_ConfigChannel+0x11e>
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	6818      	ldr	r0, [r3, #0]
 8004d92:	68bb      	ldr	r3, [r7, #8]
 8004d94:	6819      	ldr	r1, [r3, #0]
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	685a      	ldr	r2, [r3, #4]
 8004d9a:	68bb      	ldr	r3, [r7, #8]
 8004d9c:	68db      	ldr	r3, [r3, #12]
 8004d9e:	f000 fccb 	bl	8005738 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	69da      	ldr	r2, [r3, #28]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8004db0:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	69d9      	ldr	r1, [r3, #28]
 8004db8:	68bb      	ldr	r3, [r7, #8]
 8004dba:	689b      	ldr	r3, [r3, #8]
 8004dbc:	021a      	lsls	r2, r3, #8
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	430a      	orrs	r2, r1
 8004dc4:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	2201      	movs	r2, #1
 8004dca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004dd6:	2300      	movs	r3, #0
}
 8004dd8:	4618      	mov	r0, r3
 8004dda:	3710      	adds	r7, #16
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}

08004de0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b084      	sub	sp, #16
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
 8004de8:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	d101      	bne.n	8004df8 <HAL_TIM_ConfigClockSource+0x18>
 8004df4:	2302      	movs	r3, #2
 8004df6:	e0a6      	b.n	8004f46 <HAL_TIM_ConfigClockSource+0x166>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	2202      	movs	r2, #2
 8004e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004e16:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004e1e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	68fa      	ldr	r2, [r7, #12]
 8004e26:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004e28:	683b      	ldr	r3, [r7, #0]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	2b40      	cmp	r3, #64	; 0x40
 8004e2e:	d067      	beq.n	8004f00 <HAL_TIM_ConfigClockSource+0x120>
 8004e30:	2b40      	cmp	r3, #64	; 0x40
 8004e32:	d80b      	bhi.n	8004e4c <HAL_TIM_ConfigClockSource+0x6c>
 8004e34:	2b10      	cmp	r3, #16
 8004e36:	d073      	beq.n	8004f20 <HAL_TIM_ConfigClockSource+0x140>
 8004e38:	2b10      	cmp	r3, #16
 8004e3a:	d802      	bhi.n	8004e42 <HAL_TIM_ConfigClockSource+0x62>
 8004e3c:	2b00      	cmp	r3, #0
 8004e3e:	d06f      	beq.n	8004f20 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8004e40:	e078      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	d06c      	beq.n	8004f20 <HAL_TIM_ConfigClockSource+0x140>
 8004e46:	2b30      	cmp	r3, #48	; 0x30
 8004e48:	d06a      	beq.n	8004f20 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8004e4a:	e073      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e4c:	2b70      	cmp	r3, #112	; 0x70
 8004e4e:	d00d      	beq.n	8004e6c <HAL_TIM_ConfigClockSource+0x8c>
 8004e50:	2b70      	cmp	r3, #112	; 0x70
 8004e52:	d804      	bhi.n	8004e5e <HAL_TIM_ConfigClockSource+0x7e>
 8004e54:	2b50      	cmp	r3, #80	; 0x50
 8004e56:	d033      	beq.n	8004ec0 <HAL_TIM_ConfigClockSource+0xe0>
 8004e58:	2b60      	cmp	r3, #96	; 0x60
 8004e5a:	d041      	beq.n	8004ee0 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8004e5c:	e06a      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8004e5e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e62:	d066      	beq.n	8004f32 <HAL_TIM_ConfigClockSource+0x152>
 8004e64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e68:	d017      	beq.n	8004e9a <HAL_TIM_ConfigClockSource+0xba>
      break;
 8004e6a:	e063      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	6818      	ldr	r0, [r3, #0]
 8004e70:	683b      	ldr	r3, [r7, #0]
 8004e72:	6899      	ldr	r1, [r3, #8]
 8004e74:	683b      	ldr	r3, [r7, #0]
 8004e76:	685a      	ldr	r2, [r3, #4]
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	68db      	ldr	r3, [r3, #12]
 8004e7c:	f000 fcb4 	bl	80057e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	689b      	ldr	r3, [r3, #8]
 8004e86:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e8e:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	68fa      	ldr	r2, [r7, #12]
 8004e96:	609a      	str	r2, [r3, #8]
      break;
 8004e98:	e04c      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	6818      	ldr	r0, [r3, #0]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	6899      	ldr	r1, [r3, #8]
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	685a      	ldr	r2, [r3, #4]
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	68db      	ldr	r3, [r3, #12]
 8004eaa:	f000 fc9d 	bl	80057e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ebc:	609a      	str	r2, [r3, #8]
      break;
 8004ebe:	e039      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	6818      	ldr	r0, [r3, #0]
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	6859      	ldr	r1, [r3, #4]
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	461a      	mov	r2, r3
 8004ece:	f000 fb5b 	bl	8005588 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2150      	movs	r1, #80	; 0x50
 8004ed8:	4618      	mov	r0, r3
 8004eda:	f000 fc6a 	bl	80057b2 <TIM_ITRx_SetConfig>
      break;
 8004ede:	e029      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6818      	ldr	r0, [r3, #0]
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	6859      	ldr	r1, [r3, #4]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	68db      	ldr	r3, [r3, #12]
 8004eec:	461a      	mov	r2, r3
 8004eee:	f000 fbb7 	bl	8005660 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2160      	movs	r1, #96	; 0x60
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f000 fc5a 	bl	80057b2 <TIM_ITRx_SetConfig>
      break;
 8004efe:	e019      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6818      	ldr	r0, [r3, #0]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	6859      	ldr	r1, [r3, #4]
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	68db      	ldr	r3, [r3, #12]
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	f000 fb3b 	bl	8005588 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	2140      	movs	r1, #64	; 0x40
 8004f18:	4618      	mov	r0, r3
 8004f1a:	f000 fc4a 	bl	80057b2 <TIM_ITRx_SetConfig>
      break;
 8004f1e:	e009      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	683b      	ldr	r3, [r7, #0]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4619      	mov	r1, r3
 8004f2a:	4610      	mov	r0, r2
 8004f2c:	f000 fc41 	bl	80057b2 <TIM_ITRx_SetConfig>
      break;
 8004f30:	e000      	b.n	8004f34 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8004f32:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	2200      	movs	r2, #0
 8004f40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3710      	adds	r7, #16
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f50:	b480      	push	{r7}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	6078      	str	r0, [r7, #4]
 8004f58:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8004f5a:	2300      	movs	r3, #0
 8004f5c:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8004f5e:	683b      	ldr	r3, [r7, #0]
 8004f60:	2b0c      	cmp	r3, #12
 8004f62:	d831      	bhi.n	8004fc8 <HAL_TIM_ReadCapturedValue+0x78>
 8004f64:	a201      	add	r2, pc, #4	; (adr r2, 8004f6c <HAL_TIM_ReadCapturedValue+0x1c>)
 8004f66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6a:	bf00      	nop
 8004f6c:	08004fa1 	.word	0x08004fa1
 8004f70:	08004fc9 	.word	0x08004fc9
 8004f74:	08004fc9 	.word	0x08004fc9
 8004f78:	08004fc9 	.word	0x08004fc9
 8004f7c:	08004fab 	.word	0x08004fab
 8004f80:	08004fc9 	.word	0x08004fc9
 8004f84:	08004fc9 	.word	0x08004fc9
 8004f88:	08004fc9 	.word	0x08004fc9
 8004f8c:	08004fb5 	.word	0x08004fb5
 8004f90:	08004fc9 	.word	0x08004fc9
 8004f94:	08004fc9 	.word	0x08004fc9
 8004f98:	08004fc9 	.word	0x08004fc9
 8004f9c:	08004fbf 	.word	0x08004fbf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004fa6:	60fb      	str	r3, [r7, #12]

      break;
 8004fa8:	e00f      	b.n	8004fca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fb0:	60fb      	str	r3, [r7, #12]

      break;
 8004fb2:	e00a      	b.n	8004fca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004fba:	60fb      	str	r3, [r7, #12]

      break;
 8004fbc:	e005      	b.n	8004fca <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc4:	60fb      	str	r3, [r7, #12]

      break;
 8004fc6:	e000      	b.n	8004fca <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8004fc8:	bf00      	nop
  }

  return tmpreg;
 8004fca:	68fb      	ldr	r3, [r7, #12]
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3714      	adds	r7, #20
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b083      	sub	sp, #12
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004fe0:	bf00      	nop
 8004fe2:	370c      	adds	r7, #12
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fea:	4770      	bx	lr

08004fec <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004fec:	b480      	push	{r7}
 8004fee:	b083      	sub	sp, #12
 8004ff0:	af00      	add	r7, sp, #0
 8004ff2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004ff4:	bf00      	nop
 8004ff6:	370c      	adds	r7, #12
 8004ff8:	46bd      	mov	sp, r7
 8004ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffe:	4770      	bx	lr

08005000 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005000:	b480      	push	{r7}
 8005002:	b085      	sub	sp, #20
 8005004:	af00      	add	r7, sp, #0
 8005006:	6078      	str	r0, [r7, #4]
 8005008:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	4a40      	ldr	r2, [pc, #256]	; (8005114 <TIM_Base_SetConfig+0x114>)
 8005014:	4293      	cmp	r3, r2
 8005016:	d013      	beq.n	8005040 <TIM_Base_SetConfig+0x40>
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800501e:	d00f      	beq.n	8005040 <TIM_Base_SetConfig+0x40>
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	4a3d      	ldr	r2, [pc, #244]	; (8005118 <TIM_Base_SetConfig+0x118>)
 8005024:	4293      	cmp	r3, r2
 8005026:	d00b      	beq.n	8005040 <TIM_Base_SetConfig+0x40>
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	4a3c      	ldr	r2, [pc, #240]	; (800511c <TIM_Base_SetConfig+0x11c>)
 800502c:	4293      	cmp	r3, r2
 800502e:	d007      	beq.n	8005040 <TIM_Base_SetConfig+0x40>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	4a3b      	ldr	r2, [pc, #236]	; (8005120 <TIM_Base_SetConfig+0x120>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d003      	beq.n	8005040 <TIM_Base_SetConfig+0x40>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	4a3a      	ldr	r2, [pc, #232]	; (8005124 <TIM_Base_SetConfig+0x124>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d108      	bne.n	8005052 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005046:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	685b      	ldr	r3, [r3, #4]
 800504c:	68fa      	ldr	r2, [r7, #12]
 800504e:	4313      	orrs	r3, r2
 8005050:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	4a2f      	ldr	r2, [pc, #188]	; (8005114 <TIM_Base_SetConfig+0x114>)
 8005056:	4293      	cmp	r3, r2
 8005058:	d02b      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005060:	d027      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a2c      	ldr	r2, [pc, #176]	; (8005118 <TIM_Base_SetConfig+0x118>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d023      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a2b      	ldr	r2, [pc, #172]	; (800511c <TIM_Base_SetConfig+0x11c>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d01f      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a2a      	ldr	r2, [pc, #168]	; (8005120 <TIM_Base_SetConfig+0x120>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d01b      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a29      	ldr	r2, [pc, #164]	; (8005124 <TIM_Base_SetConfig+0x124>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d017      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a28      	ldr	r2, [pc, #160]	; (8005128 <TIM_Base_SetConfig+0x128>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d013      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a27      	ldr	r2, [pc, #156]	; (800512c <TIM_Base_SetConfig+0x12c>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d00f      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a26      	ldr	r2, [pc, #152]	; (8005130 <TIM_Base_SetConfig+0x130>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00b      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a25      	ldr	r2, [pc, #148]	; (8005134 <TIM_Base_SetConfig+0x134>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d007      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a24      	ldr	r2, [pc, #144]	; (8005138 <TIM_Base_SetConfig+0x138>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d003      	beq.n	80050b2 <TIM_Base_SetConfig+0xb2>
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	4a23      	ldr	r2, [pc, #140]	; (800513c <TIM_Base_SetConfig+0x13c>)
 80050ae:	4293      	cmp	r3, r2
 80050b0:	d108      	bne.n	80050c4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80050b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	4313      	orrs	r3, r2
 80050c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	695b      	ldr	r3, [r3, #20]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	68fa      	ldr	r2, [r7, #12]
 80050d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	689a      	ldr	r2, [r3, #8]
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80050e0:	683b      	ldr	r3, [r7, #0]
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	4a0a      	ldr	r2, [pc, #40]	; (8005114 <TIM_Base_SetConfig+0x114>)
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d003      	beq.n	80050f8 <TIM_Base_SetConfig+0xf8>
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	4a0c      	ldr	r2, [pc, #48]	; (8005124 <TIM_Base_SetConfig+0x124>)
 80050f4:	4293      	cmp	r3, r2
 80050f6:	d103      	bne.n	8005100 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	691a      	ldr	r2, [r3, #16]
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2201      	movs	r2, #1
 8005104:	615a      	str	r2, [r3, #20]
}
 8005106:	bf00      	nop
 8005108:	3714      	adds	r7, #20
 800510a:	46bd      	mov	sp, r7
 800510c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005110:	4770      	bx	lr
 8005112:	bf00      	nop
 8005114:	40010000 	.word	0x40010000
 8005118:	40000400 	.word	0x40000400
 800511c:	40000800 	.word	0x40000800
 8005120:	40000c00 	.word	0x40000c00
 8005124:	40010400 	.word	0x40010400
 8005128:	40014000 	.word	0x40014000
 800512c:	40014400 	.word	0x40014400
 8005130:	40014800 	.word	0x40014800
 8005134:	40001800 	.word	0x40001800
 8005138:	40001c00 	.word	0x40001c00
 800513c:	40002000 	.word	0x40002000

08005140 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005140:	b480      	push	{r7}
 8005142:	b087      	sub	sp, #28
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
 8005148:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	6a1b      	ldr	r3, [r3, #32]
 800514e:	f023 0201 	bic.w	r2, r3, #1
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	6a1b      	ldr	r3, [r3, #32]
 800515a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	685b      	ldr	r3, [r3, #4]
 8005160:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	699b      	ldr	r3, [r3, #24]
 8005166:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800516e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f023 0303 	bic.w	r3, r3, #3
 8005176:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005178:	683b      	ldr	r3, [r7, #0]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	f023 0302 	bic.w	r3, r3, #2
 8005188:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	697a      	ldr	r2, [r7, #20]
 8005190:	4313      	orrs	r3, r2
 8005192:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	4a20      	ldr	r2, [pc, #128]	; (8005218 <TIM_OC1_SetConfig+0xd8>)
 8005198:	4293      	cmp	r3, r2
 800519a:	d003      	beq.n	80051a4 <TIM_OC1_SetConfig+0x64>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a1f      	ldr	r2, [pc, #124]	; (800521c <TIM_OC1_SetConfig+0xdc>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d10c      	bne.n	80051be <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80051a4:	697b      	ldr	r3, [r7, #20]
 80051a6:	f023 0308 	bic.w	r3, r3, #8
 80051aa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	68db      	ldr	r3, [r3, #12]
 80051b0:	697a      	ldr	r2, [r7, #20]
 80051b2:	4313      	orrs	r3, r2
 80051b4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	f023 0304 	bic.w	r3, r3, #4
 80051bc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	4a15      	ldr	r2, [pc, #84]	; (8005218 <TIM_OC1_SetConfig+0xd8>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d003      	beq.n	80051ce <TIM_OC1_SetConfig+0x8e>
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	4a14      	ldr	r2, [pc, #80]	; (800521c <TIM_OC1_SetConfig+0xdc>)
 80051ca:	4293      	cmp	r3, r2
 80051cc:	d111      	bne.n	80051f2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80051ce:	693b      	ldr	r3, [r7, #16]
 80051d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80051d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80051d6:	693b      	ldr	r3, [r7, #16]
 80051d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80051dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	695b      	ldr	r3, [r3, #20]
 80051e2:	693a      	ldr	r2, [r7, #16]
 80051e4:	4313      	orrs	r3, r2
 80051e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80051e8:	683b      	ldr	r3, [r7, #0]
 80051ea:	699b      	ldr	r3, [r3, #24]
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	693a      	ldr	r2, [r7, #16]
 80051f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	685a      	ldr	r2, [r3, #4]
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	697a      	ldr	r2, [r7, #20]
 800520a:	621a      	str	r2, [r3, #32]
}
 800520c:	bf00      	nop
 800520e:	371c      	adds	r7, #28
 8005210:	46bd      	mov	sp, r7
 8005212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005216:	4770      	bx	lr
 8005218:	40010000 	.word	0x40010000
 800521c:	40010400 	.word	0x40010400

08005220 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005220:	b480      	push	{r7}
 8005222:	b087      	sub	sp, #28
 8005224:	af00      	add	r7, sp, #0
 8005226:	6078      	str	r0, [r7, #4]
 8005228:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	6a1b      	ldr	r3, [r3, #32]
 800522e:	f023 0210 	bic.w	r2, r3, #16
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	6a1b      	ldr	r3, [r3, #32]
 800523a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	685b      	ldr	r3, [r3, #4]
 8005240:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	699b      	ldr	r3, [r3, #24]
 8005246:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800524e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005256:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	021b      	lsls	r3, r3, #8
 800525e:	68fa      	ldr	r2, [r7, #12]
 8005260:	4313      	orrs	r3, r2
 8005262:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005264:	697b      	ldr	r3, [r7, #20]
 8005266:	f023 0320 	bic.w	r3, r3, #32
 800526a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	689b      	ldr	r3, [r3, #8]
 8005270:	011b      	lsls	r3, r3, #4
 8005272:	697a      	ldr	r2, [r7, #20]
 8005274:	4313      	orrs	r3, r2
 8005276:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a22      	ldr	r2, [pc, #136]	; (8005304 <TIM_OC2_SetConfig+0xe4>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d003      	beq.n	8005288 <TIM_OC2_SetConfig+0x68>
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a21      	ldr	r2, [pc, #132]	; (8005308 <TIM_OC2_SetConfig+0xe8>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d10d      	bne.n	80052a4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005288:	697b      	ldr	r3, [r7, #20]
 800528a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800528e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	011b      	lsls	r3, r3, #4
 8005296:	697a      	ldr	r2, [r7, #20]
 8005298:	4313      	orrs	r3, r2
 800529a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800529c:	697b      	ldr	r3, [r7, #20]
 800529e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	4a17      	ldr	r2, [pc, #92]	; (8005304 <TIM_OC2_SetConfig+0xe4>)
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d003      	beq.n	80052b4 <TIM_OC2_SetConfig+0x94>
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a16      	ldr	r2, [pc, #88]	; (8005308 <TIM_OC2_SetConfig+0xe8>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d113      	bne.n	80052dc <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80052ba:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80052bc:	693b      	ldr	r3, [r7, #16]
 80052be:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80052c2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	695b      	ldr	r3, [r3, #20]
 80052c8:	009b      	lsls	r3, r3, #2
 80052ca:	693a      	ldr	r2, [r7, #16]
 80052cc:	4313      	orrs	r3, r2
 80052ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	009b      	lsls	r3, r3, #2
 80052d6:	693a      	ldr	r2, [r7, #16]
 80052d8:	4313      	orrs	r3, r2
 80052da:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	693a      	ldr	r2, [r7, #16]
 80052e0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68fa      	ldr	r2, [r7, #12]
 80052e6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052e8:	683b      	ldr	r3, [r7, #0]
 80052ea:	685a      	ldr	r2, [r3, #4]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	697a      	ldr	r2, [r7, #20]
 80052f4:	621a      	str	r2, [r3, #32]
}
 80052f6:	bf00      	nop
 80052f8:	371c      	adds	r7, #28
 80052fa:	46bd      	mov	sp, r7
 80052fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005300:	4770      	bx	lr
 8005302:	bf00      	nop
 8005304:	40010000 	.word	0x40010000
 8005308:	40010400 	.word	0x40010400

0800530c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800530c:	b480      	push	{r7}
 800530e:	b087      	sub	sp, #28
 8005310:	af00      	add	r7, sp, #0
 8005312:	6078      	str	r0, [r7, #4]
 8005314:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6a1b      	ldr	r3, [r3, #32]
 800531a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a1b      	ldr	r3, [r3, #32]
 8005326:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800533a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	f023 0303 	bic.w	r3, r3, #3
 8005342:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	68fa      	ldr	r2, [r7, #12]
 800534a:	4313      	orrs	r3, r2
 800534c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005354:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	689b      	ldr	r3, [r3, #8]
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	4313      	orrs	r3, r2
 8005360:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	4a21      	ldr	r2, [pc, #132]	; (80053ec <TIM_OC3_SetConfig+0xe0>)
 8005366:	4293      	cmp	r3, r2
 8005368:	d003      	beq.n	8005372 <TIM_OC3_SetConfig+0x66>
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a20      	ldr	r2, [pc, #128]	; (80053f0 <TIM_OC3_SetConfig+0xe4>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d10d      	bne.n	800538e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005372:	697b      	ldr	r3, [r7, #20]
 8005374:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005378:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800537a:	683b      	ldr	r3, [r7, #0]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	021b      	lsls	r3, r3, #8
 8005380:	697a      	ldr	r2, [r7, #20]
 8005382:	4313      	orrs	r3, r2
 8005384:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800538c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	4a16      	ldr	r2, [pc, #88]	; (80053ec <TIM_OC3_SetConfig+0xe0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d003      	beq.n	800539e <TIM_OC3_SetConfig+0x92>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a15      	ldr	r2, [pc, #84]	; (80053f0 <TIM_OC3_SetConfig+0xe4>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d113      	bne.n	80053c6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800539e:	693b      	ldr	r3, [r7, #16]
 80053a0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80053a4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80053a6:	693b      	ldr	r3, [r7, #16]
 80053a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053ac:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	695b      	ldr	r3, [r3, #20]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053ba:	683b      	ldr	r3, [r7, #0]
 80053bc:	699b      	ldr	r3, [r3, #24]
 80053be:	011b      	lsls	r3, r3, #4
 80053c0:	693a      	ldr	r2, [r7, #16]
 80053c2:	4313      	orrs	r3, r2
 80053c4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	693a      	ldr	r2, [r7, #16]
 80053ca:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	68fa      	ldr	r2, [r7, #12]
 80053d0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	685a      	ldr	r2, [r3, #4]
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	697a      	ldr	r2, [r7, #20]
 80053de:	621a      	str	r2, [r3, #32]
}
 80053e0:	bf00      	nop
 80053e2:	371c      	adds	r7, #28
 80053e4:	46bd      	mov	sp, r7
 80053e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ea:	4770      	bx	lr
 80053ec:	40010000 	.word	0x40010000
 80053f0:	40010400 	.word	0x40010400

080053f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b087      	sub	sp, #28
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005422:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800542a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800542c:	683b      	ldr	r3, [r7, #0]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	021b      	lsls	r3, r3, #8
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	4313      	orrs	r3, r2
 8005436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800543e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005440:	683b      	ldr	r3, [r7, #0]
 8005442:	689b      	ldr	r3, [r3, #8]
 8005444:	031b      	lsls	r3, r3, #12
 8005446:	693a      	ldr	r2, [r7, #16]
 8005448:	4313      	orrs	r3, r2
 800544a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	4a12      	ldr	r2, [pc, #72]	; (8005498 <TIM_OC4_SetConfig+0xa4>)
 8005450:	4293      	cmp	r3, r2
 8005452:	d003      	beq.n	800545c <TIM_OC4_SetConfig+0x68>
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	4a11      	ldr	r2, [pc, #68]	; (800549c <TIM_OC4_SetConfig+0xa8>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d109      	bne.n	8005470 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800545c:	697b      	ldr	r3, [r7, #20]
 800545e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005462:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	019b      	lsls	r3, r3, #6
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	697a      	ldr	r2, [r7, #20]
 8005474:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68fa      	ldr	r2, [r7, #12]
 800547a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	685a      	ldr	r2, [r3, #4]
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	693a      	ldr	r2, [r7, #16]
 8005488:	621a      	str	r2, [r3, #32]
}
 800548a:	bf00      	nop
 800548c:	371c      	adds	r7, #28
 800548e:	46bd      	mov	sp, r7
 8005490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005494:	4770      	bx	lr
 8005496:	bf00      	nop
 8005498:	40010000 	.word	0x40010000
 800549c:	40010400 	.word	0x40010400

080054a0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b087      	sub	sp, #28
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	60f8      	str	r0, [r7, #12]
 80054a8:	60b9      	str	r1, [r7, #8]
 80054aa:	607a      	str	r2, [r7, #4]
 80054ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	6a1b      	ldr	r3, [r3, #32]
 80054b2:	f023 0201 	bic.w	r2, r3, #1
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	699b      	ldr	r3, [r3, #24]
 80054be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80054c0:	68fb      	ldr	r3, [r7, #12]
 80054c2:	6a1b      	ldr	r3, [r3, #32]
 80054c4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	4a28      	ldr	r2, [pc, #160]	; (800556c <TIM_TI1_SetConfig+0xcc>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d01b      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80054d4:	d017      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054d6:	68fb      	ldr	r3, [r7, #12]
 80054d8:	4a25      	ldr	r2, [pc, #148]	; (8005570 <TIM_TI1_SetConfig+0xd0>)
 80054da:	4293      	cmp	r3, r2
 80054dc:	d013      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	4a24      	ldr	r2, [pc, #144]	; (8005574 <TIM_TI1_SetConfig+0xd4>)
 80054e2:	4293      	cmp	r3, r2
 80054e4:	d00f      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	4a23      	ldr	r2, [pc, #140]	; (8005578 <TIM_TI1_SetConfig+0xd8>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d00b      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	4a22      	ldr	r2, [pc, #136]	; (800557c <TIM_TI1_SetConfig+0xdc>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d007      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	4a21      	ldr	r2, [pc, #132]	; (8005580 <TIM_TI1_SetConfig+0xe0>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d003      	beq.n	8005506 <TIM_TI1_SetConfig+0x66>
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	4a20      	ldr	r2, [pc, #128]	; (8005584 <TIM_TI1_SetConfig+0xe4>)
 8005502:	4293      	cmp	r3, r2
 8005504:	d101      	bne.n	800550a <TIM_TI1_SetConfig+0x6a>
 8005506:	2301      	movs	r3, #1
 8005508:	e000      	b.n	800550c <TIM_TI1_SetConfig+0x6c>
 800550a:	2300      	movs	r3, #0
 800550c:	2b00      	cmp	r3, #0
 800550e:	d008      	beq.n	8005522 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8005510:	697b      	ldr	r3, [r7, #20]
 8005512:	f023 0303 	bic.w	r3, r3, #3
 8005516:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8005518:	697a      	ldr	r2, [r7, #20]
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4313      	orrs	r3, r2
 800551e:	617b      	str	r3, [r7, #20]
 8005520:	e003      	b.n	800552a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f043 0301 	orr.w	r3, r3, #1
 8005528:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800552a:	697b      	ldr	r3, [r7, #20]
 800552c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005530:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	011b      	lsls	r3, r3, #4
 8005536:	b2db      	uxtb	r3, r3
 8005538:	697a      	ldr	r2, [r7, #20]
 800553a:	4313      	orrs	r3, r2
 800553c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f023 030a 	bic.w	r3, r3, #10
 8005544:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	f003 030a 	and.w	r3, r3, #10
 800554c:	693a      	ldr	r2, [r7, #16]
 800554e:	4313      	orrs	r3, r2
 8005550:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	697a      	ldr	r2, [r7, #20]
 8005556:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	621a      	str	r2, [r3, #32]
}
 800555e:	bf00      	nop
 8005560:	371c      	adds	r7, #28
 8005562:	46bd      	mov	sp, r7
 8005564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005568:	4770      	bx	lr
 800556a:	bf00      	nop
 800556c:	40010000 	.word	0x40010000
 8005570:	40000400 	.word	0x40000400
 8005574:	40000800 	.word	0x40000800
 8005578:	40000c00 	.word	0x40000c00
 800557c:	40010400 	.word	0x40010400
 8005580:	40014000 	.word	0x40014000
 8005584:	40001800 	.word	0x40001800

08005588 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005588:	b480      	push	{r7}
 800558a:	b087      	sub	sp, #28
 800558c:	af00      	add	r7, sp, #0
 800558e:	60f8      	str	r0, [r7, #12]
 8005590:	60b9      	str	r1, [r7, #8]
 8005592:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a1b      	ldr	r3, [r3, #32]
 8005598:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	f023 0201 	bic.w	r2, r3, #1
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	699b      	ldr	r3, [r3, #24]
 80055aa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80055ac:	693b      	ldr	r3, [r7, #16]
 80055ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80055b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	011b      	lsls	r3, r3, #4
 80055b8:	693a      	ldr	r2, [r7, #16]
 80055ba:	4313      	orrs	r3, r2
 80055bc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80055be:	697b      	ldr	r3, [r7, #20]
 80055c0:	f023 030a 	bic.w	r3, r3, #10
 80055c4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80055c6:	697a      	ldr	r2, [r7, #20]
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	4313      	orrs	r3, r2
 80055cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	693a      	ldr	r2, [r7, #16]
 80055d2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80055d4:	68fb      	ldr	r3, [r7, #12]
 80055d6:	697a      	ldr	r2, [r7, #20]
 80055d8:	621a      	str	r2, [r3, #32]
}
 80055da:	bf00      	nop
 80055dc:	371c      	adds	r7, #28
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr

080055e6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80055e6:	b480      	push	{r7}
 80055e8:	b087      	sub	sp, #28
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	60f8      	str	r0, [r7, #12]
 80055ee:	60b9      	str	r1, [r7, #8]
 80055f0:	607a      	str	r2, [r7, #4]
 80055f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	6a1b      	ldr	r3, [r3, #32]
 80055f8:	f023 0210 	bic.w	r2, r3, #16
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	6a1b      	ldr	r3, [r3, #32]
 800560a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005612:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	021b      	lsls	r3, r3, #8
 8005618:	697a      	ldr	r2, [r7, #20]
 800561a:	4313      	orrs	r3, r2
 800561c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800561e:	697b      	ldr	r3, [r7, #20]
 8005620:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005624:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	031b      	lsls	r3, r3, #12
 800562a:	b29b      	uxth	r3, r3
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	4313      	orrs	r3, r2
 8005630:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005632:	693b      	ldr	r3, [r7, #16]
 8005634:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005638:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800563a:	68bb      	ldr	r3, [r7, #8]
 800563c:	011b      	lsls	r3, r3, #4
 800563e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8005642:	693a      	ldr	r2, [r7, #16]
 8005644:	4313      	orrs	r3, r2
 8005646:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	697a      	ldr	r2, [r7, #20]
 800564c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	693a      	ldr	r2, [r7, #16]
 8005652:	621a      	str	r2, [r3, #32]
}
 8005654:	bf00      	nop
 8005656:	371c      	adds	r7, #28
 8005658:	46bd      	mov	sp, r7
 800565a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800565e:	4770      	bx	lr

08005660 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005660:	b480      	push	{r7}
 8005662:	b087      	sub	sp, #28
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	6a1b      	ldr	r3, [r3, #32]
 8005670:	f023 0210 	bic.w	r2, r3, #16
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	699b      	ldr	r3, [r3, #24]
 800567c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005684:	697b      	ldr	r3, [r7, #20]
 8005686:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800568a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	031b      	lsls	r3, r3, #12
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	4313      	orrs	r3, r2
 8005694:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005696:	693b      	ldr	r3, [r7, #16]
 8005698:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800569c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800569e:	68bb      	ldr	r3, [r7, #8]
 80056a0:	011b      	lsls	r3, r3, #4
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	4313      	orrs	r3, r2
 80056a6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	693a      	ldr	r2, [r7, #16]
 80056b2:	621a      	str	r2, [r3, #32]
}
 80056b4:	bf00      	nop
 80056b6:	371c      	adds	r7, #28
 80056b8:	46bd      	mov	sp, r7
 80056ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056be:	4770      	bx	lr

080056c0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80056c0:	b480      	push	{r7}
 80056c2:	b087      	sub	sp, #28
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	60f8      	str	r0, [r7, #12]
 80056c8:	60b9      	str	r1, [r7, #8]
 80056ca:	607a      	str	r2, [r7, #4]
 80056cc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	69db      	ldr	r3, [r3, #28]
 80056de:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	6a1b      	ldr	r3, [r3, #32]
 80056e4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80056e6:	697b      	ldr	r3, [r7, #20]
 80056e8:	f023 0303 	bic.w	r3, r3, #3
 80056ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80056ee:	697a      	ldr	r2, [r7, #20]
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	4313      	orrs	r3, r2
 80056f4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80056f6:	697b      	ldr	r3, [r7, #20]
 80056f8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80056fc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80056fe:	683b      	ldr	r3, [r7, #0]
 8005700:	011b      	lsls	r3, r3, #4
 8005702:	b2db      	uxtb	r3, r3
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	4313      	orrs	r3, r2
 8005708:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800570a:	693b      	ldr	r3, [r7, #16]
 800570c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8005710:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	021b      	lsls	r3, r3, #8
 8005716:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	4313      	orrs	r3, r2
 800571e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	697a      	ldr	r2, [r7, #20]
 8005724:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	693a      	ldr	r2, [r7, #16]
 800572a:	621a      	str	r2, [r3, #32]
}
 800572c:	bf00      	nop
 800572e:	371c      	adds	r7, #28
 8005730:	46bd      	mov	sp, r7
 8005732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005736:	4770      	bx	lr

08005738 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8005738:	b480      	push	{r7}
 800573a:	b087      	sub	sp, #28
 800573c:	af00      	add	r7, sp, #0
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	60b9      	str	r1, [r7, #8]
 8005742:	607a      	str	r2, [r7, #4]
 8005744:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	6a1b      	ldr	r3, [r3, #32]
 800574a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	69db      	ldr	r3, [r3, #28]
 8005756:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	6a1b      	ldr	r3, [r3, #32]
 800575c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005764:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	021b      	lsls	r3, r3, #8
 800576a:	697a      	ldr	r2, [r7, #20]
 800576c:	4313      	orrs	r3, r2
 800576e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8005770:	697b      	ldr	r3, [r7, #20]
 8005772:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005776:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	031b      	lsls	r3, r3, #12
 800577c:	b29b      	uxth	r3, r3
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	4313      	orrs	r3, r2
 8005782:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800578a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800578c:	68bb      	ldr	r3, [r7, #8]
 800578e:	031b      	lsls	r3, r3, #12
 8005790:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	4313      	orrs	r3, r2
 8005798:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	697a      	ldr	r2, [r7, #20]
 800579e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	621a      	str	r2, [r3, #32]
}
 80057a6:	bf00      	nop
 80057a8:	371c      	adds	r7, #28
 80057aa:	46bd      	mov	sp, r7
 80057ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b0:	4770      	bx	lr

080057b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b085      	sub	sp, #20
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
 80057ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	689b      	ldr	r3, [r3, #8]
 80057c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80057ca:	683a      	ldr	r2, [r7, #0]
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	f043 0307 	orr.w	r3, r3, #7
 80057d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	68fa      	ldr	r2, [r7, #12]
 80057da:	609a      	str	r2, [r3, #8]
}
 80057dc:	bf00      	nop
 80057de:	3714      	adds	r7, #20
 80057e0:	46bd      	mov	sp, r7
 80057e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e6:	4770      	bx	lr

080057e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80057e8:	b480      	push	{r7}
 80057ea:	b087      	sub	sp, #28
 80057ec:	af00      	add	r7, sp, #0
 80057ee:	60f8      	str	r0, [r7, #12]
 80057f0:	60b9      	str	r1, [r7, #8]
 80057f2:	607a      	str	r2, [r7, #4]
 80057f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	689b      	ldr	r3, [r3, #8]
 80057fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005802:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	021a      	lsls	r2, r3, #8
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	431a      	orrs	r2, r3
 800580c:	68bb      	ldr	r3, [r7, #8]
 800580e:	4313      	orrs	r3, r2
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	4313      	orrs	r3, r2
 8005814:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	697a      	ldr	r2, [r7, #20]
 800581a:	609a      	str	r2, [r3, #8]
}
 800581c:	bf00      	nop
 800581e:	371c      	adds	r7, #28
 8005820:	46bd      	mov	sp, r7
 8005822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005826:	4770      	bx	lr

08005828 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005828:	b480      	push	{r7}
 800582a:	b087      	sub	sp, #28
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	60b9      	str	r1, [r7, #8]
 8005832:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005834:	68bb      	ldr	r3, [r7, #8]
 8005836:	f003 031f 	and.w	r3, r3, #31
 800583a:	2201      	movs	r2, #1
 800583c:	fa02 f303 	lsl.w	r3, r2, r3
 8005840:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	6a1a      	ldr	r2, [r3, #32]
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	43db      	mvns	r3, r3
 800584a:	401a      	ands	r2, r3
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005850:	68fb      	ldr	r3, [r7, #12]
 8005852:	6a1a      	ldr	r2, [r3, #32]
 8005854:	68bb      	ldr	r3, [r7, #8]
 8005856:	f003 031f 	and.w	r3, r3, #31
 800585a:	6879      	ldr	r1, [r7, #4]
 800585c:	fa01 f303 	lsl.w	r3, r1, r3
 8005860:	431a      	orrs	r2, r3
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	621a      	str	r2, [r3, #32]
}
 8005866:	bf00      	nop
 8005868:	371c      	adds	r7, #28
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
	...

08005874 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
 800587c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005888:	2302      	movs	r3, #2
 800588a:	e05a      	b.n	8005942 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2202      	movs	r2, #2
 8005898:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058b2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	68fa      	ldr	r2, [r7, #12]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	4a21      	ldr	r2, [pc, #132]	; (8005950 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d022      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80058d8:	d01d      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4a1d      	ldr	r2, [pc, #116]	; (8005954 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d018      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a1b      	ldr	r2, [pc, #108]	; (8005958 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d013      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4a1a      	ldr	r2, [pc, #104]	; (800595c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80058f4:	4293      	cmp	r3, r2
 80058f6:	d00e      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	4a18      	ldr	r2, [pc, #96]	; (8005960 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80058fe:	4293      	cmp	r3, r2
 8005900:	d009      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	4a17      	ldr	r2, [pc, #92]	; (8005964 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005908:	4293      	cmp	r3, r2
 800590a:	d004      	beq.n	8005916 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	4a15      	ldr	r2, [pc, #84]	; (8005968 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d10c      	bne.n	8005930 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800591c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800591e:	683b      	ldr	r3, [r7, #0]
 8005920:	685b      	ldr	r3, [r3, #4]
 8005922:	68ba      	ldr	r2, [r7, #8]
 8005924:	4313      	orrs	r3, r2
 8005926:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	68ba      	ldr	r2, [r7, #8]
 800592e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3714      	adds	r7, #20
 8005946:	46bd      	mov	sp, r7
 8005948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800594c:	4770      	bx	lr
 800594e:	bf00      	nop
 8005950:	40010000 	.word	0x40010000
 8005954:	40000400 	.word	0x40000400
 8005958:	40000800 	.word	0x40000800
 800595c:	40000c00 	.word	0x40000c00
 8005960:	40010400 	.word	0x40010400
 8005964:	40014000 	.word	0x40014000
 8005968:	40001800 	.word	0x40001800

0800596c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e03f      	b.n	8005a26 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7fc ff7a 	bl	80028b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2224      	movs	r2, #36	; 0x24
 80059c4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 fb97 	bl	800610c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	691a      	ldr	r2, [r3, #16]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695a      	ldr	r2, [r3, #20]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2220      	movs	r2, #32
 8005a18:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8005a24:	2300      	movs	r3, #0
}
 8005a26:	4618      	mov	r0, r3
 8005a28:	3708      	adds	r7, #8
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	bd80      	pop	{r7, pc}

08005a2e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a2e:	b580      	push	{r7, lr}
 8005a30:	b088      	sub	sp, #32
 8005a32:	af02      	add	r7, sp, #8
 8005a34:	60f8      	str	r0, [r7, #12]
 8005a36:	60b9      	str	r1, [r7, #8]
 8005a38:	603b      	str	r3, [r7, #0]
 8005a3a:	4613      	mov	r3, r2
 8005a3c:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8005a3e:	2300      	movs	r3, #0
 8005a40:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005a48:	b2db      	uxtb	r3, r3
 8005a4a:	2b20      	cmp	r3, #32
 8005a4c:	f040 8083 	bne.w	8005b56 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a50:	68bb      	ldr	r3, [r7, #8]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <HAL_UART_Transmit+0x2e>
 8005a56:	88fb      	ldrh	r3, [r7, #6]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d101      	bne.n	8005a60 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e07b      	b.n	8005b58 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_UART_Transmit+0x40>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e074      	b.n	8005b58 <HAL_UART_Transmit+0x12a>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	2221      	movs	r2, #33	; 0x21
 8005a80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8005a84:	f7fd f8aa 	bl	8002bdc <HAL_GetTick>
 8005a88:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	88fa      	ldrh	r2, [r7, #6]
 8005a8e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	88fa      	ldrh	r2, [r7, #6]
 8005a94:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2200      	movs	r2, #0
 8005a9a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8005a9e:	e042      	b.n	8005b26 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005aa4:	b29b      	uxth	r3, r3
 8005aa6:	3b01      	subs	r3, #1
 8005aa8:	b29a      	uxth	r2, r3
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	689b      	ldr	r3, [r3, #8]
 8005ab2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ab6:	d122      	bne.n	8005afe <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	9300      	str	r3, [sp, #0]
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	2180      	movs	r1, #128	; 0x80
 8005ac2:	68f8      	ldr	r0, [r7, #12]
 8005ac4:	f000 f9b6 	bl	8005e34 <UART_WaitOnFlagUntilTimeout>
 8005ac8:	4603      	mov	r3, r0
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d001      	beq.n	8005ad2 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8005ace:	2303      	movs	r3, #3
 8005ad0:	e042      	b.n	8005b58 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8005ad6:	693b      	ldr	r3, [r7, #16]
 8005ad8:	881b      	ldrh	r3, [r3, #0]
 8005ada:	461a      	mov	r2, r3
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ae4:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	691b      	ldr	r3, [r3, #16]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d103      	bne.n	8005af6 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	3302      	adds	r3, #2
 8005af2:	60bb      	str	r3, [r7, #8]
 8005af4:	e017      	b.n	8005b26 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	3301      	adds	r3, #1
 8005afa:	60bb      	str	r3, [r7, #8]
 8005afc:	e013      	b.n	8005b26 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005afe:	683b      	ldr	r3, [r7, #0]
 8005b00:	9300      	str	r3, [sp, #0]
 8005b02:	697b      	ldr	r3, [r7, #20]
 8005b04:	2200      	movs	r2, #0
 8005b06:	2180      	movs	r1, #128	; 0x80
 8005b08:	68f8      	ldr	r0, [r7, #12]
 8005b0a:	f000 f993 	bl	8005e34 <UART_WaitOnFlagUntilTimeout>
 8005b0e:	4603      	mov	r3, r0
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d001      	beq.n	8005b18 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8005b14:	2303      	movs	r3, #3
 8005b16:	e01f      	b.n	8005b58 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	60ba      	str	r2, [r7, #8]
 8005b1e:	781a      	ldrb	r2, [r3, #0]
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8005b26:	68fb      	ldr	r3, [r7, #12]
 8005b28:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b2a:	b29b      	uxth	r3, r3
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1b7      	bne.n	8005aa0 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b30:	683b      	ldr	r3, [r7, #0]
 8005b32:	9300      	str	r3, [sp, #0]
 8005b34:	697b      	ldr	r3, [r7, #20]
 8005b36:	2200      	movs	r2, #0
 8005b38:	2140      	movs	r1, #64	; 0x40
 8005b3a:	68f8      	ldr	r0, [r7, #12]
 8005b3c:	f000 f97a 	bl	8005e34 <UART_WaitOnFlagUntilTimeout>
 8005b40:	4603      	mov	r3, r0
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d001      	beq.n	8005b4a <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8005b46:	2303      	movs	r3, #3
 8005b48:	e006      	b.n	8005b58 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	2220      	movs	r2, #32
 8005b4e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8005b52:	2300      	movs	r3, #0
 8005b54:	e000      	b.n	8005b58 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8005b56:	2302      	movs	r3, #2
  }
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	3718      	adds	r7, #24
 8005b5c:	46bd      	mov	sp, r7
 8005b5e:	bd80      	pop	{r7, pc}

08005b60 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	60f8      	str	r0, [r7, #12]
 8005b68:	60b9      	str	r1, [r7, #8]
 8005b6a:	4613      	mov	r3, r2
 8005b6c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005b74:	b2db      	uxtb	r3, r3
 8005b76:	2b20      	cmp	r3, #32
 8005b78:	d140      	bne.n	8005bfc <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d002      	beq.n	8005b86 <HAL_UART_Receive_IT+0x26>
 8005b80:	88fb      	ldrh	r3, [r7, #6]
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d101      	bne.n	8005b8a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e039      	b.n	8005bfe <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005b90:	2b01      	cmp	r3, #1
 8005b92:	d101      	bne.n	8005b98 <HAL_UART_Receive_IT+0x38>
 8005b94:	2302      	movs	r3, #2
 8005b96:	e032      	b.n	8005bfe <HAL_UART_Receive_IT+0x9e>
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	2201      	movs	r2, #1
 8005b9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	88fa      	ldrh	r2, [r7, #6]
 8005baa:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	88fa      	ldrh	r2, [r7, #6]
 8005bb0:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	2222      	movs	r2, #34	; 0x22
 8005bbc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	68da      	ldr	r2, [r3, #12]
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005bd6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	695a      	ldr	r2, [r3, #20]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	f042 0201 	orr.w	r2, r2, #1
 8005be6:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68da      	ldr	r2, [r3, #12]
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	f042 0220 	orr.w	r2, r2, #32
 8005bf6:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	e000      	b.n	8005bfe <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8005bfc:	2302      	movs	r3, #2
  }
}
 8005bfe:	4618      	mov	r0, r3
 8005c00:	3714      	adds	r7, #20
 8005c02:	46bd      	mov	sp, r7
 8005c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c08:	4770      	bx	lr
	...

08005c0c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	b088      	sub	sp, #32
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	68db      	ldr	r3, [r3, #12]
 8005c22:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	695b      	ldr	r3, [r3, #20]
 8005c2a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8005c30:	2300      	movs	r3, #0
 8005c32:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	f003 030f 	and.w	r3, r3, #15
 8005c3a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	2b00      	cmp	r3, #0
 8005c40:	d10d      	bne.n	8005c5e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	f003 0320 	and.w	r3, r3, #32
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d008      	beq.n	8005c5e <HAL_UART_IRQHandler+0x52>
 8005c4c:	69bb      	ldr	r3, [r7, #24]
 8005c4e:	f003 0320 	and.w	r3, r3, #32
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d003      	beq.n	8005c5e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005c56:	6878      	ldr	r0, [r7, #4]
 8005c58:	f000 f9d6 	bl	8006008 <UART_Receive_IT>
      return;
 8005c5c:	e0d1      	b.n	8005e02 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005c5e:	693b      	ldr	r3, [r7, #16]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	f000 80b0 	beq.w	8005dc6 <HAL_UART_IRQHandler+0x1ba>
 8005c66:	697b      	ldr	r3, [r7, #20]
 8005c68:	f003 0301 	and.w	r3, r3, #1
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d105      	bne.n	8005c7c <HAL_UART_IRQHandler+0x70>
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 80a5 	beq.w	8005dc6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005c7c:	69fb      	ldr	r3, [r7, #28]
 8005c7e:	f003 0301 	and.w	r3, r3, #1
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <HAL_UART_IRQHandler+0x90>
 8005c86:	69bb      	ldr	r3, [r7, #24]
 8005c88:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d005      	beq.n	8005c9c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c94:	f043 0201 	orr.w	r2, r3, #1
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c9c:	69fb      	ldr	r3, [r7, #28]
 8005c9e:	f003 0304 	and.w	r3, r3, #4
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00a      	beq.n	8005cbc <HAL_UART_IRQHandler+0xb0>
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f003 0301 	and.w	r3, r3, #1
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d005      	beq.n	8005cbc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cb4:	f043 0202 	orr.w	r2, r3, #2
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005cbc:	69fb      	ldr	r3, [r7, #28]
 8005cbe:	f003 0302 	and.w	r3, r3, #2
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d00a      	beq.n	8005cdc <HAL_UART_IRQHandler+0xd0>
 8005cc6:	697b      	ldr	r3, [r7, #20]
 8005cc8:	f003 0301 	and.w	r3, r3, #1
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd4:	f043 0204 	orr.w	r2, r3, #4
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	f003 0308 	and.w	r3, r3, #8
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d00f      	beq.n	8005d06 <HAL_UART_IRQHandler+0xfa>
 8005ce6:	69bb      	ldr	r3, [r7, #24]
 8005ce8:	f003 0320 	and.w	r3, r3, #32
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d104      	bne.n	8005cfa <HAL_UART_IRQHandler+0xee>
 8005cf0:	697b      	ldr	r3, [r7, #20]
 8005cf2:	f003 0301 	and.w	r3, r3, #1
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d005      	beq.n	8005d06 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cfe:	f043 0208 	orr.w	r2, r3, #8
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d078      	beq.n	8005e00 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d0e:	69fb      	ldr	r3, [r7, #28]
 8005d10:	f003 0320 	and.w	r3, r3, #32
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d007      	beq.n	8005d28 <HAL_UART_IRQHandler+0x11c>
 8005d18:	69bb      	ldr	r3, [r7, #24]
 8005d1a:	f003 0320 	and.w	r3, r3, #32
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d002      	beq.n	8005d28 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 f970 	bl	8006008 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	695b      	ldr	r3, [r3, #20]
 8005d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d32:	2b40      	cmp	r3, #64	; 0x40
 8005d34:	bf0c      	ite	eq
 8005d36:	2301      	moveq	r3, #1
 8005d38:	2300      	movne	r3, #0
 8005d3a:	b2db      	uxtb	r3, r3
 8005d3c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d42:	f003 0308 	and.w	r3, r3, #8
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	d102      	bne.n	8005d50 <HAL_UART_IRQHandler+0x144>
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d031      	beq.n	8005db4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d50:	6878      	ldr	r0, [r7, #4]
 8005d52:	f000 f8b9 	bl	8005ec8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	695b      	ldr	r3, [r3, #20]
 8005d5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d60:	2b40      	cmp	r3, #64	; 0x40
 8005d62:	d123      	bne.n	8005dac <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	695a      	ldr	r2, [r3, #20]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d72:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d013      	beq.n	8005da4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d80:	4a21      	ldr	r2, [pc, #132]	; (8005e08 <HAL_UART_IRQHandler+0x1fc>)
 8005d82:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d88:	4618      	mov	r0, r3
 8005d8a:	f7fd fa13 	bl	80031b4 <HAL_DMA_Abort_IT>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d016      	beq.n	8005dc2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005d9a:	687a      	ldr	r2, [r7, #4]
 8005d9c:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005d9e:	4610      	mov	r0, r2
 8005da0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005da2:	e00e      	b.n	8005dc2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f000 f83b 	bl	8005e20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005daa:	e00a      	b.n	8005dc2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005dac:	6878      	ldr	r0, [r7, #4]
 8005dae:	f000 f837 	bl	8005e20 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db2:	e006      	b.n	8005dc2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 f833 	bl	8005e20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2200      	movs	r2, #0
 8005dbe:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8005dc0:	e01e      	b.n	8005e00 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc2:	bf00      	nop
    return;
 8005dc4:	e01c      	b.n	8005e00 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005dc6:	69fb      	ldr	r3, [r7, #28]
 8005dc8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d008      	beq.n	8005de2 <HAL_UART_IRQHandler+0x1d6>
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d003      	beq.n	8005de2 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 8005dda:	6878      	ldr	r0, [r7, #4]
 8005ddc:	f000 f8a6 	bl	8005f2c <UART_Transmit_IT>
    return;
 8005de0:	e00f      	b.n	8005e02 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005de2:	69fb      	ldr	r3, [r7, #28]
 8005de4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d00a      	beq.n	8005e02 <HAL_UART_IRQHandler+0x1f6>
 8005dec:	69bb      	ldr	r3, [r7, #24]
 8005dee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d005      	beq.n	8005e02 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8005df6:	6878      	ldr	r0, [r7, #4]
 8005df8:	f000 f8ee 	bl	8005fd8 <UART_EndTransmit_IT>
    return;
 8005dfc:	bf00      	nop
 8005dfe:	e000      	b.n	8005e02 <HAL_UART_IRQHandler+0x1f6>
    return;
 8005e00:	bf00      	nop
  }
}
 8005e02:	3720      	adds	r7, #32
 8005e04:	46bd      	mov	sp, r7
 8005e06:	bd80      	pop	{r7, pc}
 8005e08:	08005f05 	.word	0x08005f05

08005e0c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b083      	sub	sp, #12
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005e14:	bf00      	nop
 8005e16:	370c      	adds	r7, #12
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e1e:	4770      	bx	lr

08005e20 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005e20:	b480      	push	{r7}
 8005e22:	b083      	sub	sp, #12
 8005e24:	af00      	add	r7, sp, #0
 8005e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005e28:	bf00      	nop
 8005e2a:	370c      	adds	r7, #12
 8005e2c:	46bd      	mov	sp, r7
 8005e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e32:	4770      	bx	lr

08005e34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b084      	sub	sp, #16
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	60f8      	str	r0, [r7, #12]
 8005e3c:	60b9      	str	r1, [r7, #8]
 8005e3e:	603b      	str	r3, [r7, #0]
 8005e40:	4613      	mov	r3, r2
 8005e42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e44:	e02c      	b.n	8005ea0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e46:	69bb      	ldr	r3, [r7, #24]
 8005e48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e4c:	d028      	beq.n	8005ea0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005e4e:	69bb      	ldr	r3, [r7, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d007      	beq.n	8005e64 <UART_WaitOnFlagUntilTimeout+0x30>
 8005e54:	f7fc fec2 	bl	8002bdc <HAL_GetTick>
 8005e58:	4602      	mov	r2, r0
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	1ad3      	subs	r3, r2, r3
 8005e5e:	69ba      	ldr	r2, [r7, #24]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d21d      	bcs.n	8005ea0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	68da      	ldr	r2, [r3, #12]
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005e72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	695a      	ldr	r2, [r3, #20]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f022 0201 	bic.w	r2, r2, #1
 8005e82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2220      	movs	r2, #32
 8005e88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	2220      	movs	r2, #32
 8005e90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	2200      	movs	r2, #0
 8005e98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e00f      	b.n	8005ec0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	4013      	ands	r3, r2
 8005eaa:	68ba      	ldr	r2, [r7, #8]
 8005eac:	429a      	cmp	r2, r3
 8005eae:	bf0c      	ite	eq
 8005eb0:	2301      	moveq	r3, #1
 8005eb2:	2300      	movne	r3, #0
 8005eb4:	b2db      	uxtb	r3, r3
 8005eb6:	461a      	mov	r2, r3
 8005eb8:	79fb      	ldrb	r3, [r7, #7]
 8005eba:	429a      	cmp	r2, r3
 8005ebc:	d0c3      	beq.n	8005e46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ebe:	2300      	movs	r3, #0
}
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	3710      	adds	r7, #16
 8005ec4:	46bd      	mov	sp, r7
 8005ec6:	bd80      	pop	{r7, pc}

08005ec8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005ec8:	b480      	push	{r7}
 8005eca:	b083      	sub	sp, #12
 8005ecc:	af00      	add	r7, sp, #0
 8005ece:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	68da      	ldr	r2, [r3, #12]
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005ede:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	695a      	ldr	r2, [r3, #20]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f022 0201 	bic.w	r2, r2, #1
 8005eee:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005ef8:	bf00      	nop
 8005efa:	370c      	adds	r7, #12
 8005efc:	46bd      	mov	sp, r7
 8005efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f02:	4770      	bx	lr

08005f04 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005f04:	b580      	push	{r7, lr}
 8005f06:	b084      	sub	sp, #16
 8005f08:	af00      	add	r7, sp, #0
 8005f0a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f10:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	2200      	movs	r2, #0
 8005f16:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f7ff ff7e 	bl	8005e20 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005f24:	bf00      	nop
 8005f26:	3710      	adds	r7, #16
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	bd80      	pop	{r7, pc}

08005f2c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b085      	sub	sp, #20
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005f3a:	b2db      	uxtb	r3, r3
 8005f3c:	2b21      	cmp	r3, #33	; 0x21
 8005f3e:	d144      	bne.n	8005fca <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005f48:	d11a      	bne.n	8005f80 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	881b      	ldrh	r3, [r3, #0]
 8005f54:	461a      	mov	r2, r3
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005f5e:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	691b      	ldr	r3, [r3, #16]
 8005f64:	2b00      	cmp	r3, #0
 8005f66:	d105      	bne.n	8005f74 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	6a1b      	ldr	r3, [r3, #32]
 8005f6c:	1c9a      	adds	r2, r3, #2
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	621a      	str	r2, [r3, #32]
 8005f72:	e00e      	b.n	8005f92 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	6a1b      	ldr	r3, [r3, #32]
 8005f78:	1c5a      	adds	r2, r3, #1
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	621a      	str	r2, [r3, #32]
 8005f7e:	e008      	b.n	8005f92 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	1c59      	adds	r1, r3, #1
 8005f86:	687a      	ldr	r2, [r7, #4]
 8005f88:	6211      	str	r1, [r2, #32]
 8005f8a:	781a      	ldrb	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f96:	b29b      	uxth	r3, r3
 8005f98:	3b01      	subs	r3, #1
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	687a      	ldr	r2, [r7, #4]
 8005f9e:	4619      	mov	r1, r3
 8005fa0:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d10f      	bne.n	8005fc6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	68da      	ldr	r2, [r3, #12]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005fb4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	68da      	ldr	r2, [r3, #12]
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005fc4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	e000      	b.n	8005fcc <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005fca:	2302      	movs	r3, #2
  }
}
 8005fcc:	4618      	mov	r0, r3
 8005fce:	3714      	adds	r7, #20
 8005fd0:	46bd      	mov	sp, r7
 8005fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd6:	4770      	bx	lr

08005fd8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005fd8:	b580      	push	{r7, lr}
 8005fda:	b082      	sub	sp, #8
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	68da      	ldr	r2, [r3, #12]
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005fee:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2220      	movs	r2, #32
 8005ff4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005ff8:	6878      	ldr	r0, [r7, #4]
 8005ffa:	f7ff ff07 	bl	8005e0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ffe:	2300      	movs	r3, #0
}
 8006000:	4618      	mov	r0, r3
 8006002:	3708      	adds	r7, #8
 8006004:	46bd      	mov	sp, r7
 8006006:	bd80      	pop	{r7, pc}

08006008 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006008:	b580      	push	{r7, lr}
 800600a:	b084      	sub	sp, #16
 800600c:	af00      	add	r7, sp, #0
 800600e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006016:	b2db      	uxtb	r3, r3
 8006018:	2b22      	cmp	r3, #34	; 0x22
 800601a:	d171      	bne.n	8006100 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006024:	d123      	bne.n	800606e <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800602a:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	691b      	ldr	r3, [r3, #16]
 8006030:	2b00      	cmp	r3, #0
 8006032:	d10e      	bne.n	8006052 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	685b      	ldr	r3, [r3, #4]
 800603a:	b29b      	uxth	r3, r3
 800603c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006040:	b29a      	uxth	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800604a:	1c9a      	adds	r2, r3, #2
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	629a      	str	r2, [r3, #40]	; 0x28
 8006050:	e029      	b.n	80060a6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	b29b      	uxth	r3, r3
 800605a:	b2db      	uxtb	r3, r3
 800605c:	b29a      	uxth	r2, r3
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006066:	1c5a      	adds	r2, r3, #1
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	629a      	str	r2, [r3, #40]	; 0x28
 800606c:	e01b      	b.n	80060a6 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	691b      	ldr	r3, [r3, #16]
 8006072:	2b00      	cmp	r3, #0
 8006074:	d10a      	bne.n	800608c <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	6858      	ldr	r0, [r3, #4]
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006080:	1c59      	adds	r1, r3, #1
 8006082:	687a      	ldr	r2, [r7, #4]
 8006084:	6291      	str	r1, [r2, #40]	; 0x28
 8006086:	b2c2      	uxtb	r2, r0
 8006088:	701a      	strb	r2, [r3, #0]
 800608a:	e00c      	b.n	80060a6 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	b2da      	uxtb	r2, r3
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006098:	1c58      	adds	r0, r3, #1
 800609a:	6879      	ldr	r1, [r7, #4]
 800609c:	6288      	str	r0, [r1, #40]	; 0x28
 800609e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80060a2:	b2d2      	uxtb	r2, r2
 80060a4:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	3b01      	subs	r3, #1
 80060ae:	b29b      	uxth	r3, r3
 80060b0:	687a      	ldr	r2, [r7, #4]
 80060b2:	4619      	mov	r1, r3
 80060b4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	d120      	bne.n	80060fc <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	68da      	ldr	r2, [r3, #12]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 0220 	bic.w	r2, r2, #32
 80060c8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	68da      	ldr	r2, [r3, #12]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80060d8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	695a      	ldr	r2, [r3, #20]
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	f022 0201 	bic.w	r2, r2, #1
 80060e8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	2220      	movs	r2, #32
 80060ee:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f7fc fa3a 	bl	800256c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80060f8:	2300      	movs	r3, #0
 80060fa:	e002      	b.n	8006102 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80060fc:	2300      	movs	r3, #0
 80060fe:	e000      	b.n	8006102 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006100:	2302      	movs	r3, #2
  }
}
 8006102:	4618      	mov	r0, r3
 8006104:	3710      	adds	r7, #16
 8006106:	46bd      	mov	sp, r7
 8006108:	bd80      	pop	{r7, pc}
	...

0800610c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800610c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006110:	b085      	sub	sp, #20
 8006112:	af00      	add	r7, sp, #0
 8006114:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	691b      	ldr	r3, [r3, #16]
 800611c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	68da      	ldr	r2, [r3, #12]
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	430a      	orrs	r2, r1
 800612a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	689a      	ldr	r2, [r3, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	691b      	ldr	r3, [r3, #16]
 8006134:	431a      	orrs	r2, r3
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	695b      	ldr	r3, [r3, #20]
 800613a:	431a      	orrs	r2, r3
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	69db      	ldr	r3, [r3, #28]
 8006140:	4313      	orrs	r3, r2
 8006142:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800614e:	f023 030c 	bic.w	r3, r3, #12
 8006152:	687a      	ldr	r2, [r7, #4]
 8006154:	6812      	ldr	r2, [r2, #0]
 8006156:	68f9      	ldr	r1, [r7, #12]
 8006158:	430b      	orrs	r3, r1
 800615a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	695b      	ldr	r3, [r3, #20]
 8006162:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	699a      	ldr	r2, [r3, #24]
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	430a      	orrs	r2, r1
 8006170:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	69db      	ldr	r3, [r3, #28]
 8006176:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800617a:	f040 818b 	bne.w	8006494 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	4ac1      	ldr	r2, [pc, #772]	; (8006488 <UART_SetConfig+0x37c>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d005      	beq.n	8006194 <UART_SetConfig+0x88>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	4abf      	ldr	r2, [pc, #764]	; (800648c <UART_SetConfig+0x380>)
 800618e:	4293      	cmp	r3, r2
 8006190:	f040 80bd 	bne.w	800630e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006194:	f7fd fd5a 	bl	8003c4c <HAL_RCC_GetPCLK2Freq>
 8006198:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	461d      	mov	r5, r3
 800619e:	f04f 0600 	mov.w	r6, #0
 80061a2:	46a8      	mov	r8, r5
 80061a4:	46b1      	mov	r9, r6
 80061a6:	eb18 0308 	adds.w	r3, r8, r8
 80061aa:	eb49 0409 	adc.w	r4, r9, r9
 80061ae:	4698      	mov	r8, r3
 80061b0:	46a1      	mov	r9, r4
 80061b2:	eb18 0805 	adds.w	r8, r8, r5
 80061b6:	eb49 0906 	adc.w	r9, r9, r6
 80061ba:	f04f 0100 	mov.w	r1, #0
 80061be:	f04f 0200 	mov.w	r2, #0
 80061c2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80061c6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80061ca:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80061ce:	4688      	mov	r8, r1
 80061d0:	4691      	mov	r9, r2
 80061d2:	eb18 0005 	adds.w	r0, r8, r5
 80061d6:	eb49 0106 	adc.w	r1, r9, r6
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	685b      	ldr	r3, [r3, #4]
 80061de:	461d      	mov	r5, r3
 80061e0:	f04f 0600 	mov.w	r6, #0
 80061e4:	196b      	adds	r3, r5, r5
 80061e6:	eb46 0406 	adc.w	r4, r6, r6
 80061ea:	461a      	mov	r2, r3
 80061ec:	4623      	mov	r3, r4
 80061ee:	f7fa fcf3 	bl	8000bd8 <__aeabi_uldivmod>
 80061f2:	4603      	mov	r3, r0
 80061f4:	460c      	mov	r4, r1
 80061f6:	461a      	mov	r2, r3
 80061f8:	4ba5      	ldr	r3, [pc, #660]	; (8006490 <UART_SetConfig+0x384>)
 80061fa:	fba3 2302 	umull	r2, r3, r3, r2
 80061fe:	095b      	lsrs	r3, r3, #5
 8006200:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006204:	68bb      	ldr	r3, [r7, #8]
 8006206:	461d      	mov	r5, r3
 8006208:	f04f 0600 	mov.w	r6, #0
 800620c:	46a9      	mov	r9, r5
 800620e:	46b2      	mov	sl, r6
 8006210:	eb19 0309 	adds.w	r3, r9, r9
 8006214:	eb4a 040a 	adc.w	r4, sl, sl
 8006218:	4699      	mov	r9, r3
 800621a:	46a2      	mov	sl, r4
 800621c:	eb19 0905 	adds.w	r9, r9, r5
 8006220:	eb4a 0a06 	adc.w	sl, sl, r6
 8006224:	f04f 0100 	mov.w	r1, #0
 8006228:	f04f 0200 	mov.w	r2, #0
 800622c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006230:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006234:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006238:	4689      	mov	r9, r1
 800623a:	4692      	mov	sl, r2
 800623c:	eb19 0005 	adds.w	r0, r9, r5
 8006240:	eb4a 0106 	adc.w	r1, sl, r6
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	461d      	mov	r5, r3
 800624a:	f04f 0600 	mov.w	r6, #0
 800624e:	196b      	adds	r3, r5, r5
 8006250:	eb46 0406 	adc.w	r4, r6, r6
 8006254:	461a      	mov	r2, r3
 8006256:	4623      	mov	r3, r4
 8006258:	f7fa fcbe 	bl	8000bd8 <__aeabi_uldivmod>
 800625c:	4603      	mov	r3, r0
 800625e:	460c      	mov	r4, r1
 8006260:	461a      	mov	r2, r3
 8006262:	4b8b      	ldr	r3, [pc, #556]	; (8006490 <UART_SetConfig+0x384>)
 8006264:	fba3 1302 	umull	r1, r3, r3, r2
 8006268:	095b      	lsrs	r3, r3, #5
 800626a:	2164      	movs	r1, #100	; 0x64
 800626c:	fb01 f303 	mul.w	r3, r1, r3
 8006270:	1ad3      	subs	r3, r2, r3
 8006272:	00db      	lsls	r3, r3, #3
 8006274:	3332      	adds	r3, #50	; 0x32
 8006276:	4a86      	ldr	r2, [pc, #536]	; (8006490 <UART_SetConfig+0x384>)
 8006278:	fba2 2303 	umull	r2, r3, r2, r3
 800627c:	095b      	lsrs	r3, r3, #5
 800627e:	005b      	lsls	r3, r3, #1
 8006280:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006284:	4498      	add	r8, r3
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	461d      	mov	r5, r3
 800628a:	f04f 0600 	mov.w	r6, #0
 800628e:	46a9      	mov	r9, r5
 8006290:	46b2      	mov	sl, r6
 8006292:	eb19 0309 	adds.w	r3, r9, r9
 8006296:	eb4a 040a 	adc.w	r4, sl, sl
 800629a:	4699      	mov	r9, r3
 800629c:	46a2      	mov	sl, r4
 800629e:	eb19 0905 	adds.w	r9, r9, r5
 80062a2:	eb4a 0a06 	adc.w	sl, sl, r6
 80062a6:	f04f 0100 	mov.w	r1, #0
 80062aa:	f04f 0200 	mov.w	r2, #0
 80062ae:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80062b2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80062b6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80062ba:	4689      	mov	r9, r1
 80062bc:	4692      	mov	sl, r2
 80062be:	eb19 0005 	adds.w	r0, r9, r5
 80062c2:	eb4a 0106 	adc.w	r1, sl, r6
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	685b      	ldr	r3, [r3, #4]
 80062ca:	461d      	mov	r5, r3
 80062cc:	f04f 0600 	mov.w	r6, #0
 80062d0:	196b      	adds	r3, r5, r5
 80062d2:	eb46 0406 	adc.w	r4, r6, r6
 80062d6:	461a      	mov	r2, r3
 80062d8:	4623      	mov	r3, r4
 80062da:	f7fa fc7d 	bl	8000bd8 <__aeabi_uldivmod>
 80062de:	4603      	mov	r3, r0
 80062e0:	460c      	mov	r4, r1
 80062e2:	461a      	mov	r2, r3
 80062e4:	4b6a      	ldr	r3, [pc, #424]	; (8006490 <UART_SetConfig+0x384>)
 80062e6:	fba3 1302 	umull	r1, r3, r3, r2
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	2164      	movs	r1, #100	; 0x64
 80062ee:	fb01 f303 	mul.w	r3, r1, r3
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	00db      	lsls	r3, r3, #3
 80062f6:	3332      	adds	r3, #50	; 0x32
 80062f8:	4a65      	ldr	r2, [pc, #404]	; (8006490 <UART_SetConfig+0x384>)
 80062fa:	fba2 2303 	umull	r2, r3, r2, r3
 80062fe:	095b      	lsrs	r3, r3, #5
 8006300:	f003 0207 	and.w	r2, r3, #7
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4442      	add	r2, r8
 800630a:	609a      	str	r2, [r3, #8]
 800630c:	e26f      	b.n	80067ee <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800630e:	f7fd fc89 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8006312:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	461d      	mov	r5, r3
 8006318:	f04f 0600 	mov.w	r6, #0
 800631c:	46a8      	mov	r8, r5
 800631e:	46b1      	mov	r9, r6
 8006320:	eb18 0308 	adds.w	r3, r8, r8
 8006324:	eb49 0409 	adc.w	r4, r9, r9
 8006328:	4698      	mov	r8, r3
 800632a:	46a1      	mov	r9, r4
 800632c:	eb18 0805 	adds.w	r8, r8, r5
 8006330:	eb49 0906 	adc.w	r9, r9, r6
 8006334:	f04f 0100 	mov.w	r1, #0
 8006338:	f04f 0200 	mov.w	r2, #0
 800633c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8006340:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006344:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006348:	4688      	mov	r8, r1
 800634a:	4691      	mov	r9, r2
 800634c:	eb18 0005 	adds.w	r0, r8, r5
 8006350:	eb49 0106 	adc.w	r1, r9, r6
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	685b      	ldr	r3, [r3, #4]
 8006358:	461d      	mov	r5, r3
 800635a:	f04f 0600 	mov.w	r6, #0
 800635e:	196b      	adds	r3, r5, r5
 8006360:	eb46 0406 	adc.w	r4, r6, r6
 8006364:	461a      	mov	r2, r3
 8006366:	4623      	mov	r3, r4
 8006368:	f7fa fc36 	bl	8000bd8 <__aeabi_uldivmod>
 800636c:	4603      	mov	r3, r0
 800636e:	460c      	mov	r4, r1
 8006370:	461a      	mov	r2, r3
 8006372:	4b47      	ldr	r3, [pc, #284]	; (8006490 <UART_SetConfig+0x384>)
 8006374:	fba3 2302 	umull	r2, r3, r3, r2
 8006378:	095b      	lsrs	r3, r3, #5
 800637a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800637e:	68bb      	ldr	r3, [r7, #8]
 8006380:	461d      	mov	r5, r3
 8006382:	f04f 0600 	mov.w	r6, #0
 8006386:	46a9      	mov	r9, r5
 8006388:	46b2      	mov	sl, r6
 800638a:	eb19 0309 	adds.w	r3, r9, r9
 800638e:	eb4a 040a 	adc.w	r4, sl, sl
 8006392:	4699      	mov	r9, r3
 8006394:	46a2      	mov	sl, r4
 8006396:	eb19 0905 	adds.w	r9, r9, r5
 800639a:	eb4a 0a06 	adc.w	sl, sl, r6
 800639e:	f04f 0100 	mov.w	r1, #0
 80063a2:	f04f 0200 	mov.w	r2, #0
 80063a6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063aa:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80063ae:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063b2:	4689      	mov	r9, r1
 80063b4:	4692      	mov	sl, r2
 80063b6:	eb19 0005 	adds.w	r0, r9, r5
 80063ba:	eb4a 0106 	adc.w	r1, sl, r6
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	685b      	ldr	r3, [r3, #4]
 80063c2:	461d      	mov	r5, r3
 80063c4:	f04f 0600 	mov.w	r6, #0
 80063c8:	196b      	adds	r3, r5, r5
 80063ca:	eb46 0406 	adc.w	r4, r6, r6
 80063ce:	461a      	mov	r2, r3
 80063d0:	4623      	mov	r3, r4
 80063d2:	f7fa fc01 	bl	8000bd8 <__aeabi_uldivmod>
 80063d6:	4603      	mov	r3, r0
 80063d8:	460c      	mov	r4, r1
 80063da:	461a      	mov	r2, r3
 80063dc:	4b2c      	ldr	r3, [pc, #176]	; (8006490 <UART_SetConfig+0x384>)
 80063de:	fba3 1302 	umull	r1, r3, r3, r2
 80063e2:	095b      	lsrs	r3, r3, #5
 80063e4:	2164      	movs	r1, #100	; 0x64
 80063e6:	fb01 f303 	mul.w	r3, r1, r3
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	00db      	lsls	r3, r3, #3
 80063ee:	3332      	adds	r3, #50	; 0x32
 80063f0:	4a27      	ldr	r2, [pc, #156]	; (8006490 <UART_SetConfig+0x384>)
 80063f2:	fba2 2303 	umull	r2, r3, r2, r3
 80063f6:	095b      	lsrs	r3, r3, #5
 80063f8:	005b      	lsls	r3, r3, #1
 80063fa:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80063fe:	4498      	add	r8, r3
 8006400:	68bb      	ldr	r3, [r7, #8]
 8006402:	461d      	mov	r5, r3
 8006404:	f04f 0600 	mov.w	r6, #0
 8006408:	46a9      	mov	r9, r5
 800640a:	46b2      	mov	sl, r6
 800640c:	eb19 0309 	adds.w	r3, r9, r9
 8006410:	eb4a 040a 	adc.w	r4, sl, sl
 8006414:	4699      	mov	r9, r3
 8006416:	46a2      	mov	sl, r4
 8006418:	eb19 0905 	adds.w	r9, r9, r5
 800641c:	eb4a 0a06 	adc.w	sl, sl, r6
 8006420:	f04f 0100 	mov.w	r1, #0
 8006424:	f04f 0200 	mov.w	r2, #0
 8006428:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800642c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006430:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8006434:	4689      	mov	r9, r1
 8006436:	4692      	mov	sl, r2
 8006438:	eb19 0005 	adds.w	r0, r9, r5
 800643c:	eb4a 0106 	adc.w	r1, sl, r6
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	685b      	ldr	r3, [r3, #4]
 8006444:	461d      	mov	r5, r3
 8006446:	f04f 0600 	mov.w	r6, #0
 800644a:	196b      	adds	r3, r5, r5
 800644c:	eb46 0406 	adc.w	r4, r6, r6
 8006450:	461a      	mov	r2, r3
 8006452:	4623      	mov	r3, r4
 8006454:	f7fa fbc0 	bl	8000bd8 <__aeabi_uldivmod>
 8006458:	4603      	mov	r3, r0
 800645a:	460c      	mov	r4, r1
 800645c:	461a      	mov	r2, r3
 800645e:	4b0c      	ldr	r3, [pc, #48]	; (8006490 <UART_SetConfig+0x384>)
 8006460:	fba3 1302 	umull	r1, r3, r3, r2
 8006464:	095b      	lsrs	r3, r3, #5
 8006466:	2164      	movs	r1, #100	; 0x64
 8006468:	fb01 f303 	mul.w	r3, r1, r3
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	00db      	lsls	r3, r3, #3
 8006470:	3332      	adds	r3, #50	; 0x32
 8006472:	4a07      	ldr	r2, [pc, #28]	; (8006490 <UART_SetConfig+0x384>)
 8006474:	fba2 2303 	umull	r2, r3, r2, r3
 8006478:	095b      	lsrs	r3, r3, #5
 800647a:	f003 0207 	and.w	r2, r3, #7
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	4442      	add	r2, r8
 8006484:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8006486:	e1b2      	b.n	80067ee <UART_SetConfig+0x6e2>
 8006488:	40011000 	.word	0x40011000
 800648c:	40011400 	.word	0x40011400
 8006490:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	4ad7      	ldr	r2, [pc, #860]	; (80067f8 <UART_SetConfig+0x6ec>)
 800649a:	4293      	cmp	r3, r2
 800649c:	d005      	beq.n	80064aa <UART_SetConfig+0x39e>
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4ad6      	ldr	r2, [pc, #856]	; (80067fc <UART_SetConfig+0x6f0>)
 80064a4:	4293      	cmp	r3, r2
 80064a6:	f040 80d1 	bne.w	800664c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80064aa:	f7fd fbcf 	bl	8003c4c <HAL_RCC_GetPCLK2Freq>
 80064ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	469a      	mov	sl, r3
 80064b4:	f04f 0b00 	mov.w	fp, #0
 80064b8:	46d0      	mov	r8, sl
 80064ba:	46d9      	mov	r9, fp
 80064bc:	eb18 0308 	adds.w	r3, r8, r8
 80064c0:	eb49 0409 	adc.w	r4, r9, r9
 80064c4:	4698      	mov	r8, r3
 80064c6:	46a1      	mov	r9, r4
 80064c8:	eb18 080a 	adds.w	r8, r8, sl
 80064cc:	eb49 090b 	adc.w	r9, r9, fp
 80064d0:	f04f 0100 	mov.w	r1, #0
 80064d4:	f04f 0200 	mov.w	r2, #0
 80064d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80064dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80064e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80064e4:	4688      	mov	r8, r1
 80064e6:	4691      	mov	r9, r2
 80064e8:	eb1a 0508 	adds.w	r5, sl, r8
 80064ec:	eb4b 0609 	adc.w	r6, fp, r9
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	685b      	ldr	r3, [r3, #4]
 80064f4:	4619      	mov	r1, r3
 80064f6:	f04f 0200 	mov.w	r2, #0
 80064fa:	f04f 0300 	mov.w	r3, #0
 80064fe:	f04f 0400 	mov.w	r4, #0
 8006502:	0094      	lsls	r4, r2, #2
 8006504:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006508:	008b      	lsls	r3, r1, #2
 800650a:	461a      	mov	r2, r3
 800650c:	4623      	mov	r3, r4
 800650e:	4628      	mov	r0, r5
 8006510:	4631      	mov	r1, r6
 8006512:	f7fa fb61 	bl	8000bd8 <__aeabi_uldivmod>
 8006516:	4603      	mov	r3, r0
 8006518:	460c      	mov	r4, r1
 800651a:	461a      	mov	r2, r3
 800651c:	4bb8      	ldr	r3, [pc, #736]	; (8006800 <UART_SetConfig+0x6f4>)
 800651e:	fba3 2302 	umull	r2, r3, r3, r2
 8006522:	095b      	lsrs	r3, r3, #5
 8006524:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8006528:	68bb      	ldr	r3, [r7, #8]
 800652a:	469b      	mov	fp, r3
 800652c:	f04f 0c00 	mov.w	ip, #0
 8006530:	46d9      	mov	r9, fp
 8006532:	46e2      	mov	sl, ip
 8006534:	eb19 0309 	adds.w	r3, r9, r9
 8006538:	eb4a 040a 	adc.w	r4, sl, sl
 800653c:	4699      	mov	r9, r3
 800653e:	46a2      	mov	sl, r4
 8006540:	eb19 090b 	adds.w	r9, r9, fp
 8006544:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006548:	f04f 0100 	mov.w	r1, #0
 800654c:	f04f 0200 	mov.w	r2, #0
 8006550:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006554:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006558:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800655c:	4689      	mov	r9, r1
 800655e:	4692      	mov	sl, r2
 8006560:	eb1b 0509 	adds.w	r5, fp, r9
 8006564:	eb4c 060a 	adc.w	r6, ip, sl
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	685b      	ldr	r3, [r3, #4]
 800656c:	4619      	mov	r1, r3
 800656e:	f04f 0200 	mov.w	r2, #0
 8006572:	f04f 0300 	mov.w	r3, #0
 8006576:	f04f 0400 	mov.w	r4, #0
 800657a:	0094      	lsls	r4, r2, #2
 800657c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006580:	008b      	lsls	r3, r1, #2
 8006582:	461a      	mov	r2, r3
 8006584:	4623      	mov	r3, r4
 8006586:	4628      	mov	r0, r5
 8006588:	4631      	mov	r1, r6
 800658a:	f7fa fb25 	bl	8000bd8 <__aeabi_uldivmod>
 800658e:	4603      	mov	r3, r0
 8006590:	460c      	mov	r4, r1
 8006592:	461a      	mov	r2, r3
 8006594:	4b9a      	ldr	r3, [pc, #616]	; (8006800 <UART_SetConfig+0x6f4>)
 8006596:	fba3 1302 	umull	r1, r3, r3, r2
 800659a:	095b      	lsrs	r3, r3, #5
 800659c:	2164      	movs	r1, #100	; 0x64
 800659e:	fb01 f303 	mul.w	r3, r1, r3
 80065a2:	1ad3      	subs	r3, r2, r3
 80065a4:	011b      	lsls	r3, r3, #4
 80065a6:	3332      	adds	r3, #50	; 0x32
 80065a8:	4a95      	ldr	r2, [pc, #596]	; (8006800 <UART_SetConfig+0x6f4>)
 80065aa:	fba2 2303 	umull	r2, r3, r2, r3
 80065ae:	095b      	lsrs	r3, r3, #5
 80065b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80065b4:	4498      	add	r8, r3
 80065b6:	68bb      	ldr	r3, [r7, #8]
 80065b8:	469b      	mov	fp, r3
 80065ba:	f04f 0c00 	mov.w	ip, #0
 80065be:	46d9      	mov	r9, fp
 80065c0:	46e2      	mov	sl, ip
 80065c2:	eb19 0309 	adds.w	r3, r9, r9
 80065c6:	eb4a 040a 	adc.w	r4, sl, sl
 80065ca:	4699      	mov	r9, r3
 80065cc:	46a2      	mov	sl, r4
 80065ce:	eb19 090b 	adds.w	r9, r9, fp
 80065d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80065d6:	f04f 0100 	mov.w	r1, #0
 80065da:	f04f 0200 	mov.w	r2, #0
 80065de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80065e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80065e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80065ea:	4689      	mov	r9, r1
 80065ec:	4692      	mov	sl, r2
 80065ee:	eb1b 0509 	adds.w	r5, fp, r9
 80065f2:	eb4c 060a 	adc.w	r6, ip, sl
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	4619      	mov	r1, r3
 80065fc:	f04f 0200 	mov.w	r2, #0
 8006600:	f04f 0300 	mov.w	r3, #0
 8006604:	f04f 0400 	mov.w	r4, #0
 8006608:	0094      	lsls	r4, r2, #2
 800660a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800660e:	008b      	lsls	r3, r1, #2
 8006610:	461a      	mov	r2, r3
 8006612:	4623      	mov	r3, r4
 8006614:	4628      	mov	r0, r5
 8006616:	4631      	mov	r1, r6
 8006618:	f7fa fade 	bl	8000bd8 <__aeabi_uldivmod>
 800661c:	4603      	mov	r3, r0
 800661e:	460c      	mov	r4, r1
 8006620:	461a      	mov	r2, r3
 8006622:	4b77      	ldr	r3, [pc, #476]	; (8006800 <UART_SetConfig+0x6f4>)
 8006624:	fba3 1302 	umull	r1, r3, r3, r2
 8006628:	095b      	lsrs	r3, r3, #5
 800662a:	2164      	movs	r1, #100	; 0x64
 800662c:	fb01 f303 	mul.w	r3, r1, r3
 8006630:	1ad3      	subs	r3, r2, r3
 8006632:	011b      	lsls	r3, r3, #4
 8006634:	3332      	adds	r3, #50	; 0x32
 8006636:	4a72      	ldr	r2, [pc, #456]	; (8006800 <UART_SetConfig+0x6f4>)
 8006638:	fba2 2303 	umull	r2, r3, r2, r3
 800663c:	095b      	lsrs	r3, r3, #5
 800663e:	f003 020f 	and.w	r2, r3, #15
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	4442      	add	r2, r8
 8006648:	609a      	str	r2, [r3, #8]
 800664a:	e0d0      	b.n	80067ee <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800664c:	f7fd faea 	bl	8003c24 <HAL_RCC_GetPCLK1Freq>
 8006650:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	469a      	mov	sl, r3
 8006656:	f04f 0b00 	mov.w	fp, #0
 800665a:	46d0      	mov	r8, sl
 800665c:	46d9      	mov	r9, fp
 800665e:	eb18 0308 	adds.w	r3, r8, r8
 8006662:	eb49 0409 	adc.w	r4, r9, r9
 8006666:	4698      	mov	r8, r3
 8006668:	46a1      	mov	r9, r4
 800666a:	eb18 080a 	adds.w	r8, r8, sl
 800666e:	eb49 090b 	adc.w	r9, r9, fp
 8006672:	f04f 0100 	mov.w	r1, #0
 8006676:	f04f 0200 	mov.w	r2, #0
 800667a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800667e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8006682:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8006686:	4688      	mov	r8, r1
 8006688:	4691      	mov	r9, r2
 800668a:	eb1a 0508 	adds.w	r5, sl, r8
 800668e:	eb4b 0609 	adc.w	r6, fp, r9
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	685b      	ldr	r3, [r3, #4]
 8006696:	4619      	mov	r1, r3
 8006698:	f04f 0200 	mov.w	r2, #0
 800669c:	f04f 0300 	mov.w	r3, #0
 80066a0:	f04f 0400 	mov.w	r4, #0
 80066a4:	0094      	lsls	r4, r2, #2
 80066a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80066aa:	008b      	lsls	r3, r1, #2
 80066ac:	461a      	mov	r2, r3
 80066ae:	4623      	mov	r3, r4
 80066b0:	4628      	mov	r0, r5
 80066b2:	4631      	mov	r1, r6
 80066b4:	f7fa fa90 	bl	8000bd8 <__aeabi_uldivmod>
 80066b8:	4603      	mov	r3, r0
 80066ba:	460c      	mov	r4, r1
 80066bc:	461a      	mov	r2, r3
 80066be:	4b50      	ldr	r3, [pc, #320]	; (8006800 <UART_SetConfig+0x6f4>)
 80066c0:	fba3 2302 	umull	r2, r3, r3, r2
 80066c4:	095b      	lsrs	r3, r3, #5
 80066c6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	469b      	mov	fp, r3
 80066ce:	f04f 0c00 	mov.w	ip, #0
 80066d2:	46d9      	mov	r9, fp
 80066d4:	46e2      	mov	sl, ip
 80066d6:	eb19 0309 	adds.w	r3, r9, r9
 80066da:	eb4a 040a 	adc.w	r4, sl, sl
 80066de:	4699      	mov	r9, r3
 80066e0:	46a2      	mov	sl, r4
 80066e2:	eb19 090b 	adds.w	r9, r9, fp
 80066e6:	eb4a 0a0c 	adc.w	sl, sl, ip
 80066ea:	f04f 0100 	mov.w	r1, #0
 80066ee:	f04f 0200 	mov.w	r2, #0
 80066f2:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80066f6:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80066fa:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80066fe:	4689      	mov	r9, r1
 8006700:	4692      	mov	sl, r2
 8006702:	eb1b 0509 	adds.w	r5, fp, r9
 8006706:	eb4c 060a 	adc.w	r6, ip, sl
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	685b      	ldr	r3, [r3, #4]
 800670e:	4619      	mov	r1, r3
 8006710:	f04f 0200 	mov.w	r2, #0
 8006714:	f04f 0300 	mov.w	r3, #0
 8006718:	f04f 0400 	mov.w	r4, #0
 800671c:	0094      	lsls	r4, r2, #2
 800671e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8006722:	008b      	lsls	r3, r1, #2
 8006724:	461a      	mov	r2, r3
 8006726:	4623      	mov	r3, r4
 8006728:	4628      	mov	r0, r5
 800672a:	4631      	mov	r1, r6
 800672c:	f7fa fa54 	bl	8000bd8 <__aeabi_uldivmod>
 8006730:	4603      	mov	r3, r0
 8006732:	460c      	mov	r4, r1
 8006734:	461a      	mov	r2, r3
 8006736:	4b32      	ldr	r3, [pc, #200]	; (8006800 <UART_SetConfig+0x6f4>)
 8006738:	fba3 1302 	umull	r1, r3, r3, r2
 800673c:	095b      	lsrs	r3, r3, #5
 800673e:	2164      	movs	r1, #100	; 0x64
 8006740:	fb01 f303 	mul.w	r3, r1, r3
 8006744:	1ad3      	subs	r3, r2, r3
 8006746:	011b      	lsls	r3, r3, #4
 8006748:	3332      	adds	r3, #50	; 0x32
 800674a:	4a2d      	ldr	r2, [pc, #180]	; (8006800 <UART_SetConfig+0x6f4>)
 800674c:	fba2 2303 	umull	r2, r3, r2, r3
 8006750:	095b      	lsrs	r3, r3, #5
 8006752:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006756:	4498      	add	r8, r3
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	469b      	mov	fp, r3
 800675c:	f04f 0c00 	mov.w	ip, #0
 8006760:	46d9      	mov	r9, fp
 8006762:	46e2      	mov	sl, ip
 8006764:	eb19 0309 	adds.w	r3, r9, r9
 8006768:	eb4a 040a 	adc.w	r4, sl, sl
 800676c:	4699      	mov	r9, r3
 800676e:	46a2      	mov	sl, r4
 8006770:	eb19 090b 	adds.w	r9, r9, fp
 8006774:	eb4a 0a0c 	adc.w	sl, sl, ip
 8006778:	f04f 0100 	mov.w	r1, #0
 800677c:	f04f 0200 	mov.w	r2, #0
 8006780:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006784:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8006788:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800678c:	4689      	mov	r9, r1
 800678e:	4692      	mov	sl, r2
 8006790:	eb1b 0509 	adds.w	r5, fp, r9
 8006794:	eb4c 060a 	adc.w	r6, ip, sl
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	4619      	mov	r1, r3
 800679e:	f04f 0200 	mov.w	r2, #0
 80067a2:	f04f 0300 	mov.w	r3, #0
 80067a6:	f04f 0400 	mov.w	r4, #0
 80067aa:	0094      	lsls	r4, r2, #2
 80067ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80067b0:	008b      	lsls	r3, r1, #2
 80067b2:	461a      	mov	r2, r3
 80067b4:	4623      	mov	r3, r4
 80067b6:	4628      	mov	r0, r5
 80067b8:	4631      	mov	r1, r6
 80067ba:	f7fa fa0d 	bl	8000bd8 <__aeabi_uldivmod>
 80067be:	4603      	mov	r3, r0
 80067c0:	460c      	mov	r4, r1
 80067c2:	461a      	mov	r2, r3
 80067c4:	4b0e      	ldr	r3, [pc, #56]	; (8006800 <UART_SetConfig+0x6f4>)
 80067c6:	fba3 1302 	umull	r1, r3, r3, r2
 80067ca:	095b      	lsrs	r3, r3, #5
 80067cc:	2164      	movs	r1, #100	; 0x64
 80067ce:	fb01 f303 	mul.w	r3, r1, r3
 80067d2:	1ad3      	subs	r3, r2, r3
 80067d4:	011b      	lsls	r3, r3, #4
 80067d6:	3332      	adds	r3, #50	; 0x32
 80067d8:	4a09      	ldr	r2, [pc, #36]	; (8006800 <UART_SetConfig+0x6f4>)
 80067da:	fba2 2303 	umull	r2, r3, r2, r3
 80067de:	095b      	lsrs	r3, r3, #5
 80067e0:	f003 020f 	and.w	r2, r3, #15
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4442      	add	r2, r8
 80067ea:	609a      	str	r2, [r3, #8]
}
 80067ec:	e7ff      	b.n	80067ee <UART_SetConfig+0x6e2>
 80067ee:	bf00      	nop
 80067f0:	3714      	adds	r7, #20
 80067f2:	46bd      	mov	sp, r7
 80067f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067f8:	40011000 	.word	0x40011000
 80067fc:	40011400 	.word	0x40011400
 8006800:	51eb851f 	.word	0x51eb851f

08006804 <__errno>:
 8006804:	4b01      	ldr	r3, [pc, #4]	; (800680c <__errno+0x8>)
 8006806:	6818      	ldr	r0, [r3, #0]
 8006808:	4770      	bx	lr
 800680a:	bf00      	nop
 800680c:	20000020 	.word	0x20000020

08006810 <__libc_init_array>:
 8006810:	b570      	push	{r4, r5, r6, lr}
 8006812:	4e0d      	ldr	r6, [pc, #52]	; (8006848 <__libc_init_array+0x38>)
 8006814:	4c0d      	ldr	r4, [pc, #52]	; (800684c <__libc_init_array+0x3c>)
 8006816:	1ba4      	subs	r4, r4, r6
 8006818:	10a4      	asrs	r4, r4, #2
 800681a:	2500      	movs	r5, #0
 800681c:	42a5      	cmp	r5, r4
 800681e:	d109      	bne.n	8006834 <__libc_init_array+0x24>
 8006820:	4e0b      	ldr	r6, [pc, #44]	; (8006850 <__libc_init_array+0x40>)
 8006822:	4c0c      	ldr	r4, [pc, #48]	; (8006854 <__libc_init_array+0x44>)
 8006824:	f001 fc7e 	bl	8008124 <_init>
 8006828:	1ba4      	subs	r4, r4, r6
 800682a:	10a4      	asrs	r4, r4, #2
 800682c:	2500      	movs	r5, #0
 800682e:	42a5      	cmp	r5, r4
 8006830:	d105      	bne.n	800683e <__libc_init_array+0x2e>
 8006832:	bd70      	pop	{r4, r5, r6, pc}
 8006834:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006838:	4798      	blx	r3
 800683a:	3501      	adds	r5, #1
 800683c:	e7ee      	b.n	800681c <__libc_init_array+0xc>
 800683e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006842:	4798      	blx	r3
 8006844:	3501      	adds	r5, #1
 8006846:	e7f2      	b.n	800682e <__libc_init_array+0x1e>
 8006848:	08008640 	.word	0x08008640
 800684c:	08008640 	.word	0x08008640
 8006850:	08008640 	.word	0x08008640
 8006854:	08008644 	.word	0x08008644

08006858 <memcpy>:
 8006858:	b510      	push	{r4, lr}
 800685a:	1e43      	subs	r3, r0, #1
 800685c:	440a      	add	r2, r1
 800685e:	4291      	cmp	r1, r2
 8006860:	d100      	bne.n	8006864 <memcpy+0xc>
 8006862:	bd10      	pop	{r4, pc}
 8006864:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006868:	f803 4f01 	strb.w	r4, [r3, #1]!
 800686c:	e7f7      	b.n	800685e <memcpy+0x6>

0800686e <memmove>:
 800686e:	4288      	cmp	r0, r1
 8006870:	b510      	push	{r4, lr}
 8006872:	eb01 0302 	add.w	r3, r1, r2
 8006876:	d807      	bhi.n	8006888 <memmove+0x1a>
 8006878:	1e42      	subs	r2, r0, #1
 800687a:	4299      	cmp	r1, r3
 800687c:	d00a      	beq.n	8006894 <memmove+0x26>
 800687e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006882:	f802 4f01 	strb.w	r4, [r2, #1]!
 8006886:	e7f8      	b.n	800687a <memmove+0xc>
 8006888:	4283      	cmp	r3, r0
 800688a:	d9f5      	bls.n	8006878 <memmove+0xa>
 800688c:	1881      	adds	r1, r0, r2
 800688e:	1ad2      	subs	r2, r2, r3
 8006890:	42d3      	cmn	r3, r2
 8006892:	d100      	bne.n	8006896 <memmove+0x28>
 8006894:	bd10      	pop	{r4, pc}
 8006896:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800689a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800689e:	e7f7      	b.n	8006890 <memmove+0x22>

080068a0 <memset>:
 80068a0:	4402      	add	r2, r0
 80068a2:	4603      	mov	r3, r0
 80068a4:	4293      	cmp	r3, r2
 80068a6:	d100      	bne.n	80068aa <memset+0xa>
 80068a8:	4770      	bx	lr
 80068aa:	f803 1b01 	strb.w	r1, [r3], #1
 80068ae:	e7f9      	b.n	80068a4 <memset+0x4>

080068b0 <siprintf>:
 80068b0:	b40e      	push	{r1, r2, r3}
 80068b2:	b500      	push	{lr}
 80068b4:	b09c      	sub	sp, #112	; 0x70
 80068b6:	ab1d      	add	r3, sp, #116	; 0x74
 80068b8:	9002      	str	r0, [sp, #8]
 80068ba:	9006      	str	r0, [sp, #24]
 80068bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80068c0:	4809      	ldr	r0, [pc, #36]	; (80068e8 <siprintf+0x38>)
 80068c2:	9107      	str	r1, [sp, #28]
 80068c4:	9104      	str	r1, [sp, #16]
 80068c6:	4909      	ldr	r1, [pc, #36]	; (80068ec <siprintf+0x3c>)
 80068c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80068cc:	9105      	str	r1, [sp, #20]
 80068ce:	6800      	ldr	r0, [r0, #0]
 80068d0:	9301      	str	r3, [sp, #4]
 80068d2:	a902      	add	r1, sp, #8
 80068d4:	f000 f866 	bl	80069a4 <_svfiprintf_r>
 80068d8:	9b02      	ldr	r3, [sp, #8]
 80068da:	2200      	movs	r2, #0
 80068dc:	701a      	strb	r2, [r3, #0]
 80068de:	b01c      	add	sp, #112	; 0x70
 80068e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80068e4:	b003      	add	sp, #12
 80068e6:	4770      	bx	lr
 80068e8:	20000020 	.word	0x20000020
 80068ec:	ffff0208 	.word	0xffff0208

080068f0 <__ssputs_r>:
 80068f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068f4:	688e      	ldr	r6, [r1, #8]
 80068f6:	429e      	cmp	r6, r3
 80068f8:	4682      	mov	sl, r0
 80068fa:	460c      	mov	r4, r1
 80068fc:	4690      	mov	r8, r2
 80068fe:	4699      	mov	r9, r3
 8006900:	d837      	bhi.n	8006972 <__ssputs_r+0x82>
 8006902:	898a      	ldrh	r2, [r1, #12]
 8006904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006908:	d031      	beq.n	800696e <__ssputs_r+0x7e>
 800690a:	6825      	ldr	r5, [r4, #0]
 800690c:	6909      	ldr	r1, [r1, #16]
 800690e:	1a6f      	subs	r7, r5, r1
 8006910:	6965      	ldr	r5, [r4, #20]
 8006912:	2302      	movs	r3, #2
 8006914:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006918:	fb95 f5f3 	sdiv	r5, r5, r3
 800691c:	f109 0301 	add.w	r3, r9, #1
 8006920:	443b      	add	r3, r7
 8006922:	429d      	cmp	r5, r3
 8006924:	bf38      	it	cc
 8006926:	461d      	movcc	r5, r3
 8006928:	0553      	lsls	r3, r2, #21
 800692a:	d530      	bpl.n	800698e <__ssputs_r+0x9e>
 800692c:	4629      	mov	r1, r5
 800692e:	f000 fb07 	bl	8006f40 <_malloc_r>
 8006932:	4606      	mov	r6, r0
 8006934:	b950      	cbnz	r0, 800694c <__ssputs_r+0x5c>
 8006936:	230c      	movs	r3, #12
 8006938:	f8ca 3000 	str.w	r3, [sl]
 800693c:	89a3      	ldrh	r3, [r4, #12]
 800693e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006942:	81a3      	strh	r3, [r4, #12]
 8006944:	f04f 30ff 	mov.w	r0, #4294967295
 8006948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800694c:	463a      	mov	r2, r7
 800694e:	6921      	ldr	r1, [r4, #16]
 8006950:	f7ff ff82 	bl	8006858 <memcpy>
 8006954:	89a3      	ldrh	r3, [r4, #12]
 8006956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800695a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800695e:	81a3      	strh	r3, [r4, #12]
 8006960:	6126      	str	r6, [r4, #16]
 8006962:	6165      	str	r5, [r4, #20]
 8006964:	443e      	add	r6, r7
 8006966:	1bed      	subs	r5, r5, r7
 8006968:	6026      	str	r6, [r4, #0]
 800696a:	60a5      	str	r5, [r4, #8]
 800696c:	464e      	mov	r6, r9
 800696e:	454e      	cmp	r6, r9
 8006970:	d900      	bls.n	8006974 <__ssputs_r+0x84>
 8006972:	464e      	mov	r6, r9
 8006974:	4632      	mov	r2, r6
 8006976:	4641      	mov	r1, r8
 8006978:	6820      	ldr	r0, [r4, #0]
 800697a:	f7ff ff78 	bl	800686e <memmove>
 800697e:	68a3      	ldr	r3, [r4, #8]
 8006980:	1b9b      	subs	r3, r3, r6
 8006982:	60a3      	str	r3, [r4, #8]
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	441e      	add	r6, r3
 8006988:	6026      	str	r6, [r4, #0]
 800698a:	2000      	movs	r0, #0
 800698c:	e7dc      	b.n	8006948 <__ssputs_r+0x58>
 800698e:	462a      	mov	r2, r5
 8006990:	f000 fb30 	bl	8006ff4 <_realloc_r>
 8006994:	4606      	mov	r6, r0
 8006996:	2800      	cmp	r0, #0
 8006998:	d1e2      	bne.n	8006960 <__ssputs_r+0x70>
 800699a:	6921      	ldr	r1, [r4, #16]
 800699c:	4650      	mov	r0, sl
 800699e:	f000 fa81 	bl	8006ea4 <_free_r>
 80069a2:	e7c8      	b.n	8006936 <__ssputs_r+0x46>

080069a4 <_svfiprintf_r>:
 80069a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069a8:	461d      	mov	r5, r3
 80069aa:	898b      	ldrh	r3, [r1, #12]
 80069ac:	061f      	lsls	r7, r3, #24
 80069ae:	b09d      	sub	sp, #116	; 0x74
 80069b0:	4680      	mov	r8, r0
 80069b2:	460c      	mov	r4, r1
 80069b4:	4616      	mov	r6, r2
 80069b6:	d50f      	bpl.n	80069d8 <_svfiprintf_r+0x34>
 80069b8:	690b      	ldr	r3, [r1, #16]
 80069ba:	b96b      	cbnz	r3, 80069d8 <_svfiprintf_r+0x34>
 80069bc:	2140      	movs	r1, #64	; 0x40
 80069be:	f000 fabf 	bl	8006f40 <_malloc_r>
 80069c2:	6020      	str	r0, [r4, #0]
 80069c4:	6120      	str	r0, [r4, #16]
 80069c6:	b928      	cbnz	r0, 80069d4 <_svfiprintf_r+0x30>
 80069c8:	230c      	movs	r3, #12
 80069ca:	f8c8 3000 	str.w	r3, [r8]
 80069ce:	f04f 30ff 	mov.w	r0, #4294967295
 80069d2:	e0c8      	b.n	8006b66 <_svfiprintf_r+0x1c2>
 80069d4:	2340      	movs	r3, #64	; 0x40
 80069d6:	6163      	str	r3, [r4, #20]
 80069d8:	2300      	movs	r3, #0
 80069da:	9309      	str	r3, [sp, #36]	; 0x24
 80069dc:	2320      	movs	r3, #32
 80069de:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80069e2:	2330      	movs	r3, #48	; 0x30
 80069e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80069e8:	9503      	str	r5, [sp, #12]
 80069ea:	f04f 0b01 	mov.w	fp, #1
 80069ee:	4637      	mov	r7, r6
 80069f0:	463d      	mov	r5, r7
 80069f2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80069f6:	b10b      	cbz	r3, 80069fc <_svfiprintf_r+0x58>
 80069f8:	2b25      	cmp	r3, #37	; 0x25
 80069fa:	d13e      	bne.n	8006a7a <_svfiprintf_r+0xd6>
 80069fc:	ebb7 0a06 	subs.w	sl, r7, r6
 8006a00:	d00b      	beq.n	8006a1a <_svfiprintf_r+0x76>
 8006a02:	4653      	mov	r3, sl
 8006a04:	4632      	mov	r2, r6
 8006a06:	4621      	mov	r1, r4
 8006a08:	4640      	mov	r0, r8
 8006a0a:	f7ff ff71 	bl	80068f0 <__ssputs_r>
 8006a0e:	3001      	adds	r0, #1
 8006a10:	f000 80a4 	beq.w	8006b5c <_svfiprintf_r+0x1b8>
 8006a14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a16:	4453      	add	r3, sl
 8006a18:	9309      	str	r3, [sp, #36]	; 0x24
 8006a1a:	783b      	ldrb	r3, [r7, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	f000 809d 	beq.w	8006b5c <_svfiprintf_r+0x1b8>
 8006a22:	2300      	movs	r3, #0
 8006a24:	f04f 32ff 	mov.w	r2, #4294967295
 8006a28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a2c:	9304      	str	r3, [sp, #16]
 8006a2e:	9307      	str	r3, [sp, #28]
 8006a30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006a34:	931a      	str	r3, [sp, #104]	; 0x68
 8006a36:	462f      	mov	r7, r5
 8006a38:	2205      	movs	r2, #5
 8006a3a:	f817 1b01 	ldrb.w	r1, [r7], #1
 8006a3e:	4850      	ldr	r0, [pc, #320]	; (8006b80 <_svfiprintf_r+0x1dc>)
 8006a40:	f7f9 fbee 	bl	8000220 <memchr>
 8006a44:	9b04      	ldr	r3, [sp, #16]
 8006a46:	b9d0      	cbnz	r0, 8006a7e <_svfiprintf_r+0xda>
 8006a48:	06d9      	lsls	r1, r3, #27
 8006a4a:	bf44      	itt	mi
 8006a4c:	2220      	movmi	r2, #32
 8006a4e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a52:	071a      	lsls	r2, r3, #28
 8006a54:	bf44      	itt	mi
 8006a56:	222b      	movmi	r2, #43	; 0x2b
 8006a58:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8006a5c:	782a      	ldrb	r2, [r5, #0]
 8006a5e:	2a2a      	cmp	r2, #42	; 0x2a
 8006a60:	d015      	beq.n	8006a8e <_svfiprintf_r+0xea>
 8006a62:	9a07      	ldr	r2, [sp, #28]
 8006a64:	462f      	mov	r7, r5
 8006a66:	2000      	movs	r0, #0
 8006a68:	250a      	movs	r5, #10
 8006a6a:	4639      	mov	r1, r7
 8006a6c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006a70:	3b30      	subs	r3, #48	; 0x30
 8006a72:	2b09      	cmp	r3, #9
 8006a74:	d94d      	bls.n	8006b12 <_svfiprintf_r+0x16e>
 8006a76:	b1b8      	cbz	r0, 8006aa8 <_svfiprintf_r+0x104>
 8006a78:	e00f      	b.n	8006a9a <_svfiprintf_r+0xf6>
 8006a7a:	462f      	mov	r7, r5
 8006a7c:	e7b8      	b.n	80069f0 <_svfiprintf_r+0x4c>
 8006a7e:	4a40      	ldr	r2, [pc, #256]	; (8006b80 <_svfiprintf_r+0x1dc>)
 8006a80:	1a80      	subs	r0, r0, r2
 8006a82:	fa0b f000 	lsl.w	r0, fp, r0
 8006a86:	4318      	orrs	r0, r3
 8006a88:	9004      	str	r0, [sp, #16]
 8006a8a:	463d      	mov	r5, r7
 8006a8c:	e7d3      	b.n	8006a36 <_svfiprintf_r+0x92>
 8006a8e:	9a03      	ldr	r2, [sp, #12]
 8006a90:	1d11      	adds	r1, r2, #4
 8006a92:	6812      	ldr	r2, [r2, #0]
 8006a94:	9103      	str	r1, [sp, #12]
 8006a96:	2a00      	cmp	r2, #0
 8006a98:	db01      	blt.n	8006a9e <_svfiprintf_r+0xfa>
 8006a9a:	9207      	str	r2, [sp, #28]
 8006a9c:	e004      	b.n	8006aa8 <_svfiprintf_r+0x104>
 8006a9e:	4252      	negs	r2, r2
 8006aa0:	f043 0302 	orr.w	r3, r3, #2
 8006aa4:	9207      	str	r2, [sp, #28]
 8006aa6:	9304      	str	r3, [sp, #16]
 8006aa8:	783b      	ldrb	r3, [r7, #0]
 8006aaa:	2b2e      	cmp	r3, #46	; 0x2e
 8006aac:	d10c      	bne.n	8006ac8 <_svfiprintf_r+0x124>
 8006aae:	787b      	ldrb	r3, [r7, #1]
 8006ab0:	2b2a      	cmp	r3, #42	; 0x2a
 8006ab2:	d133      	bne.n	8006b1c <_svfiprintf_r+0x178>
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	1d1a      	adds	r2, r3, #4
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	9203      	str	r2, [sp, #12]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	bfb8      	it	lt
 8006ac0:	f04f 33ff 	movlt.w	r3, #4294967295
 8006ac4:	3702      	adds	r7, #2
 8006ac6:	9305      	str	r3, [sp, #20]
 8006ac8:	4d2e      	ldr	r5, [pc, #184]	; (8006b84 <_svfiprintf_r+0x1e0>)
 8006aca:	7839      	ldrb	r1, [r7, #0]
 8006acc:	2203      	movs	r2, #3
 8006ace:	4628      	mov	r0, r5
 8006ad0:	f7f9 fba6 	bl	8000220 <memchr>
 8006ad4:	b138      	cbz	r0, 8006ae6 <_svfiprintf_r+0x142>
 8006ad6:	2340      	movs	r3, #64	; 0x40
 8006ad8:	1b40      	subs	r0, r0, r5
 8006ada:	fa03 f000 	lsl.w	r0, r3, r0
 8006ade:	9b04      	ldr	r3, [sp, #16]
 8006ae0:	4303      	orrs	r3, r0
 8006ae2:	3701      	adds	r7, #1
 8006ae4:	9304      	str	r3, [sp, #16]
 8006ae6:	7839      	ldrb	r1, [r7, #0]
 8006ae8:	4827      	ldr	r0, [pc, #156]	; (8006b88 <_svfiprintf_r+0x1e4>)
 8006aea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006aee:	2206      	movs	r2, #6
 8006af0:	1c7e      	adds	r6, r7, #1
 8006af2:	f7f9 fb95 	bl	8000220 <memchr>
 8006af6:	2800      	cmp	r0, #0
 8006af8:	d038      	beq.n	8006b6c <_svfiprintf_r+0x1c8>
 8006afa:	4b24      	ldr	r3, [pc, #144]	; (8006b8c <_svfiprintf_r+0x1e8>)
 8006afc:	bb13      	cbnz	r3, 8006b44 <_svfiprintf_r+0x1a0>
 8006afe:	9b03      	ldr	r3, [sp, #12]
 8006b00:	3307      	adds	r3, #7
 8006b02:	f023 0307 	bic.w	r3, r3, #7
 8006b06:	3308      	adds	r3, #8
 8006b08:	9303      	str	r3, [sp, #12]
 8006b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b0c:	444b      	add	r3, r9
 8006b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8006b10:	e76d      	b.n	80069ee <_svfiprintf_r+0x4a>
 8006b12:	fb05 3202 	mla	r2, r5, r2, r3
 8006b16:	2001      	movs	r0, #1
 8006b18:	460f      	mov	r7, r1
 8006b1a:	e7a6      	b.n	8006a6a <_svfiprintf_r+0xc6>
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	3701      	adds	r7, #1
 8006b20:	9305      	str	r3, [sp, #20]
 8006b22:	4619      	mov	r1, r3
 8006b24:	250a      	movs	r5, #10
 8006b26:	4638      	mov	r0, r7
 8006b28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b2c:	3a30      	subs	r2, #48	; 0x30
 8006b2e:	2a09      	cmp	r2, #9
 8006b30:	d903      	bls.n	8006b3a <_svfiprintf_r+0x196>
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0c8      	beq.n	8006ac8 <_svfiprintf_r+0x124>
 8006b36:	9105      	str	r1, [sp, #20]
 8006b38:	e7c6      	b.n	8006ac8 <_svfiprintf_r+0x124>
 8006b3a:	fb05 2101 	mla	r1, r5, r1, r2
 8006b3e:	2301      	movs	r3, #1
 8006b40:	4607      	mov	r7, r0
 8006b42:	e7f0      	b.n	8006b26 <_svfiprintf_r+0x182>
 8006b44:	ab03      	add	r3, sp, #12
 8006b46:	9300      	str	r3, [sp, #0]
 8006b48:	4622      	mov	r2, r4
 8006b4a:	4b11      	ldr	r3, [pc, #68]	; (8006b90 <_svfiprintf_r+0x1ec>)
 8006b4c:	a904      	add	r1, sp, #16
 8006b4e:	4640      	mov	r0, r8
 8006b50:	f3af 8000 	nop.w
 8006b54:	f1b0 3fff 	cmp.w	r0, #4294967295
 8006b58:	4681      	mov	r9, r0
 8006b5a:	d1d6      	bne.n	8006b0a <_svfiprintf_r+0x166>
 8006b5c:	89a3      	ldrh	r3, [r4, #12]
 8006b5e:	065b      	lsls	r3, r3, #25
 8006b60:	f53f af35 	bmi.w	80069ce <_svfiprintf_r+0x2a>
 8006b64:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006b66:	b01d      	add	sp, #116	; 0x74
 8006b68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b6c:	ab03      	add	r3, sp, #12
 8006b6e:	9300      	str	r3, [sp, #0]
 8006b70:	4622      	mov	r2, r4
 8006b72:	4b07      	ldr	r3, [pc, #28]	; (8006b90 <_svfiprintf_r+0x1ec>)
 8006b74:	a904      	add	r1, sp, #16
 8006b76:	4640      	mov	r0, r8
 8006b78:	f000 f882 	bl	8006c80 <_printf_i>
 8006b7c:	e7ea      	b.n	8006b54 <_svfiprintf_r+0x1b0>
 8006b7e:	bf00      	nop
 8006b80:	080085bc 	.word	0x080085bc
 8006b84:	080085c2 	.word	0x080085c2
 8006b88:	080085c6 	.word	0x080085c6
 8006b8c:	00000000 	.word	0x00000000
 8006b90:	080068f1 	.word	0x080068f1

08006b94 <_printf_common>:
 8006b94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b98:	4691      	mov	r9, r2
 8006b9a:	461f      	mov	r7, r3
 8006b9c:	688a      	ldr	r2, [r1, #8]
 8006b9e:	690b      	ldr	r3, [r1, #16]
 8006ba0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ba4:	4293      	cmp	r3, r2
 8006ba6:	bfb8      	it	lt
 8006ba8:	4613      	movlt	r3, r2
 8006baa:	f8c9 3000 	str.w	r3, [r9]
 8006bae:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006bb2:	4606      	mov	r6, r0
 8006bb4:	460c      	mov	r4, r1
 8006bb6:	b112      	cbz	r2, 8006bbe <_printf_common+0x2a>
 8006bb8:	3301      	adds	r3, #1
 8006bba:	f8c9 3000 	str.w	r3, [r9]
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	0699      	lsls	r1, r3, #26
 8006bc2:	bf42      	ittt	mi
 8006bc4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006bc8:	3302      	addmi	r3, #2
 8006bca:	f8c9 3000 	strmi.w	r3, [r9]
 8006bce:	6825      	ldr	r5, [r4, #0]
 8006bd0:	f015 0506 	ands.w	r5, r5, #6
 8006bd4:	d107      	bne.n	8006be6 <_printf_common+0x52>
 8006bd6:	f104 0a19 	add.w	sl, r4, #25
 8006bda:	68e3      	ldr	r3, [r4, #12]
 8006bdc:	f8d9 2000 	ldr.w	r2, [r9]
 8006be0:	1a9b      	subs	r3, r3, r2
 8006be2:	42ab      	cmp	r3, r5
 8006be4:	dc28      	bgt.n	8006c38 <_printf_common+0xa4>
 8006be6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006bea:	6822      	ldr	r2, [r4, #0]
 8006bec:	3300      	adds	r3, #0
 8006bee:	bf18      	it	ne
 8006bf0:	2301      	movne	r3, #1
 8006bf2:	0692      	lsls	r2, r2, #26
 8006bf4:	d42d      	bmi.n	8006c52 <_printf_common+0xbe>
 8006bf6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006bfa:	4639      	mov	r1, r7
 8006bfc:	4630      	mov	r0, r6
 8006bfe:	47c0      	blx	r8
 8006c00:	3001      	adds	r0, #1
 8006c02:	d020      	beq.n	8006c46 <_printf_common+0xb2>
 8006c04:	6823      	ldr	r3, [r4, #0]
 8006c06:	68e5      	ldr	r5, [r4, #12]
 8006c08:	f8d9 2000 	ldr.w	r2, [r9]
 8006c0c:	f003 0306 	and.w	r3, r3, #6
 8006c10:	2b04      	cmp	r3, #4
 8006c12:	bf08      	it	eq
 8006c14:	1aad      	subeq	r5, r5, r2
 8006c16:	68a3      	ldr	r3, [r4, #8]
 8006c18:	6922      	ldr	r2, [r4, #16]
 8006c1a:	bf0c      	ite	eq
 8006c1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c20:	2500      	movne	r5, #0
 8006c22:	4293      	cmp	r3, r2
 8006c24:	bfc4      	itt	gt
 8006c26:	1a9b      	subgt	r3, r3, r2
 8006c28:	18ed      	addgt	r5, r5, r3
 8006c2a:	f04f 0900 	mov.w	r9, #0
 8006c2e:	341a      	adds	r4, #26
 8006c30:	454d      	cmp	r5, r9
 8006c32:	d11a      	bne.n	8006c6a <_printf_common+0xd6>
 8006c34:	2000      	movs	r0, #0
 8006c36:	e008      	b.n	8006c4a <_printf_common+0xb6>
 8006c38:	2301      	movs	r3, #1
 8006c3a:	4652      	mov	r2, sl
 8006c3c:	4639      	mov	r1, r7
 8006c3e:	4630      	mov	r0, r6
 8006c40:	47c0      	blx	r8
 8006c42:	3001      	adds	r0, #1
 8006c44:	d103      	bne.n	8006c4e <_printf_common+0xba>
 8006c46:	f04f 30ff 	mov.w	r0, #4294967295
 8006c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c4e:	3501      	adds	r5, #1
 8006c50:	e7c3      	b.n	8006bda <_printf_common+0x46>
 8006c52:	18e1      	adds	r1, r4, r3
 8006c54:	1c5a      	adds	r2, r3, #1
 8006c56:	2030      	movs	r0, #48	; 0x30
 8006c58:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006c5c:	4422      	add	r2, r4
 8006c5e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006c62:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006c66:	3302      	adds	r3, #2
 8006c68:	e7c5      	b.n	8006bf6 <_printf_common+0x62>
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	4622      	mov	r2, r4
 8006c6e:	4639      	mov	r1, r7
 8006c70:	4630      	mov	r0, r6
 8006c72:	47c0      	blx	r8
 8006c74:	3001      	adds	r0, #1
 8006c76:	d0e6      	beq.n	8006c46 <_printf_common+0xb2>
 8006c78:	f109 0901 	add.w	r9, r9, #1
 8006c7c:	e7d8      	b.n	8006c30 <_printf_common+0x9c>
	...

08006c80 <_printf_i>:
 8006c80:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c84:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8006c88:	460c      	mov	r4, r1
 8006c8a:	7e09      	ldrb	r1, [r1, #24]
 8006c8c:	b085      	sub	sp, #20
 8006c8e:	296e      	cmp	r1, #110	; 0x6e
 8006c90:	4617      	mov	r7, r2
 8006c92:	4606      	mov	r6, r0
 8006c94:	4698      	mov	r8, r3
 8006c96:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006c98:	f000 80b3 	beq.w	8006e02 <_printf_i+0x182>
 8006c9c:	d822      	bhi.n	8006ce4 <_printf_i+0x64>
 8006c9e:	2963      	cmp	r1, #99	; 0x63
 8006ca0:	d036      	beq.n	8006d10 <_printf_i+0x90>
 8006ca2:	d80a      	bhi.n	8006cba <_printf_i+0x3a>
 8006ca4:	2900      	cmp	r1, #0
 8006ca6:	f000 80b9 	beq.w	8006e1c <_printf_i+0x19c>
 8006caa:	2958      	cmp	r1, #88	; 0x58
 8006cac:	f000 8083 	beq.w	8006db6 <_printf_i+0x136>
 8006cb0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006cb4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8006cb8:	e032      	b.n	8006d20 <_printf_i+0xa0>
 8006cba:	2964      	cmp	r1, #100	; 0x64
 8006cbc:	d001      	beq.n	8006cc2 <_printf_i+0x42>
 8006cbe:	2969      	cmp	r1, #105	; 0x69
 8006cc0:	d1f6      	bne.n	8006cb0 <_printf_i+0x30>
 8006cc2:	6820      	ldr	r0, [r4, #0]
 8006cc4:	6813      	ldr	r3, [r2, #0]
 8006cc6:	0605      	lsls	r5, r0, #24
 8006cc8:	f103 0104 	add.w	r1, r3, #4
 8006ccc:	d52a      	bpl.n	8006d24 <_printf_i+0xa4>
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	6011      	str	r1, [r2, #0]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	da03      	bge.n	8006cde <_printf_i+0x5e>
 8006cd6:	222d      	movs	r2, #45	; 0x2d
 8006cd8:	425b      	negs	r3, r3
 8006cda:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8006cde:	486f      	ldr	r0, [pc, #444]	; (8006e9c <_printf_i+0x21c>)
 8006ce0:	220a      	movs	r2, #10
 8006ce2:	e039      	b.n	8006d58 <_printf_i+0xd8>
 8006ce4:	2973      	cmp	r1, #115	; 0x73
 8006ce6:	f000 809d 	beq.w	8006e24 <_printf_i+0x1a4>
 8006cea:	d808      	bhi.n	8006cfe <_printf_i+0x7e>
 8006cec:	296f      	cmp	r1, #111	; 0x6f
 8006cee:	d020      	beq.n	8006d32 <_printf_i+0xb2>
 8006cf0:	2970      	cmp	r1, #112	; 0x70
 8006cf2:	d1dd      	bne.n	8006cb0 <_printf_i+0x30>
 8006cf4:	6823      	ldr	r3, [r4, #0]
 8006cf6:	f043 0320 	orr.w	r3, r3, #32
 8006cfa:	6023      	str	r3, [r4, #0]
 8006cfc:	e003      	b.n	8006d06 <_printf_i+0x86>
 8006cfe:	2975      	cmp	r1, #117	; 0x75
 8006d00:	d017      	beq.n	8006d32 <_printf_i+0xb2>
 8006d02:	2978      	cmp	r1, #120	; 0x78
 8006d04:	d1d4      	bne.n	8006cb0 <_printf_i+0x30>
 8006d06:	2378      	movs	r3, #120	; 0x78
 8006d08:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006d0c:	4864      	ldr	r0, [pc, #400]	; (8006ea0 <_printf_i+0x220>)
 8006d0e:	e055      	b.n	8006dbc <_printf_i+0x13c>
 8006d10:	6813      	ldr	r3, [r2, #0]
 8006d12:	1d19      	adds	r1, r3, #4
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	6011      	str	r1, [r2, #0]
 8006d18:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006d1c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006d20:	2301      	movs	r3, #1
 8006d22:	e08c      	b.n	8006e3e <_printf_i+0x1be>
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	6011      	str	r1, [r2, #0]
 8006d28:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006d2c:	bf18      	it	ne
 8006d2e:	b21b      	sxthne	r3, r3
 8006d30:	e7cf      	b.n	8006cd2 <_printf_i+0x52>
 8006d32:	6813      	ldr	r3, [r2, #0]
 8006d34:	6825      	ldr	r5, [r4, #0]
 8006d36:	1d18      	adds	r0, r3, #4
 8006d38:	6010      	str	r0, [r2, #0]
 8006d3a:	0628      	lsls	r0, r5, #24
 8006d3c:	d501      	bpl.n	8006d42 <_printf_i+0xc2>
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	e002      	b.n	8006d48 <_printf_i+0xc8>
 8006d42:	0668      	lsls	r0, r5, #25
 8006d44:	d5fb      	bpl.n	8006d3e <_printf_i+0xbe>
 8006d46:	881b      	ldrh	r3, [r3, #0]
 8006d48:	4854      	ldr	r0, [pc, #336]	; (8006e9c <_printf_i+0x21c>)
 8006d4a:	296f      	cmp	r1, #111	; 0x6f
 8006d4c:	bf14      	ite	ne
 8006d4e:	220a      	movne	r2, #10
 8006d50:	2208      	moveq	r2, #8
 8006d52:	2100      	movs	r1, #0
 8006d54:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006d58:	6865      	ldr	r5, [r4, #4]
 8006d5a:	60a5      	str	r5, [r4, #8]
 8006d5c:	2d00      	cmp	r5, #0
 8006d5e:	f2c0 8095 	blt.w	8006e8c <_printf_i+0x20c>
 8006d62:	6821      	ldr	r1, [r4, #0]
 8006d64:	f021 0104 	bic.w	r1, r1, #4
 8006d68:	6021      	str	r1, [r4, #0]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d13d      	bne.n	8006dea <_printf_i+0x16a>
 8006d6e:	2d00      	cmp	r5, #0
 8006d70:	f040 808e 	bne.w	8006e90 <_printf_i+0x210>
 8006d74:	4665      	mov	r5, ip
 8006d76:	2a08      	cmp	r2, #8
 8006d78:	d10b      	bne.n	8006d92 <_printf_i+0x112>
 8006d7a:	6823      	ldr	r3, [r4, #0]
 8006d7c:	07db      	lsls	r3, r3, #31
 8006d7e:	d508      	bpl.n	8006d92 <_printf_i+0x112>
 8006d80:	6923      	ldr	r3, [r4, #16]
 8006d82:	6862      	ldr	r2, [r4, #4]
 8006d84:	429a      	cmp	r2, r3
 8006d86:	bfde      	ittt	le
 8006d88:	2330      	movle	r3, #48	; 0x30
 8006d8a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006d8e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006d92:	ebac 0305 	sub.w	r3, ip, r5
 8006d96:	6123      	str	r3, [r4, #16]
 8006d98:	f8cd 8000 	str.w	r8, [sp]
 8006d9c:	463b      	mov	r3, r7
 8006d9e:	aa03      	add	r2, sp, #12
 8006da0:	4621      	mov	r1, r4
 8006da2:	4630      	mov	r0, r6
 8006da4:	f7ff fef6 	bl	8006b94 <_printf_common>
 8006da8:	3001      	adds	r0, #1
 8006daa:	d14d      	bne.n	8006e48 <_printf_i+0x1c8>
 8006dac:	f04f 30ff 	mov.w	r0, #4294967295
 8006db0:	b005      	add	sp, #20
 8006db2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006db6:	4839      	ldr	r0, [pc, #228]	; (8006e9c <_printf_i+0x21c>)
 8006db8:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8006dbc:	6813      	ldr	r3, [r2, #0]
 8006dbe:	6821      	ldr	r1, [r4, #0]
 8006dc0:	1d1d      	adds	r5, r3, #4
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	6015      	str	r5, [r2, #0]
 8006dc6:	060a      	lsls	r2, r1, #24
 8006dc8:	d50b      	bpl.n	8006de2 <_printf_i+0x162>
 8006dca:	07ca      	lsls	r2, r1, #31
 8006dcc:	bf44      	itt	mi
 8006dce:	f041 0120 	orrmi.w	r1, r1, #32
 8006dd2:	6021      	strmi	r1, [r4, #0]
 8006dd4:	b91b      	cbnz	r3, 8006dde <_printf_i+0x15e>
 8006dd6:	6822      	ldr	r2, [r4, #0]
 8006dd8:	f022 0220 	bic.w	r2, r2, #32
 8006ddc:	6022      	str	r2, [r4, #0]
 8006dde:	2210      	movs	r2, #16
 8006de0:	e7b7      	b.n	8006d52 <_printf_i+0xd2>
 8006de2:	064d      	lsls	r5, r1, #25
 8006de4:	bf48      	it	mi
 8006de6:	b29b      	uxthmi	r3, r3
 8006de8:	e7ef      	b.n	8006dca <_printf_i+0x14a>
 8006dea:	4665      	mov	r5, ip
 8006dec:	fbb3 f1f2 	udiv	r1, r3, r2
 8006df0:	fb02 3311 	mls	r3, r2, r1, r3
 8006df4:	5cc3      	ldrb	r3, [r0, r3]
 8006df6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	2900      	cmp	r1, #0
 8006dfe:	d1f5      	bne.n	8006dec <_printf_i+0x16c>
 8006e00:	e7b9      	b.n	8006d76 <_printf_i+0xf6>
 8006e02:	6813      	ldr	r3, [r2, #0]
 8006e04:	6825      	ldr	r5, [r4, #0]
 8006e06:	6961      	ldr	r1, [r4, #20]
 8006e08:	1d18      	adds	r0, r3, #4
 8006e0a:	6010      	str	r0, [r2, #0]
 8006e0c:	0628      	lsls	r0, r5, #24
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	d501      	bpl.n	8006e16 <_printf_i+0x196>
 8006e12:	6019      	str	r1, [r3, #0]
 8006e14:	e002      	b.n	8006e1c <_printf_i+0x19c>
 8006e16:	066a      	lsls	r2, r5, #25
 8006e18:	d5fb      	bpl.n	8006e12 <_printf_i+0x192>
 8006e1a:	8019      	strh	r1, [r3, #0]
 8006e1c:	2300      	movs	r3, #0
 8006e1e:	6123      	str	r3, [r4, #16]
 8006e20:	4665      	mov	r5, ip
 8006e22:	e7b9      	b.n	8006d98 <_printf_i+0x118>
 8006e24:	6813      	ldr	r3, [r2, #0]
 8006e26:	1d19      	adds	r1, r3, #4
 8006e28:	6011      	str	r1, [r2, #0]
 8006e2a:	681d      	ldr	r5, [r3, #0]
 8006e2c:	6862      	ldr	r2, [r4, #4]
 8006e2e:	2100      	movs	r1, #0
 8006e30:	4628      	mov	r0, r5
 8006e32:	f7f9 f9f5 	bl	8000220 <memchr>
 8006e36:	b108      	cbz	r0, 8006e3c <_printf_i+0x1bc>
 8006e38:	1b40      	subs	r0, r0, r5
 8006e3a:	6060      	str	r0, [r4, #4]
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	6123      	str	r3, [r4, #16]
 8006e40:	2300      	movs	r3, #0
 8006e42:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e46:	e7a7      	b.n	8006d98 <_printf_i+0x118>
 8006e48:	6923      	ldr	r3, [r4, #16]
 8006e4a:	462a      	mov	r2, r5
 8006e4c:	4639      	mov	r1, r7
 8006e4e:	4630      	mov	r0, r6
 8006e50:	47c0      	blx	r8
 8006e52:	3001      	adds	r0, #1
 8006e54:	d0aa      	beq.n	8006dac <_printf_i+0x12c>
 8006e56:	6823      	ldr	r3, [r4, #0]
 8006e58:	079b      	lsls	r3, r3, #30
 8006e5a:	d413      	bmi.n	8006e84 <_printf_i+0x204>
 8006e5c:	68e0      	ldr	r0, [r4, #12]
 8006e5e:	9b03      	ldr	r3, [sp, #12]
 8006e60:	4298      	cmp	r0, r3
 8006e62:	bfb8      	it	lt
 8006e64:	4618      	movlt	r0, r3
 8006e66:	e7a3      	b.n	8006db0 <_printf_i+0x130>
 8006e68:	2301      	movs	r3, #1
 8006e6a:	464a      	mov	r2, r9
 8006e6c:	4639      	mov	r1, r7
 8006e6e:	4630      	mov	r0, r6
 8006e70:	47c0      	blx	r8
 8006e72:	3001      	adds	r0, #1
 8006e74:	d09a      	beq.n	8006dac <_printf_i+0x12c>
 8006e76:	3501      	adds	r5, #1
 8006e78:	68e3      	ldr	r3, [r4, #12]
 8006e7a:	9a03      	ldr	r2, [sp, #12]
 8006e7c:	1a9b      	subs	r3, r3, r2
 8006e7e:	42ab      	cmp	r3, r5
 8006e80:	dcf2      	bgt.n	8006e68 <_printf_i+0x1e8>
 8006e82:	e7eb      	b.n	8006e5c <_printf_i+0x1dc>
 8006e84:	2500      	movs	r5, #0
 8006e86:	f104 0919 	add.w	r9, r4, #25
 8006e8a:	e7f5      	b.n	8006e78 <_printf_i+0x1f8>
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d1ac      	bne.n	8006dea <_printf_i+0x16a>
 8006e90:	7803      	ldrb	r3, [r0, #0]
 8006e92:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006e96:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006e9a:	e76c      	b.n	8006d76 <_printf_i+0xf6>
 8006e9c:	080085cd 	.word	0x080085cd
 8006ea0:	080085de 	.word	0x080085de

08006ea4 <_free_r>:
 8006ea4:	b538      	push	{r3, r4, r5, lr}
 8006ea6:	4605      	mov	r5, r0
 8006ea8:	2900      	cmp	r1, #0
 8006eaa:	d045      	beq.n	8006f38 <_free_r+0x94>
 8006eac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006eb0:	1f0c      	subs	r4, r1, #4
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	bfb8      	it	lt
 8006eb6:	18e4      	addlt	r4, r4, r3
 8006eb8:	f000 f8d2 	bl	8007060 <__malloc_lock>
 8006ebc:	4a1f      	ldr	r2, [pc, #124]	; (8006f3c <_free_r+0x98>)
 8006ebe:	6813      	ldr	r3, [r2, #0]
 8006ec0:	4610      	mov	r0, r2
 8006ec2:	b933      	cbnz	r3, 8006ed2 <_free_r+0x2e>
 8006ec4:	6063      	str	r3, [r4, #4]
 8006ec6:	6014      	str	r4, [r2, #0]
 8006ec8:	4628      	mov	r0, r5
 8006eca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ece:	f000 b8c8 	b.w	8007062 <__malloc_unlock>
 8006ed2:	42a3      	cmp	r3, r4
 8006ed4:	d90c      	bls.n	8006ef0 <_free_r+0x4c>
 8006ed6:	6821      	ldr	r1, [r4, #0]
 8006ed8:	1862      	adds	r2, r4, r1
 8006eda:	4293      	cmp	r3, r2
 8006edc:	bf04      	itt	eq
 8006ede:	681a      	ldreq	r2, [r3, #0]
 8006ee0:	685b      	ldreq	r3, [r3, #4]
 8006ee2:	6063      	str	r3, [r4, #4]
 8006ee4:	bf04      	itt	eq
 8006ee6:	1852      	addeq	r2, r2, r1
 8006ee8:	6022      	streq	r2, [r4, #0]
 8006eea:	6004      	str	r4, [r0, #0]
 8006eec:	e7ec      	b.n	8006ec8 <_free_r+0x24>
 8006eee:	4613      	mov	r3, r2
 8006ef0:	685a      	ldr	r2, [r3, #4]
 8006ef2:	b10a      	cbz	r2, 8006ef8 <_free_r+0x54>
 8006ef4:	42a2      	cmp	r2, r4
 8006ef6:	d9fa      	bls.n	8006eee <_free_r+0x4a>
 8006ef8:	6819      	ldr	r1, [r3, #0]
 8006efa:	1858      	adds	r0, r3, r1
 8006efc:	42a0      	cmp	r0, r4
 8006efe:	d10b      	bne.n	8006f18 <_free_r+0x74>
 8006f00:	6820      	ldr	r0, [r4, #0]
 8006f02:	4401      	add	r1, r0
 8006f04:	1858      	adds	r0, r3, r1
 8006f06:	4282      	cmp	r2, r0
 8006f08:	6019      	str	r1, [r3, #0]
 8006f0a:	d1dd      	bne.n	8006ec8 <_free_r+0x24>
 8006f0c:	6810      	ldr	r0, [r2, #0]
 8006f0e:	6852      	ldr	r2, [r2, #4]
 8006f10:	605a      	str	r2, [r3, #4]
 8006f12:	4401      	add	r1, r0
 8006f14:	6019      	str	r1, [r3, #0]
 8006f16:	e7d7      	b.n	8006ec8 <_free_r+0x24>
 8006f18:	d902      	bls.n	8006f20 <_free_r+0x7c>
 8006f1a:	230c      	movs	r3, #12
 8006f1c:	602b      	str	r3, [r5, #0]
 8006f1e:	e7d3      	b.n	8006ec8 <_free_r+0x24>
 8006f20:	6820      	ldr	r0, [r4, #0]
 8006f22:	1821      	adds	r1, r4, r0
 8006f24:	428a      	cmp	r2, r1
 8006f26:	bf04      	itt	eq
 8006f28:	6811      	ldreq	r1, [r2, #0]
 8006f2a:	6852      	ldreq	r2, [r2, #4]
 8006f2c:	6062      	str	r2, [r4, #4]
 8006f2e:	bf04      	itt	eq
 8006f30:	1809      	addeq	r1, r1, r0
 8006f32:	6021      	streq	r1, [r4, #0]
 8006f34:	605c      	str	r4, [r3, #4]
 8006f36:	e7c7      	b.n	8006ec8 <_free_r+0x24>
 8006f38:	bd38      	pop	{r3, r4, r5, pc}
 8006f3a:	bf00      	nop
 8006f3c:	200000dc 	.word	0x200000dc

08006f40 <_malloc_r>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	1ccd      	adds	r5, r1, #3
 8006f44:	f025 0503 	bic.w	r5, r5, #3
 8006f48:	3508      	adds	r5, #8
 8006f4a:	2d0c      	cmp	r5, #12
 8006f4c:	bf38      	it	cc
 8006f4e:	250c      	movcc	r5, #12
 8006f50:	2d00      	cmp	r5, #0
 8006f52:	4606      	mov	r6, r0
 8006f54:	db01      	blt.n	8006f5a <_malloc_r+0x1a>
 8006f56:	42a9      	cmp	r1, r5
 8006f58:	d903      	bls.n	8006f62 <_malloc_r+0x22>
 8006f5a:	230c      	movs	r3, #12
 8006f5c:	6033      	str	r3, [r6, #0]
 8006f5e:	2000      	movs	r0, #0
 8006f60:	bd70      	pop	{r4, r5, r6, pc}
 8006f62:	f000 f87d 	bl	8007060 <__malloc_lock>
 8006f66:	4a21      	ldr	r2, [pc, #132]	; (8006fec <_malloc_r+0xac>)
 8006f68:	6814      	ldr	r4, [r2, #0]
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	b991      	cbnz	r1, 8006f94 <_malloc_r+0x54>
 8006f6e:	4c20      	ldr	r4, [pc, #128]	; (8006ff0 <_malloc_r+0xb0>)
 8006f70:	6823      	ldr	r3, [r4, #0]
 8006f72:	b91b      	cbnz	r3, 8006f7c <_malloc_r+0x3c>
 8006f74:	4630      	mov	r0, r6
 8006f76:	f000 f863 	bl	8007040 <_sbrk_r>
 8006f7a:	6020      	str	r0, [r4, #0]
 8006f7c:	4629      	mov	r1, r5
 8006f7e:	4630      	mov	r0, r6
 8006f80:	f000 f85e 	bl	8007040 <_sbrk_r>
 8006f84:	1c43      	adds	r3, r0, #1
 8006f86:	d124      	bne.n	8006fd2 <_malloc_r+0x92>
 8006f88:	230c      	movs	r3, #12
 8006f8a:	6033      	str	r3, [r6, #0]
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f000 f868 	bl	8007062 <__malloc_unlock>
 8006f92:	e7e4      	b.n	8006f5e <_malloc_r+0x1e>
 8006f94:	680b      	ldr	r3, [r1, #0]
 8006f96:	1b5b      	subs	r3, r3, r5
 8006f98:	d418      	bmi.n	8006fcc <_malloc_r+0x8c>
 8006f9a:	2b0b      	cmp	r3, #11
 8006f9c:	d90f      	bls.n	8006fbe <_malloc_r+0x7e>
 8006f9e:	600b      	str	r3, [r1, #0]
 8006fa0:	50cd      	str	r5, [r1, r3]
 8006fa2:	18cc      	adds	r4, r1, r3
 8006fa4:	4630      	mov	r0, r6
 8006fa6:	f000 f85c 	bl	8007062 <__malloc_unlock>
 8006faa:	f104 000b 	add.w	r0, r4, #11
 8006fae:	1d23      	adds	r3, r4, #4
 8006fb0:	f020 0007 	bic.w	r0, r0, #7
 8006fb4:	1ac3      	subs	r3, r0, r3
 8006fb6:	d0d3      	beq.n	8006f60 <_malloc_r+0x20>
 8006fb8:	425a      	negs	r2, r3
 8006fba:	50e2      	str	r2, [r4, r3]
 8006fbc:	e7d0      	b.n	8006f60 <_malloc_r+0x20>
 8006fbe:	428c      	cmp	r4, r1
 8006fc0:	684b      	ldr	r3, [r1, #4]
 8006fc2:	bf16      	itet	ne
 8006fc4:	6063      	strne	r3, [r4, #4]
 8006fc6:	6013      	streq	r3, [r2, #0]
 8006fc8:	460c      	movne	r4, r1
 8006fca:	e7eb      	b.n	8006fa4 <_malloc_r+0x64>
 8006fcc:	460c      	mov	r4, r1
 8006fce:	6849      	ldr	r1, [r1, #4]
 8006fd0:	e7cc      	b.n	8006f6c <_malloc_r+0x2c>
 8006fd2:	1cc4      	adds	r4, r0, #3
 8006fd4:	f024 0403 	bic.w	r4, r4, #3
 8006fd8:	42a0      	cmp	r0, r4
 8006fda:	d005      	beq.n	8006fe8 <_malloc_r+0xa8>
 8006fdc:	1a21      	subs	r1, r4, r0
 8006fde:	4630      	mov	r0, r6
 8006fe0:	f000 f82e 	bl	8007040 <_sbrk_r>
 8006fe4:	3001      	adds	r0, #1
 8006fe6:	d0cf      	beq.n	8006f88 <_malloc_r+0x48>
 8006fe8:	6025      	str	r5, [r4, #0]
 8006fea:	e7db      	b.n	8006fa4 <_malloc_r+0x64>
 8006fec:	200000dc 	.word	0x200000dc
 8006ff0:	200000e0 	.word	0x200000e0

08006ff4 <_realloc_r>:
 8006ff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff6:	4607      	mov	r7, r0
 8006ff8:	4614      	mov	r4, r2
 8006ffa:	460e      	mov	r6, r1
 8006ffc:	b921      	cbnz	r1, 8007008 <_realloc_r+0x14>
 8006ffe:	4611      	mov	r1, r2
 8007000:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007004:	f7ff bf9c 	b.w	8006f40 <_malloc_r>
 8007008:	b922      	cbnz	r2, 8007014 <_realloc_r+0x20>
 800700a:	f7ff ff4b 	bl	8006ea4 <_free_r>
 800700e:	4625      	mov	r5, r4
 8007010:	4628      	mov	r0, r5
 8007012:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007014:	f000 f826 	bl	8007064 <_malloc_usable_size_r>
 8007018:	42a0      	cmp	r0, r4
 800701a:	d20f      	bcs.n	800703c <_realloc_r+0x48>
 800701c:	4621      	mov	r1, r4
 800701e:	4638      	mov	r0, r7
 8007020:	f7ff ff8e 	bl	8006f40 <_malloc_r>
 8007024:	4605      	mov	r5, r0
 8007026:	2800      	cmp	r0, #0
 8007028:	d0f2      	beq.n	8007010 <_realloc_r+0x1c>
 800702a:	4631      	mov	r1, r6
 800702c:	4622      	mov	r2, r4
 800702e:	f7ff fc13 	bl	8006858 <memcpy>
 8007032:	4631      	mov	r1, r6
 8007034:	4638      	mov	r0, r7
 8007036:	f7ff ff35 	bl	8006ea4 <_free_r>
 800703a:	e7e9      	b.n	8007010 <_realloc_r+0x1c>
 800703c:	4635      	mov	r5, r6
 800703e:	e7e7      	b.n	8007010 <_realloc_r+0x1c>

08007040 <_sbrk_r>:
 8007040:	b538      	push	{r3, r4, r5, lr}
 8007042:	4c06      	ldr	r4, [pc, #24]	; (800705c <_sbrk_r+0x1c>)
 8007044:	2300      	movs	r3, #0
 8007046:	4605      	mov	r5, r0
 8007048:	4608      	mov	r0, r1
 800704a:	6023      	str	r3, [r4, #0]
 800704c:	f7fb fcea 	bl	8002a24 <_sbrk>
 8007050:	1c43      	adds	r3, r0, #1
 8007052:	d102      	bne.n	800705a <_sbrk_r+0x1a>
 8007054:	6823      	ldr	r3, [r4, #0]
 8007056:	b103      	cbz	r3, 800705a <_sbrk_r+0x1a>
 8007058:	602b      	str	r3, [r5, #0]
 800705a:	bd38      	pop	{r3, r4, r5, pc}
 800705c:	200034b4 	.word	0x200034b4

08007060 <__malloc_lock>:
 8007060:	4770      	bx	lr

08007062 <__malloc_unlock>:
 8007062:	4770      	bx	lr

08007064 <_malloc_usable_size_r>:
 8007064:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007068:	1f18      	subs	r0, r3, #4
 800706a:	2b00      	cmp	r3, #0
 800706c:	bfbc      	itt	lt
 800706e:	580b      	ldrlt	r3, [r1, r0]
 8007070:	18c0      	addlt	r0, r0, r3
 8007072:	4770      	bx	lr

08007074 <pow>:
 8007074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007078:	ed2d 8b04 	vpush	{d8-d9}
 800707c:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8007350 <pow+0x2dc>
 8007080:	b08d      	sub	sp, #52	; 0x34
 8007082:	ec57 6b10 	vmov	r6, r7, d0
 8007086:	ec55 4b11 	vmov	r4, r5, d1
 800708a:	f000 f965 	bl	8007358 <__ieee754_pow>
 800708e:	f999 3000 	ldrsb.w	r3, [r9]
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	3301      	adds	r3, #1
 8007096:	eeb0 8a40 	vmov.f32	s16, s0
 800709a:	eef0 8a60 	vmov.f32	s17, s1
 800709e:	46c8      	mov	r8, r9
 80070a0:	d05f      	beq.n	8007162 <pow+0xee>
 80070a2:	4622      	mov	r2, r4
 80070a4:	462b      	mov	r3, r5
 80070a6:	4620      	mov	r0, r4
 80070a8:	4629      	mov	r1, r5
 80070aa:	f7f9 fd5f 	bl	8000b6c <__aeabi_dcmpun>
 80070ae:	4683      	mov	fp, r0
 80070b0:	2800      	cmp	r0, #0
 80070b2:	d156      	bne.n	8007162 <pow+0xee>
 80070b4:	4632      	mov	r2, r6
 80070b6:	463b      	mov	r3, r7
 80070b8:	4630      	mov	r0, r6
 80070ba:	4639      	mov	r1, r7
 80070bc:	f7f9 fd56 	bl	8000b6c <__aeabi_dcmpun>
 80070c0:	9001      	str	r0, [sp, #4]
 80070c2:	b1e8      	cbz	r0, 8007100 <pow+0x8c>
 80070c4:	2200      	movs	r2, #0
 80070c6:	2300      	movs	r3, #0
 80070c8:	4620      	mov	r0, r4
 80070ca:	4629      	mov	r1, r5
 80070cc:	f7f9 fd1c 	bl	8000b08 <__aeabi_dcmpeq>
 80070d0:	2800      	cmp	r0, #0
 80070d2:	d046      	beq.n	8007162 <pow+0xee>
 80070d4:	2301      	movs	r3, #1
 80070d6:	9302      	str	r3, [sp, #8]
 80070d8:	4b96      	ldr	r3, [pc, #600]	; (8007334 <pow+0x2c0>)
 80070da:	9303      	str	r3, [sp, #12]
 80070dc:	4b96      	ldr	r3, [pc, #600]	; (8007338 <pow+0x2c4>)
 80070de:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80070e2:	2200      	movs	r2, #0
 80070e4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80070e8:	9b00      	ldr	r3, [sp, #0]
 80070ea:	2b02      	cmp	r3, #2
 80070ec:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80070f0:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80070f4:	d033      	beq.n	800715e <pow+0xea>
 80070f6:	a802      	add	r0, sp, #8
 80070f8:	f000 fefd 	bl	8007ef6 <matherr>
 80070fc:	bb48      	cbnz	r0, 8007152 <pow+0xde>
 80070fe:	e05d      	b.n	80071bc <pow+0x148>
 8007100:	f04f 0a00 	mov.w	sl, #0
 8007104:	f04f 0b00 	mov.w	fp, #0
 8007108:	4652      	mov	r2, sl
 800710a:	465b      	mov	r3, fp
 800710c:	4630      	mov	r0, r6
 800710e:	4639      	mov	r1, r7
 8007110:	f7f9 fcfa 	bl	8000b08 <__aeabi_dcmpeq>
 8007114:	ec4b ab19 	vmov	d9, sl, fp
 8007118:	2800      	cmp	r0, #0
 800711a:	d054      	beq.n	80071c6 <pow+0x152>
 800711c:	4652      	mov	r2, sl
 800711e:	465b      	mov	r3, fp
 8007120:	4620      	mov	r0, r4
 8007122:	4629      	mov	r1, r5
 8007124:	f7f9 fcf0 	bl	8000b08 <__aeabi_dcmpeq>
 8007128:	4680      	mov	r8, r0
 800712a:	b318      	cbz	r0, 8007174 <pow+0x100>
 800712c:	2301      	movs	r3, #1
 800712e:	9302      	str	r3, [sp, #8]
 8007130:	4b80      	ldr	r3, [pc, #512]	; (8007334 <pow+0x2c0>)
 8007132:	9303      	str	r3, [sp, #12]
 8007134:	9b01      	ldr	r3, [sp, #4]
 8007136:	930a      	str	r3, [sp, #40]	; 0x28
 8007138:	9b00      	ldr	r3, [sp, #0]
 800713a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800713e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8007142:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8007146:	2b00      	cmp	r3, #0
 8007148:	d0d5      	beq.n	80070f6 <pow+0x82>
 800714a:	4b7b      	ldr	r3, [pc, #492]	; (8007338 <pow+0x2c4>)
 800714c:	2200      	movs	r2, #0
 800714e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007152:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007154:	b11b      	cbz	r3, 800715e <pow+0xea>
 8007156:	f7ff fb55 	bl	8006804 <__errno>
 800715a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800715c:	6003      	str	r3, [r0, #0]
 800715e:	ed9d 8b08 	vldr	d8, [sp, #32]
 8007162:	eeb0 0a48 	vmov.f32	s0, s16
 8007166:	eef0 0a68 	vmov.f32	s1, s17
 800716a:	b00d      	add	sp, #52	; 0x34
 800716c:	ecbd 8b04 	vpop	{d8-d9}
 8007170:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007174:	ec45 4b10 	vmov	d0, r4, r5
 8007178:	f000 feb5 	bl	8007ee6 <finite>
 800717c:	2800      	cmp	r0, #0
 800717e:	d0f0      	beq.n	8007162 <pow+0xee>
 8007180:	4652      	mov	r2, sl
 8007182:	465b      	mov	r3, fp
 8007184:	4620      	mov	r0, r4
 8007186:	4629      	mov	r1, r5
 8007188:	f7f9 fcc8 	bl	8000b1c <__aeabi_dcmplt>
 800718c:	2800      	cmp	r0, #0
 800718e:	d0e8      	beq.n	8007162 <pow+0xee>
 8007190:	2301      	movs	r3, #1
 8007192:	9302      	str	r3, [sp, #8]
 8007194:	4b67      	ldr	r3, [pc, #412]	; (8007334 <pow+0x2c0>)
 8007196:	9303      	str	r3, [sp, #12]
 8007198:	f999 3000 	ldrsb.w	r3, [r9]
 800719c:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80071a0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80071a4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80071a8:	b913      	cbnz	r3, 80071b0 <pow+0x13c>
 80071aa:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80071ae:	e7a2      	b.n	80070f6 <pow+0x82>
 80071b0:	4962      	ldr	r1, [pc, #392]	; (800733c <pow+0x2c8>)
 80071b2:	2000      	movs	r0, #0
 80071b4:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80071b8:	2b02      	cmp	r3, #2
 80071ba:	d19c      	bne.n	80070f6 <pow+0x82>
 80071bc:	f7ff fb22 	bl	8006804 <__errno>
 80071c0:	2321      	movs	r3, #33	; 0x21
 80071c2:	6003      	str	r3, [r0, #0]
 80071c4:	e7c5      	b.n	8007152 <pow+0xde>
 80071c6:	eeb0 0a48 	vmov.f32	s0, s16
 80071ca:	eef0 0a68 	vmov.f32	s1, s17
 80071ce:	f000 fe8a 	bl	8007ee6 <finite>
 80071d2:	9000      	str	r0, [sp, #0]
 80071d4:	2800      	cmp	r0, #0
 80071d6:	f040 8081 	bne.w	80072dc <pow+0x268>
 80071da:	ec47 6b10 	vmov	d0, r6, r7
 80071de:	f000 fe82 	bl	8007ee6 <finite>
 80071e2:	2800      	cmp	r0, #0
 80071e4:	d07a      	beq.n	80072dc <pow+0x268>
 80071e6:	ec45 4b10 	vmov	d0, r4, r5
 80071ea:	f000 fe7c 	bl	8007ee6 <finite>
 80071ee:	2800      	cmp	r0, #0
 80071f0:	d074      	beq.n	80072dc <pow+0x268>
 80071f2:	ec53 2b18 	vmov	r2, r3, d8
 80071f6:	ee18 0a10 	vmov	r0, s16
 80071fa:	4619      	mov	r1, r3
 80071fc:	f7f9 fcb6 	bl	8000b6c <__aeabi_dcmpun>
 8007200:	f999 9000 	ldrsb.w	r9, [r9]
 8007204:	4b4b      	ldr	r3, [pc, #300]	; (8007334 <pow+0x2c0>)
 8007206:	b1b0      	cbz	r0, 8007236 <pow+0x1c2>
 8007208:	2201      	movs	r2, #1
 800720a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800720e:	9b00      	ldr	r3, [sp, #0]
 8007210:	930a      	str	r3, [sp, #40]	; 0x28
 8007212:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007216:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800721a:	f1b9 0f00 	cmp.w	r9, #0
 800721e:	d0c4      	beq.n	80071aa <pow+0x136>
 8007220:	4652      	mov	r2, sl
 8007222:	465b      	mov	r3, fp
 8007224:	4650      	mov	r0, sl
 8007226:	4659      	mov	r1, fp
 8007228:	f7f9 fb30 	bl	800088c <__aeabi_ddiv>
 800722c:	f1b9 0f02 	cmp.w	r9, #2
 8007230:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007234:	e7c1      	b.n	80071ba <pow+0x146>
 8007236:	2203      	movs	r2, #3
 8007238:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800723c:	900a      	str	r0, [sp, #40]	; 0x28
 800723e:	4629      	mov	r1, r5
 8007240:	4620      	mov	r0, r4
 8007242:	2200      	movs	r2, #0
 8007244:	4b3e      	ldr	r3, [pc, #248]	; (8007340 <pow+0x2cc>)
 8007246:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800724a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800724e:	f7f9 f9f3 	bl	8000638 <__aeabi_dmul>
 8007252:	4604      	mov	r4, r0
 8007254:	460d      	mov	r5, r1
 8007256:	f1b9 0f00 	cmp.w	r9, #0
 800725a:	d124      	bne.n	80072a6 <pow+0x232>
 800725c:	4b39      	ldr	r3, [pc, #228]	; (8007344 <pow+0x2d0>)
 800725e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007262:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007266:	4630      	mov	r0, r6
 8007268:	4652      	mov	r2, sl
 800726a:	465b      	mov	r3, fp
 800726c:	4639      	mov	r1, r7
 800726e:	f7f9 fc55 	bl	8000b1c <__aeabi_dcmplt>
 8007272:	2800      	cmp	r0, #0
 8007274:	d056      	beq.n	8007324 <pow+0x2b0>
 8007276:	ec45 4b10 	vmov	d0, r4, r5
 800727a:	f000 fe49 	bl	8007f10 <rint>
 800727e:	4622      	mov	r2, r4
 8007280:	462b      	mov	r3, r5
 8007282:	ec51 0b10 	vmov	r0, r1, d0
 8007286:	f7f9 fc3f 	bl	8000b08 <__aeabi_dcmpeq>
 800728a:	b920      	cbnz	r0, 8007296 <pow+0x222>
 800728c:	4b2e      	ldr	r3, [pc, #184]	; (8007348 <pow+0x2d4>)
 800728e:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8007292:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007296:	f998 3000 	ldrsb.w	r3, [r8]
 800729a:	2b02      	cmp	r3, #2
 800729c:	d142      	bne.n	8007324 <pow+0x2b0>
 800729e:	f7ff fab1 	bl	8006804 <__errno>
 80072a2:	2322      	movs	r3, #34	; 0x22
 80072a4:	e78d      	b.n	80071c2 <pow+0x14e>
 80072a6:	4b29      	ldr	r3, [pc, #164]	; (800734c <pow+0x2d8>)
 80072a8:	2200      	movs	r2, #0
 80072aa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80072ae:	4630      	mov	r0, r6
 80072b0:	4652      	mov	r2, sl
 80072b2:	465b      	mov	r3, fp
 80072b4:	4639      	mov	r1, r7
 80072b6:	f7f9 fc31 	bl	8000b1c <__aeabi_dcmplt>
 80072ba:	2800      	cmp	r0, #0
 80072bc:	d0eb      	beq.n	8007296 <pow+0x222>
 80072be:	ec45 4b10 	vmov	d0, r4, r5
 80072c2:	f000 fe25 	bl	8007f10 <rint>
 80072c6:	4622      	mov	r2, r4
 80072c8:	462b      	mov	r3, r5
 80072ca:	ec51 0b10 	vmov	r0, r1, d0
 80072ce:	f7f9 fc1b 	bl	8000b08 <__aeabi_dcmpeq>
 80072d2:	2800      	cmp	r0, #0
 80072d4:	d1df      	bne.n	8007296 <pow+0x222>
 80072d6:	2200      	movs	r2, #0
 80072d8:	4b18      	ldr	r3, [pc, #96]	; (800733c <pow+0x2c8>)
 80072da:	e7da      	b.n	8007292 <pow+0x21e>
 80072dc:	2200      	movs	r2, #0
 80072de:	2300      	movs	r3, #0
 80072e0:	ec51 0b18 	vmov	r0, r1, d8
 80072e4:	f7f9 fc10 	bl	8000b08 <__aeabi_dcmpeq>
 80072e8:	2800      	cmp	r0, #0
 80072ea:	f43f af3a 	beq.w	8007162 <pow+0xee>
 80072ee:	ec47 6b10 	vmov	d0, r6, r7
 80072f2:	f000 fdf8 	bl	8007ee6 <finite>
 80072f6:	2800      	cmp	r0, #0
 80072f8:	f43f af33 	beq.w	8007162 <pow+0xee>
 80072fc:	ec45 4b10 	vmov	d0, r4, r5
 8007300:	f000 fdf1 	bl	8007ee6 <finite>
 8007304:	2800      	cmp	r0, #0
 8007306:	f43f af2c 	beq.w	8007162 <pow+0xee>
 800730a:	2304      	movs	r3, #4
 800730c:	9302      	str	r3, [sp, #8]
 800730e:	4b09      	ldr	r3, [pc, #36]	; (8007334 <pow+0x2c0>)
 8007310:	9303      	str	r3, [sp, #12]
 8007312:	2300      	movs	r3, #0
 8007314:	930a      	str	r3, [sp, #40]	; 0x28
 8007316:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800731a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800731e:	ed8d 9b08 	vstr	d9, [sp, #32]
 8007322:	e7b8      	b.n	8007296 <pow+0x222>
 8007324:	a802      	add	r0, sp, #8
 8007326:	f000 fde6 	bl	8007ef6 <matherr>
 800732a:	2800      	cmp	r0, #0
 800732c:	f47f af11 	bne.w	8007152 <pow+0xde>
 8007330:	e7b5      	b.n	800729e <pow+0x22a>
 8007332:	bf00      	nop
 8007334:	080085ef 	.word	0x080085ef
 8007338:	3ff00000 	.word	0x3ff00000
 800733c:	fff00000 	.word	0xfff00000
 8007340:	3fe00000 	.word	0x3fe00000
 8007344:	47efffff 	.word	0x47efffff
 8007348:	c7efffff 	.word	0xc7efffff
 800734c:	7ff00000 	.word	0x7ff00000
 8007350:	20000084 	.word	0x20000084
 8007354:	00000000 	.word	0x00000000

08007358 <__ieee754_pow>:
 8007358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800735c:	b091      	sub	sp, #68	; 0x44
 800735e:	ed8d 1b00 	vstr	d1, [sp]
 8007362:	e9dd 2900 	ldrd	r2, r9, [sp]
 8007366:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800736a:	ea58 0302 	orrs.w	r3, r8, r2
 800736e:	ec57 6b10 	vmov	r6, r7, d0
 8007372:	f000 84be 	beq.w	8007cf2 <__ieee754_pow+0x99a>
 8007376:	4b7a      	ldr	r3, [pc, #488]	; (8007560 <__ieee754_pow+0x208>)
 8007378:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800737c:	429c      	cmp	r4, r3
 800737e:	463d      	mov	r5, r7
 8007380:	ee10 aa10 	vmov	sl, s0
 8007384:	dc09      	bgt.n	800739a <__ieee754_pow+0x42>
 8007386:	d103      	bne.n	8007390 <__ieee754_pow+0x38>
 8007388:	b93e      	cbnz	r6, 800739a <__ieee754_pow+0x42>
 800738a:	45a0      	cmp	r8, r4
 800738c:	dc0d      	bgt.n	80073aa <__ieee754_pow+0x52>
 800738e:	e001      	b.n	8007394 <__ieee754_pow+0x3c>
 8007390:	4598      	cmp	r8, r3
 8007392:	dc02      	bgt.n	800739a <__ieee754_pow+0x42>
 8007394:	4598      	cmp	r8, r3
 8007396:	d10e      	bne.n	80073b6 <__ieee754_pow+0x5e>
 8007398:	b16a      	cbz	r2, 80073b6 <__ieee754_pow+0x5e>
 800739a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800739e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80073a2:	ea54 030a 	orrs.w	r3, r4, sl
 80073a6:	f000 84a4 	beq.w	8007cf2 <__ieee754_pow+0x99a>
 80073aa:	486e      	ldr	r0, [pc, #440]	; (8007564 <__ieee754_pow+0x20c>)
 80073ac:	b011      	add	sp, #68	; 0x44
 80073ae:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b2:	f000 bda5 	b.w	8007f00 <nan>
 80073b6:	2d00      	cmp	r5, #0
 80073b8:	da53      	bge.n	8007462 <__ieee754_pow+0x10a>
 80073ba:	4b6b      	ldr	r3, [pc, #428]	; (8007568 <__ieee754_pow+0x210>)
 80073bc:	4598      	cmp	r8, r3
 80073be:	dc4d      	bgt.n	800745c <__ieee754_pow+0x104>
 80073c0:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80073c4:	4598      	cmp	r8, r3
 80073c6:	dd4c      	ble.n	8007462 <__ieee754_pow+0x10a>
 80073c8:	ea4f 5328 	mov.w	r3, r8, asr #20
 80073cc:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80073d0:	2b14      	cmp	r3, #20
 80073d2:	dd26      	ble.n	8007422 <__ieee754_pow+0xca>
 80073d4:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80073d8:	fa22 f103 	lsr.w	r1, r2, r3
 80073dc:	fa01 f303 	lsl.w	r3, r1, r3
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d13e      	bne.n	8007462 <__ieee754_pow+0x10a>
 80073e4:	f001 0101 	and.w	r1, r1, #1
 80073e8:	f1c1 0b02 	rsb	fp, r1, #2
 80073ec:	2a00      	cmp	r2, #0
 80073ee:	d15b      	bne.n	80074a8 <__ieee754_pow+0x150>
 80073f0:	4b5b      	ldr	r3, [pc, #364]	; (8007560 <__ieee754_pow+0x208>)
 80073f2:	4598      	cmp	r8, r3
 80073f4:	d124      	bne.n	8007440 <__ieee754_pow+0xe8>
 80073f6:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80073fa:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80073fe:	ea53 030a 	orrs.w	r3, r3, sl
 8007402:	f000 8476 	beq.w	8007cf2 <__ieee754_pow+0x99a>
 8007406:	4b59      	ldr	r3, [pc, #356]	; (800756c <__ieee754_pow+0x214>)
 8007408:	429c      	cmp	r4, r3
 800740a:	dd2d      	ble.n	8007468 <__ieee754_pow+0x110>
 800740c:	f1b9 0f00 	cmp.w	r9, #0
 8007410:	f280 8473 	bge.w	8007cfa <__ieee754_pow+0x9a2>
 8007414:	2000      	movs	r0, #0
 8007416:	2100      	movs	r1, #0
 8007418:	ec41 0b10 	vmov	d0, r0, r1
 800741c:	b011      	add	sp, #68	; 0x44
 800741e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007422:	2a00      	cmp	r2, #0
 8007424:	d13e      	bne.n	80074a4 <__ieee754_pow+0x14c>
 8007426:	f1c3 0314 	rsb	r3, r3, #20
 800742a:	fa48 f103 	asr.w	r1, r8, r3
 800742e:	fa01 f303 	lsl.w	r3, r1, r3
 8007432:	4543      	cmp	r3, r8
 8007434:	f040 8469 	bne.w	8007d0a <__ieee754_pow+0x9b2>
 8007438:	f001 0101 	and.w	r1, r1, #1
 800743c:	f1c1 0b02 	rsb	fp, r1, #2
 8007440:	4b4b      	ldr	r3, [pc, #300]	; (8007570 <__ieee754_pow+0x218>)
 8007442:	4598      	cmp	r8, r3
 8007444:	d118      	bne.n	8007478 <__ieee754_pow+0x120>
 8007446:	f1b9 0f00 	cmp.w	r9, #0
 800744a:	f280 845a 	bge.w	8007d02 <__ieee754_pow+0x9aa>
 800744e:	4948      	ldr	r1, [pc, #288]	; (8007570 <__ieee754_pow+0x218>)
 8007450:	4632      	mov	r2, r6
 8007452:	463b      	mov	r3, r7
 8007454:	2000      	movs	r0, #0
 8007456:	f7f9 fa19 	bl	800088c <__aeabi_ddiv>
 800745a:	e7dd      	b.n	8007418 <__ieee754_pow+0xc0>
 800745c:	f04f 0b02 	mov.w	fp, #2
 8007460:	e7c4      	b.n	80073ec <__ieee754_pow+0x94>
 8007462:	f04f 0b00 	mov.w	fp, #0
 8007466:	e7c1      	b.n	80073ec <__ieee754_pow+0x94>
 8007468:	f1b9 0f00 	cmp.w	r9, #0
 800746c:	dad2      	bge.n	8007414 <__ieee754_pow+0xbc>
 800746e:	e9dd 0300 	ldrd	r0, r3, [sp]
 8007472:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8007476:	e7cf      	b.n	8007418 <__ieee754_pow+0xc0>
 8007478:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800747c:	d106      	bne.n	800748c <__ieee754_pow+0x134>
 800747e:	4632      	mov	r2, r6
 8007480:	463b      	mov	r3, r7
 8007482:	4610      	mov	r0, r2
 8007484:	4619      	mov	r1, r3
 8007486:	f7f9 f8d7 	bl	8000638 <__aeabi_dmul>
 800748a:	e7c5      	b.n	8007418 <__ieee754_pow+0xc0>
 800748c:	4b39      	ldr	r3, [pc, #228]	; (8007574 <__ieee754_pow+0x21c>)
 800748e:	4599      	cmp	r9, r3
 8007490:	d10a      	bne.n	80074a8 <__ieee754_pow+0x150>
 8007492:	2d00      	cmp	r5, #0
 8007494:	db08      	blt.n	80074a8 <__ieee754_pow+0x150>
 8007496:	ec47 6b10 	vmov	d0, r6, r7
 800749a:	b011      	add	sp, #68	; 0x44
 800749c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074a0:	f000 bc68 	b.w	8007d74 <__ieee754_sqrt>
 80074a4:	f04f 0b00 	mov.w	fp, #0
 80074a8:	ec47 6b10 	vmov	d0, r6, r7
 80074ac:	f000 fd12 	bl	8007ed4 <fabs>
 80074b0:	ec51 0b10 	vmov	r0, r1, d0
 80074b4:	f1ba 0f00 	cmp.w	sl, #0
 80074b8:	d127      	bne.n	800750a <__ieee754_pow+0x1b2>
 80074ba:	b124      	cbz	r4, 80074c6 <__ieee754_pow+0x16e>
 80074bc:	4b2c      	ldr	r3, [pc, #176]	; (8007570 <__ieee754_pow+0x218>)
 80074be:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80074c2:	429a      	cmp	r2, r3
 80074c4:	d121      	bne.n	800750a <__ieee754_pow+0x1b2>
 80074c6:	f1b9 0f00 	cmp.w	r9, #0
 80074ca:	da05      	bge.n	80074d8 <__ieee754_pow+0x180>
 80074cc:	4602      	mov	r2, r0
 80074ce:	460b      	mov	r3, r1
 80074d0:	2000      	movs	r0, #0
 80074d2:	4927      	ldr	r1, [pc, #156]	; (8007570 <__ieee754_pow+0x218>)
 80074d4:	f7f9 f9da 	bl	800088c <__aeabi_ddiv>
 80074d8:	2d00      	cmp	r5, #0
 80074da:	da9d      	bge.n	8007418 <__ieee754_pow+0xc0>
 80074dc:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 80074e0:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 80074e4:	ea54 030b 	orrs.w	r3, r4, fp
 80074e8:	d108      	bne.n	80074fc <__ieee754_pow+0x1a4>
 80074ea:	4602      	mov	r2, r0
 80074ec:	460b      	mov	r3, r1
 80074ee:	4610      	mov	r0, r2
 80074f0:	4619      	mov	r1, r3
 80074f2:	f7f8 fee9 	bl	80002c8 <__aeabi_dsub>
 80074f6:	4602      	mov	r2, r0
 80074f8:	460b      	mov	r3, r1
 80074fa:	e7ac      	b.n	8007456 <__ieee754_pow+0xfe>
 80074fc:	f1bb 0f01 	cmp.w	fp, #1
 8007500:	d18a      	bne.n	8007418 <__ieee754_pow+0xc0>
 8007502:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007506:	4619      	mov	r1, r3
 8007508:	e786      	b.n	8007418 <__ieee754_pow+0xc0>
 800750a:	0fed      	lsrs	r5, r5, #31
 800750c:	1e6b      	subs	r3, r5, #1
 800750e:	930d      	str	r3, [sp, #52]	; 0x34
 8007510:	ea5b 0303 	orrs.w	r3, fp, r3
 8007514:	d102      	bne.n	800751c <__ieee754_pow+0x1c4>
 8007516:	4632      	mov	r2, r6
 8007518:	463b      	mov	r3, r7
 800751a:	e7e8      	b.n	80074ee <__ieee754_pow+0x196>
 800751c:	4b16      	ldr	r3, [pc, #88]	; (8007578 <__ieee754_pow+0x220>)
 800751e:	4598      	cmp	r8, r3
 8007520:	f340 80fe 	ble.w	8007720 <__ieee754_pow+0x3c8>
 8007524:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8007528:	4598      	cmp	r8, r3
 800752a:	dd0a      	ble.n	8007542 <__ieee754_pow+0x1ea>
 800752c:	4b0f      	ldr	r3, [pc, #60]	; (800756c <__ieee754_pow+0x214>)
 800752e:	429c      	cmp	r4, r3
 8007530:	dc0d      	bgt.n	800754e <__ieee754_pow+0x1f6>
 8007532:	f1b9 0f00 	cmp.w	r9, #0
 8007536:	f6bf af6d 	bge.w	8007414 <__ieee754_pow+0xbc>
 800753a:	a307      	add	r3, pc, #28	; (adr r3, 8007558 <__ieee754_pow+0x200>)
 800753c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007540:	e79f      	b.n	8007482 <__ieee754_pow+0x12a>
 8007542:	4b0e      	ldr	r3, [pc, #56]	; (800757c <__ieee754_pow+0x224>)
 8007544:	429c      	cmp	r4, r3
 8007546:	ddf4      	ble.n	8007532 <__ieee754_pow+0x1da>
 8007548:	4b09      	ldr	r3, [pc, #36]	; (8007570 <__ieee754_pow+0x218>)
 800754a:	429c      	cmp	r4, r3
 800754c:	dd18      	ble.n	8007580 <__ieee754_pow+0x228>
 800754e:	f1b9 0f00 	cmp.w	r9, #0
 8007552:	dcf2      	bgt.n	800753a <__ieee754_pow+0x1e2>
 8007554:	e75e      	b.n	8007414 <__ieee754_pow+0xbc>
 8007556:	bf00      	nop
 8007558:	8800759c 	.word	0x8800759c
 800755c:	7e37e43c 	.word	0x7e37e43c
 8007560:	7ff00000 	.word	0x7ff00000
 8007564:	080085c1 	.word	0x080085c1
 8007568:	433fffff 	.word	0x433fffff
 800756c:	3fefffff 	.word	0x3fefffff
 8007570:	3ff00000 	.word	0x3ff00000
 8007574:	3fe00000 	.word	0x3fe00000
 8007578:	41e00000 	.word	0x41e00000
 800757c:	3feffffe 	.word	0x3feffffe
 8007580:	2200      	movs	r2, #0
 8007582:	4b63      	ldr	r3, [pc, #396]	; (8007710 <__ieee754_pow+0x3b8>)
 8007584:	f7f8 fea0 	bl	80002c8 <__aeabi_dsub>
 8007588:	a355      	add	r3, pc, #340	; (adr r3, 80076e0 <__ieee754_pow+0x388>)
 800758a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758e:	4604      	mov	r4, r0
 8007590:	460d      	mov	r5, r1
 8007592:	f7f9 f851 	bl	8000638 <__aeabi_dmul>
 8007596:	a354      	add	r3, pc, #336	; (adr r3, 80076e8 <__ieee754_pow+0x390>)
 8007598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800759c:	4606      	mov	r6, r0
 800759e:	460f      	mov	r7, r1
 80075a0:	4620      	mov	r0, r4
 80075a2:	4629      	mov	r1, r5
 80075a4:	f7f9 f848 	bl	8000638 <__aeabi_dmul>
 80075a8:	2200      	movs	r2, #0
 80075aa:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80075ae:	4b59      	ldr	r3, [pc, #356]	; (8007714 <__ieee754_pow+0x3bc>)
 80075b0:	4620      	mov	r0, r4
 80075b2:	4629      	mov	r1, r5
 80075b4:	f7f9 f840 	bl	8000638 <__aeabi_dmul>
 80075b8:	4602      	mov	r2, r0
 80075ba:	460b      	mov	r3, r1
 80075bc:	a14c      	add	r1, pc, #304	; (adr r1, 80076f0 <__ieee754_pow+0x398>)
 80075be:	e9d1 0100 	ldrd	r0, r1, [r1]
 80075c2:	f7f8 fe81 	bl	80002c8 <__aeabi_dsub>
 80075c6:	4622      	mov	r2, r4
 80075c8:	462b      	mov	r3, r5
 80075ca:	f7f9 f835 	bl	8000638 <__aeabi_dmul>
 80075ce:	4602      	mov	r2, r0
 80075d0:	460b      	mov	r3, r1
 80075d2:	2000      	movs	r0, #0
 80075d4:	4950      	ldr	r1, [pc, #320]	; (8007718 <__ieee754_pow+0x3c0>)
 80075d6:	f7f8 fe77 	bl	80002c8 <__aeabi_dsub>
 80075da:	4622      	mov	r2, r4
 80075dc:	462b      	mov	r3, r5
 80075de:	4680      	mov	r8, r0
 80075e0:	4689      	mov	r9, r1
 80075e2:	4620      	mov	r0, r4
 80075e4:	4629      	mov	r1, r5
 80075e6:	f7f9 f827 	bl	8000638 <__aeabi_dmul>
 80075ea:	4602      	mov	r2, r0
 80075ec:	460b      	mov	r3, r1
 80075ee:	4640      	mov	r0, r8
 80075f0:	4649      	mov	r1, r9
 80075f2:	f7f9 f821 	bl	8000638 <__aeabi_dmul>
 80075f6:	a340      	add	r3, pc, #256	; (adr r3, 80076f8 <__ieee754_pow+0x3a0>)
 80075f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075fc:	f7f9 f81c 	bl	8000638 <__aeabi_dmul>
 8007600:	4602      	mov	r2, r0
 8007602:	460b      	mov	r3, r1
 8007604:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007608:	f7f8 fe5e 	bl	80002c8 <__aeabi_dsub>
 800760c:	4602      	mov	r2, r0
 800760e:	460b      	mov	r3, r1
 8007610:	4604      	mov	r4, r0
 8007612:	460d      	mov	r5, r1
 8007614:	4630      	mov	r0, r6
 8007616:	4639      	mov	r1, r7
 8007618:	f7f8 fe58 	bl	80002cc <__adddf3>
 800761c:	2000      	movs	r0, #0
 800761e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007622:	4632      	mov	r2, r6
 8007624:	463b      	mov	r3, r7
 8007626:	f7f8 fe4f 	bl	80002c8 <__aeabi_dsub>
 800762a:	4602      	mov	r2, r0
 800762c:	460b      	mov	r3, r1
 800762e:	4620      	mov	r0, r4
 8007630:	4629      	mov	r1, r5
 8007632:	f7f8 fe49 	bl	80002c8 <__aeabi_dsub>
 8007636:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007638:	f10b 33ff 	add.w	r3, fp, #4294967295
 800763c:	4313      	orrs	r3, r2
 800763e:	4606      	mov	r6, r0
 8007640:	460f      	mov	r7, r1
 8007642:	f040 81eb 	bne.w	8007a1c <__ieee754_pow+0x6c4>
 8007646:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8007700 <__ieee754_pow+0x3a8>
 800764a:	e9dd 4500 	ldrd	r4, r5, [sp]
 800764e:	2400      	movs	r4, #0
 8007650:	4622      	mov	r2, r4
 8007652:	462b      	mov	r3, r5
 8007654:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007658:	ed8d 7b02 	vstr	d7, [sp, #8]
 800765c:	f7f8 fe34 	bl	80002c8 <__aeabi_dsub>
 8007660:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007664:	f7f8 ffe8 	bl	8000638 <__aeabi_dmul>
 8007668:	e9dd 2300 	ldrd	r2, r3, [sp]
 800766c:	4680      	mov	r8, r0
 800766e:	4689      	mov	r9, r1
 8007670:	4630      	mov	r0, r6
 8007672:	4639      	mov	r1, r7
 8007674:	f7f8 ffe0 	bl	8000638 <__aeabi_dmul>
 8007678:	4602      	mov	r2, r0
 800767a:	460b      	mov	r3, r1
 800767c:	4640      	mov	r0, r8
 800767e:	4649      	mov	r1, r9
 8007680:	f7f8 fe24 	bl	80002cc <__adddf3>
 8007684:	4622      	mov	r2, r4
 8007686:	462b      	mov	r3, r5
 8007688:	4680      	mov	r8, r0
 800768a:	4689      	mov	r9, r1
 800768c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007690:	f7f8 ffd2 	bl	8000638 <__aeabi_dmul>
 8007694:	460b      	mov	r3, r1
 8007696:	4604      	mov	r4, r0
 8007698:	460d      	mov	r5, r1
 800769a:	4602      	mov	r2, r0
 800769c:	4649      	mov	r1, r9
 800769e:	4640      	mov	r0, r8
 80076a0:	e9cd 4500 	strd	r4, r5, [sp]
 80076a4:	f7f8 fe12 	bl	80002cc <__adddf3>
 80076a8:	4b1c      	ldr	r3, [pc, #112]	; (800771c <__ieee754_pow+0x3c4>)
 80076aa:	4299      	cmp	r1, r3
 80076ac:	4606      	mov	r6, r0
 80076ae:	460f      	mov	r7, r1
 80076b0:	468b      	mov	fp, r1
 80076b2:	f340 82f7 	ble.w	8007ca4 <__ieee754_pow+0x94c>
 80076b6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80076ba:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80076be:	4303      	orrs	r3, r0
 80076c0:	f000 81ea 	beq.w	8007a98 <__ieee754_pow+0x740>
 80076c4:	a310      	add	r3, pc, #64	; (adr r3, 8007708 <__ieee754_pow+0x3b0>)
 80076c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ca:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80076ce:	f7f8 ffb3 	bl	8000638 <__aeabi_dmul>
 80076d2:	a30d      	add	r3, pc, #52	; (adr r3, 8007708 <__ieee754_pow+0x3b0>)
 80076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d8:	e6d5      	b.n	8007486 <__ieee754_pow+0x12e>
 80076da:	bf00      	nop
 80076dc:	f3af 8000 	nop.w
 80076e0:	60000000 	.word	0x60000000
 80076e4:	3ff71547 	.word	0x3ff71547
 80076e8:	f85ddf44 	.word	0xf85ddf44
 80076ec:	3e54ae0b 	.word	0x3e54ae0b
 80076f0:	55555555 	.word	0x55555555
 80076f4:	3fd55555 	.word	0x3fd55555
 80076f8:	652b82fe 	.word	0x652b82fe
 80076fc:	3ff71547 	.word	0x3ff71547
 8007700:	00000000 	.word	0x00000000
 8007704:	bff00000 	.word	0xbff00000
 8007708:	8800759c 	.word	0x8800759c
 800770c:	7e37e43c 	.word	0x7e37e43c
 8007710:	3ff00000 	.word	0x3ff00000
 8007714:	3fd00000 	.word	0x3fd00000
 8007718:	3fe00000 	.word	0x3fe00000
 800771c:	408fffff 	.word	0x408fffff
 8007720:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007724:	f04f 0200 	mov.w	r2, #0
 8007728:	da05      	bge.n	8007736 <__ieee754_pow+0x3de>
 800772a:	4bd3      	ldr	r3, [pc, #844]	; (8007a78 <__ieee754_pow+0x720>)
 800772c:	f7f8 ff84 	bl	8000638 <__aeabi_dmul>
 8007730:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8007734:	460c      	mov	r4, r1
 8007736:	1523      	asrs	r3, r4, #20
 8007738:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800773c:	4413      	add	r3, r2
 800773e:	9309      	str	r3, [sp, #36]	; 0x24
 8007740:	4bce      	ldr	r3, [pc, #824]	; (8007a7c <__ieee754_pow+0x724>)
 8007742:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8007746:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800774a:	429c      	cmp	r4, r3
 800774c:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8007750:	dd08      	ble.n	8007764 <__ieee754_pow+0x40c>
 8007752:	4bcb      	ldr	r3, [pc, #812]	; (8007a80 <__ieee754_pow+0x728>)
 8007754:	429c      	cmp	r4, r3
 8007756:	f340 815e 	ble.w	8007a16 <__ieee754_pow+0x6be>
 800775a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800775c:	3301      	adds	r3, #1
 800775e:	9309      	str	r3, [sp, #36]	; 0x24
 8007760:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8007764:	f04f 0a00 	mov.w	sl, #0
 8007768:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800776c:	930c      	str	r3, [sp, #48]	; 0x30
 800776e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007770:	4bc4      	ldr	r3, [pc, #784]	; (8007a84 <__ieee754_pow+0x72c>)
 8007772:	4413      	add	r3, r2
 8007774:	ed93 7b00 	vldr	d7, [r3]
 8007778:	4629      	mov	r1, r5
 800777a:	ec53 2b17 	vmov	r2, r3, d7
 800777e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8007782:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007786:	f7f8 fd9f 	bl	80002c8 <__aeabi_dsub>
 800778a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800778e:	4606      	mov	r6, r0
 8007790:	460f      	mov	r7, r1
 8007792:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007796:	f7f8 fd99 	bl	80002cc <__adddf3>
 800779a:	4602      	mov	r2, r0
 800779c:	460b      	mov	r3, r1
 800779e:	2000      	movs	r0, #0
 80077a0:	49b9      	ldr	r1, [pc, #740]	; (8007a88 <__ieee754_pow+0x730>)
 80077a2:	f7f9 f873 	bl	800088c <__aeabi_ddiv>
 80077a6:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 80077aa:	4602      	mov	r2, r0
 80077ac:	460b      	mov	r3, r1
 80077ae:	4630      	mov	r0, r6
 80077b0:	4639      	mov	r1, r7
 80077b2:	f7f8 ff41 	bl	8000638 <__aeabi_dmul>
 80077b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80077ba:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80077be:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80077c2:	2300      	movs	r3, #0
 80077c4:	9302      	str	r3, [sp, #8]
 80077c6:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80077ca:	106d      	asrs	r5, r5, #1
 80077cc:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80077d0:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80077d4:	2200      	movs	r2, #0
 80077d6:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 80077da:	4640      	mov	r0, r8
 80077dc:	4649      	mov	r1, r9
 80077de:	4614      	mov	r4, r2
 80077e0:	461d      	mov	r5, r3
 80077e2:	f7f8 ff29 	bl	8000638 <__aeabi_dmul>
 80077e6:	4602      	mov	r2, r0
 80077e8:	460b      	mov	r3, r1
 80077ea:	4630      	mov	r0, r6
 80077ec:	4639      	mov	r1, r7
 80077ee:	f7f8 fd6b 	bl	80002c8 <__aeabi_dsub>
 80077f2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80077f6:	4606      	mov	r6, r0
 80077f8:	460f      	mov	r7, r1
 80077fa:	4620      	mov	r0, r4
 80077fc:	4629      	mov	r1, r5
 80077fe:	f7f8 fd63 	bl	80002c8 <__aeabi_dsub>
 8007802:	4602      	mov	r2, r0
 8007804:	460b      	mov	r3, r1
 8007806:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800780a:	f7f8 fd5d 	bl	80002c8 <__aeabi_dsub>
 800780e:	4642      	mov	r2, r8
 8007810:	464b      	mov	r3, r9
 8007812:	f7f8 ff11 	bl	8000638 <__aeabi_dmul>
 8007816:	4602      	mov	r2, r0
 8007818:	460b      	mov	r3, r1
 800781a:	4630      	mov	r0, r6
 800781c:	4639      	mov	r1, r7
 800781e:	f7f8 fd53 	bl	80002c8 <__aeabi_dsub>
 8007822:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007826:	f7f8 ff07 	bl	8000638 <__aeabi_dmul>
 800782a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800782e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007832:	4610      	mov	r0, r2
 8007834:	4619      	mov	r1, r3
 8007836:	f7f8 feff 	bl	8000638 <__aeabi_dmul>
 800783a:	a37b      	add	r3, pc, #492	; (adr r3, 8007a28 <__ieee754_pow+0x6d0>)
 800783c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007840:	4604      	mov	r4, r0
 8007842:	460d      	mov	r5, r1
 8007844:	f7f8 fef8 	bl	8000638 <__aeabi_dmul>
 8007848:	a379      	add	r3, pc, #484	; (adr r3, 8007a30 <__ieee754_pow+0x6d8>)
 800784a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784e:	f7f8 fd3d 	bl	80002cc <__adddf3>
 8007852:	4622      	mov	r2, r4
 8007854:	462b      	mov	r3, r5
 8007856:	f7f8 feef 	bl	8000638 <__aeabi_dmul>
 800785a:	a377      	add	r3, pc, #476	; (adr r3, 8007a38 <__ieee754_pow+0x6e0>)
 800785c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007860:	f7f8 fd34 	bl	80002cc <__adddf3>
 8007864:	4622      	mov	r2, r4
 8007866:	462b      	mov	r3, r5
 8007868:	f7f8 fee6 	bl	8000638 <__aeabi_dmul>
 800786c:	a374      	add	r3, pc, #464	; (adr r3, 8007a40 <__ieee754_pow+0x6e8>)
 800786e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007872:	f7f8 fd2b 	bl	80002cc <__adddf3>
 8007876:	4622      	mov	r2, r4
 8007878:	462b      	mov	r3, r5
 800787a:	f7f8 fedd 	bl	8000638 <__aeabi_dmul>
 800787e:	a372      	add	r3, pc, #456	; (adr r3, 8007a48 <__ieee754_pow+0x6f0>)
 8007880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007884:	f7f8 fd22 	bl	80002cc <__adddf3>
 8007888:	4622      	mov	r2, r4
 800788a:	462b      	mov	r3, r5
 800788c:	f7f8 fed4 	bl	8000638 <__aeabi_dmul>
 8007890:	a36f      	add	r3, pc, #444	; (adr r3, 8007a50 <__ieee754_pow+0x6f8>)
 8007892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007896:	f7f8 fd19 	bl	80002cc <__adddf3>
 800789a:	4622      	mov	r2, r4
 800789c:	4606      	mov	r6, r0
 800789e:	460f      	mov	r7, r1
 80078a0:	462b      	mov	r3, r5
 80078a2:	4620      	mov	r0, r4
 80078a4:	4629      	mov	r1, r5
 80078a6:	f7f8 fec7 	bl	8000638 <__aeabi_dmul>
 80078aa:	4602      	mov	r2, r0
 80078ac:	460b      	mov	r3, r1
 80078ae:	4630      	mov	r0, r6
 80078b0:	4639      	mov	r1, r7
 80078b2:	f7f8 fec1 	bl	8000638 <__aeabi_dmul>
 80078b6:	4642      	mov	r2, r8
 80078b8:	4604      	mov	r4, r0
 80078ba:	460d      	mov	r5, r1
 80078bc:	464b      	mov	r3, r9
 80078be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078c2:	f7f8 fd03 	bl	80002cc <__adddf3>
 80078c6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80078ca:	f7f8 feb5 	bl	8000638 <__aeabi_dmul>
 80078ce:	4622      	mov	r2, r4
 80078d0:	462b      	mov	r3, r5
 80078d2:	f7f8 fcfb 	bl	80002cc <__adddf3>
 80078d6:	4642      	mov	r2, r8
 80078d8:	4606      	mov	r6, r0
 80078da:	460f      	mov	r7, r1
 80078dc:	464b      	mov	r3, r9
 80078de:	4640      	mov	r0, r8
 80078e0:	4649      	mov	r1, r9
 80078e2:	f7f8 fea9 	bl	8000638 <__aeabi_dmul>
 80078e6:	2200      	movs	r2, #0
 80078e8:	4b68      	ldr	r3, [pc, #416]	; (8007a8c <__ieee754_pow+0x734>)
 80078ea:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80078ee:	f7f8 fced 	bl	80002cc <__adddf3>
 80078f2:	4632      	mov	r2, r6
 80078f4:	463b      	mov	r3, r7
 80078f6:	f7f8 fce9 	bl	80002cc <__adddf3>
 80078fa:	9802      	ldr	r0, [sp, #8]
 80078fc:	460d      	mov	r5, r1
 80078fe:	4604      	mov	r4, r0
 8007900:	4602      	mov	r2, r0
 8007902:	460b      	mov	r3, r1
 8007904:	4640      	mov	r0, r8
 8007906:	4649      	mov	r1, r9
 8007908:	f7f8 fe96 	bl	8000638 <__aeabi_dmul>
 800790c:	2200      	movs	r2, #0
 800790e:	4680      	mov	r8, r0
 8007910:	4689      	mov	r9, r1
 8007912:	4b5e      	ldr	r3, [pc, #376]	; (8007a8c <__ieee754_pow+0x734>)
 8007914:	4620      	mov	r0, r4
 8007916:	4629      	mov	r1, r5
 8007918:	f7f8 fcd6 	bl	80002c8 <__aeabi_dsub>
 800791c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007920:	f7f8 fcd2 	bl	80002c8 <__aeabi_dsub>
 8007924:	4602      	mov	r2, r0
 8007926:	460b      	mov	r3, r1
 8007928:	4630      	mov	r0, r6
 800792a:	4639      	mov	r1, r7
 800792c:	f7f8 fccc 	bl	80002c8 <__aeabi_dsub>
 8007930:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007934:	f7f8 fe80 	bl	8000638 <__aeabi_dmul>
 8007938:	4622      	mov	r2, r4
 800793a:	4606      	mov	r6, r0
 800793c:	460f      	mov	r7, r1
 800793e:	462b      	mov	r3, r5
 8007940:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007944:	f7f8 fe78 	bl	8000638 <__aeabi_dmul>
 8007948:	4602      	mov	r2, r0
 800794a:	460b      	mov	r3, r1
 800794c:	4630      	mov	r0, r6
 800794e:	4639      	mov	r1, r7
 8007950:	f7f8 fcbc 	bl	80002cc <__adddf3>
 8007954:	4606      	mov	r6, r0
 8007956:	460f      	mov	r7, r1
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	4640      	mov	r0, r8
 800795e:	4649      	mov	r1, r9
 8007960:	f7f8 fcb4 	bl	80002cc <__adddf3>
 8007964:	9802      	ldr	r0, [sp, #8]
 8007966:	a33c      	add	r3, pc, #240	; (adr r3, 8007a58 <__ieee754_pow+0x700>)
 8007968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800796c:	4604      	mov	r4, r0
 800796e:	460d      	mov	r5, r1
 8007970:	f7f8 fe62 	bl	8000638 <__aeabi_dmul>
 8007974:	4642      	mov	r2, r8
 8007976:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800797a:	464b      	mov	r3, r9
 800797c:	4620      	mov	r0, r4
 800797e:	4629      	mov	r1, r5
 8007980:	f7f8 fca2 	bl	80002c8 <__aeabi_dsub>
 8007984:	4602      	mov	r2, r0
 8007986:	460b      	mov	r3, r1
 8007988:	4630      	mov	r0, r6
 800798a:	4639      	mov	r1, r7
 800798c:	f7f8 fc9c 	bl	80002c8 <__aeabi_dsub>
 8007990:	a333      	add	r3, pc, #204	; (adr r3, 8007a60 <__ieee754_pow+0x708>)
 8007992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007996:	f7f8 fe4f 	bl	8000638 <__aeabi_dmul>
 800799a:	a333      	add	r3, pc, #204	; (adr r3, 8007a68 <__ieee754_pow+0x710>)
 800799c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079a0:	4606      	mov	r6, r0
 80079a2:	460f      	mov	r7, r1
 80079a4:	4620      	mov	r0, r4
 80079a6:	4629      	mov	r1, r5
 80079a8:	f7f8 fe46 	bl	8000638 <__aeabi_dmul>
 80079ac:	4602      	mov	r2, r0
 80079ae:	460b      	mov	r3, r1
 80079b0:	4630      	mov	r0, r6
 80079b2:	4639      	mov	r1, r7
 80079b4:	f7f8 fc8a 	bl	80002cc <__adddf3>
 80079b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079ba:	4b35      	ldr	r3, [pc, #212]	; (8007a90 <__ieee754_pow+0x738>)
 80079bc:	4413      	add	r3, r2
 80079be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079c2:	f7f8 fc83 	bl	80002cc <__adddf3>
 80079c6:	4604      	mov	r4, r0
 80079c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80079ca:	460d      	mov	r5, r1
 80079cc:	f7f8 fdca 	bl	8000564 <__aeabi_i2d>
 80079d0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80079d2:	4b30      	ldr	r3, [pc, #192]	; (8007a94 <__ieee754_pow+0x73c>)
 80079d4:	4413      	add	r3, r2
 80079d6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80079da:	4606      	mov	r6, r0
 80079dc:	460f      	mov	r7, r1
 80079de:	4622      	mov	r2, r4
 80079e0:	462b      	mov	r3, r5
 80079e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80079e6:	f7f8 fc71 	bl	80002cc <__adddf3>
 80079ea:	4642      	mov	r2, r8
 80079ec:	464b      	mov	r3, r9
 80079ee:	f7f8 fc6d 	bl	80002cc <__adddf3>
 80079f2:	4632      	mov	r2, r6
 80079f4:	463b      	mov	r3, r7
 80079f6:	f7f8 fc69 	bl	80002cc <__adddf3>
 80079fa:	9802      	ldr	r0, [sp, #8]
 80079fc:	4632      	mov	r2, r6
 80079fe:	463b      	mov	r3, r7
 8007a00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a04:	f7f8 fc60 	bl	80002c8 <__aeabi_dsub>
 8007a08:	4642      	mov	r2, r8
 8007a0a:	464b      	mov	r3, r9
 8007a0c:	f7f8 fc5c 	bl	80002c8 <__aeabi_dsub>
 8007a10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007a14:	e607      	b.n	8007626 <__ieee754_pow+0x2ce>
 8007a16:	f04f 0a01 	mov.w	sl, #1
 8007a1a:	e6a5      	b.n	8007768 <__ieee754_pow+0x410>
 8007a1c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8007a70 <__ieee754_pow+0x718>
 8007a20:	e613      	b.n	800764a <__ieee754_pow+0x2f2>
 8007a22:	bf00      	nop
 8007a24:	f3af 8000 	nop.w
 8007a28:	4a454eef 	.word	0x4a454eef
 8007a2c:	3fca7e28 	.word	0x3fca7e28
 8007a30:	93c9db65 	.word	0x93c9db65
 8007a34:	3fcd864a 	.word	0x3fcd864a
 8007a38:	a91d4101 	.word	0xa91d4101
 8007a3c:	3fd17460 	.word	0x3fd17460
 8007a40:	518f264d 	.word	0x518f264d
 8007a44:	3fd55555 	.word	0x3fd55555
 8007a48:	db6fabff 	.word	0xdb6fabff
 8007a4c:	3fdb6db6 	.word	0x3fdb6db6
 8007a50:	33333303 	.word	0x33333303
 8007a54:	3fe33333 	.word	0x3fe33333
 8007a58:	e0000000 	.word	0xe0000000
 8007a5c:	3feec709 	.word	0x3feec709
 8007a60:	dc3a03fd 	.word	0xdc3a03fd
 8007a64:	3feec709 	.word	0x3feec709
 8007a68:	145b01f5 	.word	0x145b01f5
 8007a6c:	be3e2fe0 	.word	0xbe3e2fe0
 8007a70:	00000000 	.word	0x00000000
 8007a74:	3ff00000 	.word	0x3ff00000
 8007a78:	43400000 	.word	0x43400000
 8007a7c:	0003988e 	.word	0x0003988e
 8007a80:	000bb679 	.word	0x000bb679
 8007a84:	080085f8 	.word	0x080085f8
 8007a88:	3ff00000 	.word	0x3ff00000
 8007a8c:	40080000 	.word	0x40080000
 8007a90:	08008618 	.word	0x08008618
 8007a94:	08008608 	.word	0x08008608
 8007a98:	a3b4      	add	r3, pc, #720	; (adr r3, 8007d6c <__ieee754_pow+0xa14>)
 8007a9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9e:	4640      	mov	r0, r8
 8007aa0:	4649      	mov	r1, r9
 8007aa2:	f7f8 fc13 	bl	80002cc <__adddf3>
 8007aa6:	4622      	mov	r2, r4
 8007aa8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007aac:	462b      	mov	r3, r5
 8007aae:	4630      	mov	r0, r6
 8007ab0:	4639      	mov	r1, r7
 8007ab2:	f7f8 fc09 	bl	80002c8 <__aeabi_dsub>
 8007ab6:	4602      	mov	r2, r0
 8007ab8:	460b      	mov	r3, r1
 8007aba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007abe:	f7f9 f84b 	bl	8000b58 <__aeabi_dcmpgt>
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	f47f adfe 	bne.w	80076c4 <__ieee754_pow+0x36c>
 8007ac8:	4aa3      	ldr	r2, [pc, #652]	; (8007d58 <__ieee754_pow+0xa00>)
 8007aca:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	f340 810a 	ble.w	8007ce8 <__ieee754_pow+0x990>
 8007ad4:	151b      	asrs	r3, r3, #20
 8007ad6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8007ada:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8007ade:	fa4a f303 	asr.w	r3, sl, r3
 8007ae2:	445b      	add	r3, fp
 8007ae4:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8007ae8:	4e9c      	ldr	r6, [pc, #624]	; (8007d5c <__ieee754_pow+0xa04>)
 8007aea:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8007aee:	4116      	asrs	r6, r2
 8007af0:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8007af4:	2000      	movs	r0, #0
 8007af6:	ea23 0106 	bic.w	r1, r3, r6
 8007afa:	f1c2 0214 	rsb	r2, r2, #20
 8007afe:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8007b02:	fa4a fa02 	asr.w	sl, sl, r2
 8007b06:	f1bb 0f00 	cmp.w	fp, #0
 8007b0a:	4602      	mov	r2, r0
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	4620      	mov	r0, r4
 8007b10:	4629      	mov	r1, r5
 8007b12:	bfb8      	it	lt
 8007b14:	f1ca 0a00 	rsblt	sl, sl, #0
 8007b18:	f7f8 fbd6 	bl	80002c8 <__aeabi_dsub>
 8007b1c:	e9cd 0100 	strd	r0, r1, [sp]
 8007b20:	4642      	mov	r2, r8
 8007b22:	464b      	mov	r3, r9
 8007b24:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b28:	f7f8 fbd0 	bl	80002cc <__adddf3>
 8007b2c:	2000      	movs	r0, #0
 8007b2e:	a378      	add	r3, pc, #480	; (adr r3, 8007d10 <__ieee754_pow+0x9b8>)
 8007b30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b34:	4604      	mov	r4, r0
 8007b36:	460d      	mov	r5, r1
 8007b38:	f7f8 fd7e 	bl	8000638 <__aeabi_dmul>
 8007b3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b40:	4606      	mov	r6, r0
 8007b42:	460f      	mov	r7, r1
 8007b44:	4620      	mov	r0, r4
 8007b46:	4629      	mov	r1, r5
 8007b48:	f7f8 fbbe 	bl	80002c8 <__aeabi_dsub>
 8007b4c:	4602      	mov	r2, r0
 8007b4e:	460b      	mov	r3, r1
 8007b50:	4640      	mov	r0, r8
 8007b52:	4649      	mov	r1, r9
 8007b54:	f7f8 fbb8 	bl	80002c8 <__aeabi_dsub>
 8007b58:	a36f      	add	r3, pc, #444	; (adr r3, 8007d18 <__ieee754_pow+0x9c0>)
 8007b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b5e:	f7f8 fd6b 	bl	8000638 <__aeabi_dmul>
 8007b62:	a36f      	add	r3, pc, #444	; (adr r3, 8007d20 <__ieee754_pow+0x9c8>)
 8007b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b68:	4680      	mov	r8, r0
 8007b6a:	4689      	mov	r9, r1
 8007b6c:	4620      	mov	r0, r4
 8007b6e:	4629      	mov	r1, r5
 8007b70:	f7f8 fd62 	bl	8000638 <__aeabi_dmul>
 8007b74:	4602      	mov	r2, r0
 8007b76:	460b      	mov	r3, r1
 8007b78:	4640      	mov	r0, r8
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	f7f8 fba6 	bl	80002cc <__adddf3>
 8007b80:	4604      	mov	r4, r0
 8007b82:	460d      	mov	r5, r1
 8007b84:	4602      	mov	r2, r0
 8007b86:	460b      	mov	r3, r1
 8007b88:	4630      	mov	r0, r6
 8007b8a:	4639      	mov	r1, r7
 8007b8c:	f7f8 fb9e 	bl	80002cc <__adddf3>
 8007b90:	4632      	mov	r2, r6
 8007b92:	463b      	mov	r3, r7
 8007b94:	4680      	mov	r8, r0
 8007b96:	4689      	mov	r9, r1
 8007b98:	f7f8 fb96 	bl	80002c8 <__aeabi_dsub>
 8007b9c:	4602      	mov	r2, r0
 8007b9e:	460b      	mov	r3, r1
 8007ba0:	4620      	mov	r0, r4
 8007ba2:	4629      	mov	r1, r5
 8007ba4:	f7f8 fb90 	bl	80002c8 <__aeabi_dsub>
 8007ba8:	4642      	mov	r2, r8
 8007baa:	4606      	mov	r6, r0
 8007bac:	460f      	mov	r7, r1
 8007bae:	464b      	mov	r3, r9
 8007bb0:	4640      	mov	r0, r8
 8007bb2:	4649      	mov	r1, r9
 8007bb4:	f7f8 fd40 	bl	8000638 <__aeabi_dmul>
 8007bb8:	a35b      	add	r3, pc, #364	; (adr r3, 8007d28 <__ieee754_pow+0x9d0>)
 8007bba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bbe:	4604      	mov	r4, r0
 8007bc0:	460d      	mov	r5, r1
 8007bc2:	f7f8 fd39 	bl	8000638 <__aeabi_dmul>
 8007bc6:	a35a      	add	r3, pc, #360	; (adr r3, 8007d30 <__ieee754_pow+0x9d8>)
 8007bc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bcc:	f7f8 fb7c 	bl	80002c8 <__aeabi_dsub>
 8007bd0:	4622      	mov	r2, r4
 8007bd2:	462b      	mov	r3, r5
 8007bd4:	f7f8 fd30 	bl	8000638 <__aeabi_dmul>
 8007bd8:	a357      	add	r3, pc, #348	; (adr r3, 8007d38 <__ieee754_pow+0x9e0>)
 8007bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bde:	f7f8 fb75 	bl	80002cc <__adddf3>
 8007be2:	4622      	mov	r2, r4
 8007be4:	462b      	mov	r3, r5
 8007be6:	f7f8 fd27 	bl	8000638 <__aeabi_dmul>
 8007bea:	a355      	add	r3, pc, #340	; (adr r3, 8007d40 <__ieee754_pow+0x9e8>)
 8007bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bf0:	f7f8 fb6a 	bl	80002c8 <__aeabi_dsub>
 8007bf4:	4622      	mov	r2, r4
 8007bf6:	462b      	mov	r3, r5
 8007bf8:	f7f8 fd1e 	bl	8000638 <__aeabi_dmul>
 8007bfc:	a352      	add	r3, pc, #328	; (adr r3, 8007d48 <__ieee754_pow+0x9f0>)
 8007bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c02:	f7f8 fb63 	bl	80002cc <__adddf3>
 8007c06:	4622      	mov	r2, r4
 8007c08:	462b      	mov	r3, r5
 8007c0a:	f7f8 fd15 	bl	8000638 <__aeabi_dmul>
 8007c0e:	4602      	mov	r2, r0
 8007c10:	460b      	mov	r3, r1
 8007c12:	4640      	mov	r0, r8
 8007c14:	4649      	mov	r1, r9
 8007c16:	f7f8 fb57 	bl	80002c8 <__aeabi_dsub>
 8007c1a:	4604      	mov	r4, r0
 8007c1c:	460d      	mov	r5, r1
 8007c1e:	4602      	mov	r2, r0
 8007c20:	460b      	mov	r3, r1
 8007c22:	4640      	mov	r0, r8
 8007c24:	4649      	mov	r1, r9
 8007c26:	f7f8 fd07 	bl	8000638 <__aeabi_dmul>
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	e9cd 0100 	strd	r0, r1, [sp]
 8007c30:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c34:	4620      	mov	r0, r4
 8007c36:	4629      	mov	r1, r5
 8007c38:	f7f8 fb46 	bl	80002c8 <__aeabi_dsub>
 8007c3c:	4602      	mov	r2, r0
 8007c3e:	460b      	mov	r3, r1
 8007c40:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007c44:	f7f8 fe22 	bl	800088c <__aeabi_ddiv>
 8007c48:	4632      	mov	r2, r6
 8007c4a:	4604      	mov	r4, r0
 8007c4c:	460d      	mov	r5, r1
 8007c4e:	463b      	mov	r3, r7
 8007c50:	4640      	mov	r0, r8
 8007c52:	4649      	mov	r1, r9
 8007c54:	f7f8 fcf0 	bl	8000638 <__aeabi_dmul>
 8007c58:	4632      	mov	r2, r6
 8007c5a:	463b      	mov	r3, r7
 8007c5c:	f7f8 fb36 	bl	80002cc <__adddf3>
 8007c60:	4602      	mov	r2, r0
 8007c62:	460b      	mov	r3, r1
 8007c64:	4620      	mov	r0, r4
 8007c66:	4629      	mov	r1, r5
 8007c68:	f7f8 fb2e 	bl	80002c8 <__aeabi_dsub>
 8007c6c:	4642      	mov	r2, r8
 8007c6e:	464b      	mov	r3, r9
 8007c70:	f7f8 fb2a 	bl	80002c8 <__aeabi_dsub>
 8007c74:	4602      	mov	r2, r0
 8007c76:	460b      	mov	r3, r1
 8007c78:	2000      	movs	r0, #0
 8007c7a:	4939      	ldr	r1, [pc, #228]	; (8007d60 <__ieee754_pow+0xa08>)
 8007c7c:	f7f8 fb24 	bl	80002c8 <__aeabi_dsub>
 8007c80:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8007c84:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8007c88:	4602      	mov	r2, r0
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	da2f      	bge.n	8007cee <__ieee754_pow+0x996>
 8007c8e:	4650      	mov	r0, sl
 8007c90:	ec43 2b10 	vmov	d0, r2, r3
 8007c94:	f000 f9c0 	bl	8008018 <scalbn>
 8007c98:	ec51 0b10 	vmov	r0, r1, d0
 8007c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ca0:	f7ff bbf1 	b.w	8007486 <__ieee754_pow+0x12e>
 8007ca4:	4b2f      	ldr	r3, [pc, #188]	; (8007d64 <__ieee754_pow+0xa0c>)
 8007ca6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007caa:	429e      	cmp	r6, r3
 8007cac:	f77f af0c 	ble.w	8007ac8 <__ieee754_pow+0x770>
 8007cb0:	4b2d      	ldr	r3, [pc, #180]	; (8007d68 <__ieee754_pow+0xa10>)
 8007cb2:	440b      	add	r3, r1
 8007cb4:	4303      	orrs	r3, r0
 8007cb6:	d00b      	beq.n	8007cd0 <__ieee754_pow+0x978>
 8007cb8:	a325      	add	r3, pc, #148	; (adr r3, 8007d50 <__ieee754_pow+0x9f8>)
 8007cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cc2:	f7f8 fcb9 	bl	8000638 <__aeabi_dmul>
 8007cc6:	a322      	add	r3, pc, #136	; (adr r3, 8007d50 <__ieee754_pow+0x9f8>)
 8007cc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ccc:	f7ff bbdb 	b.w	8007486 <__ieee754_pow+0x12e>
 8007cd0:	4622      	mov	r2, r4
 8007cd2:	462b      	mov	r3, r5
 8007cd4:	f7f8 faf8 	bl	80002c8 <__aeabi_dsub>
 8007cd8:	4642      	mov	r2, r8
 8007cda:	464b      	mov	r3, r9
 8007cdc:	f7f8 ff32 	bl	8000b44 <__aeabi_dcmpge>
 8007ce0:	2800      	cmp	r0, #0
 8007ce2:	f43f aef1 	beq.w	8007ac8 <__ieee754_pow+0x770>
 8007ce6:	e7e7      	b.n	8007cb8 <__ieee754_pow+0x960>
 8007ce8:	f04f 0a00 	mov.w	sl, #0
 8007cec:	e718      	b.n	8007b20 <__ieee754_pow+0x7c8>
 8007cee:	4621      	mov	r1, r4
 8007cf0:	e7d4      	b.n	8007c9c <__ieee754_pow+0x944>
 8007cf2:	2000      	movs	r0, #0
 8007cf4:	491a      	ldr	r1, [pc, #104]	; (8007d60 <__ieee754_pow+0xa08>)
 8007cf6:	f7ff bb8f 	b.w	8007418 <__ieee754_pow+0xc0>
 8007cfa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007cfe:	f7ff bb8b 	b.w	8007418 <__ieee754_pow+0xc0>
 8007d02:	4630      	mov	r0, r6
 8007d04:	4639      	mov	r1, r7
 8007d06:	f7ff bb87 	b.w	8007418 <__ieee754_pow+0xc0>
 8007d0a:	4693      	mov	fp, r2
 8007d0c:	f7ff bb98 	b.w	8007440 <__ieee754_pow+0xe8>
 8007d10:	00000000 	.word	0x00000000
 8007d14:	3fe62e43 	.word	0x3fe62e43
 8007d18:	fefa39ef 	.word	0xfefa39ef
 8007d1c:	3fe62e42 	.word	0x3fe62e42
 8007d20:	0ca86c39 	.word	0x0ca86c39
 8007d24:	be205c61 	.word	0xbe205c61
 8007d28:	72bea4d0 	.word	0x72bea4d0
 8007d2c:	3e663769 	.word	0x3e663769
 8007d30:	c5d26bf1 	.word	0xc5d26bf1
 8007d34:	3ebbbd41 	.word	0x3ebbbd41
 8007d38:	af25de2c 	.word	0xaf25de2c
 8007d3c:	3f11566a 	.word	0x3f11566a
 8007d40:	16bebd93 	.word	0x16bebd93
 8007d44:	3f66c16c 	.word	0x3f66c16c
 8007d48:	5555553e 	.word	0x5555553e
 8007d4c:	3fc55555 	.word	0x3fc55555
 8007d50:	c2f8f359 	.word	0xc2f8f359
 8007d54:	01a56e1f 	.word	0x01a56e1f
 8007d58:	3fe00000 	.word	0x3fe00000
 8007d5c:	000fffff 	.word	0x000fffff
 8007d60:	3ff00000 	.word	0x3ff00000
 8007d64:	4090cbff 	.word	0x4090cbff
 8007d68:	3f6f3400 	.word	0x3f6f3400
 8007d6c:	652b82fe 	.word	0x652b82fe
 8007d70:	3c971547 	.word	0x3c971547

08007d74 <__ieee754_sqrt>:
 8007d74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007d78:	4955      	ldr	r1, [pc, #340]	; (8007ed0 <__ieee754_sqrt+0x15c>)
 8007d7a:	ec55 4b10 	vmov	r4, r5, d0
 8007d7e:	43a9      	bics	r1, r5
 8007d80:	462b      	mov	r3, r5
 8007d82:	462a      	mov	r2, r5
 8007d84:	d112      	bne.n	8007dac <__ieee754_sqrt+0x38>
 8007d86:	ee10 2a10 	vmov	r2, s0
 8007d8a:	ee10 0a10 	vmov	r0, s0
 8007d8e:	4629      	mov	r1, r5
 8007d90:	f7f8 fc52 	bl	8000638 <__aeabi_dmul>
 8007d94:	4602      	mov	r2, r0
 8007d96:	460b      	mov	r3, r1
 8007d98:	4620      	mov	r0, r4
 8007d9a:	4629      	mov	r1, r5
 8007d9c:	f7f8 fa96 	bl	80002cc <__adddf3>
 8007da0:	4604      	mov	r4, r0
 8007da2:	460d      	mov	r5, r1
 8007da4:	ec45 4b10 	vmov	d0, r4, r5
 8007da8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dac:	2d00      	cmp	r5, #0
 8007dae:	ee10 0a10 	vmov	r0, s0
 8007db2:	4621      	mov	r1, r4
 8007db4:	dc0f      	bgt.n	8007dd6 <__ieee754_sqrt+0x62>
 8007db6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8007dba:	4330      	orrs	r0, r6
 8007dbc:	d0f2      	beq.n	8007da4 <__ieee754_sqrt+0x30>
 8007dbe:	b155      	cbz	r5, 8007dd6 <__ieee754_sqrt+0x62>
 8007dc0:	ee10 2a10 	vmov	r2, s0
 8007dc4:	4620      	mov	r0, r4
 8007dc6:	4629      	mov	r1, r5
 8007dc8:	f7f8 fa7e 	bl	80002c8 <__aeabi_dsub>
 8007dcc:	4602      	mov	r2, r0
 8007dce:	460b      	mov	r3, r1
 8007dd0:	f7f8 fd5c 	bl	800088c <__aeabi_ddiv>
 8007dd4:	e7e4      	b.n	8007da0 <__ieee754_sqrt+0x2c>
 8007dd6:	151b      	asrs	r3, r3, #20
 8007dd8:	d073      	beq.n	8007ec2 <__ieee754_sqrt+0x14e>
 8007dda:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8007dde:	07dd      	lsls	r5, r3, #31
 8007de0:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8007de4:	bf48      	it	mi
 8007de6:	0fc8      	lsrmi	r0, r1, #31
 8007de8:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8007dec:	bf44      	itt	mi
 8007dee:	0049      	lslmi	r1, r1, #1
 8007df0:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8007df4:	2500      	movs	r5, #0
 8007df6:	1058      	asrs	r0, r3, #1
 8007df8:	0fcb      	lsrs	r3, r1, #31
 8007dfa:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8007dfe:	0049      	lsls	r1, r1, #1
 8007e00:	2316      	movs	r3, #22
 8007e02:	462c      	mov	r4, r5
 8007e04:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8007e08:	19a7      	adds	r7, r4, r6
 8007e0a:	4297      	cmp	r7, r2
 8007e0c:	bfde      	ittt	le
 8007e0e:	19bc      	addle	r4, r7, r6
 8007e10:	1bd2      	suble	r2, r2, r7
 8007e12:	19ad      	addle	r5, r5, r6
 8007e14:	0fcf      	lsrs	r7, r1, #31
 8007e16:	3b01      	subs	r3, #1
 8007e18:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8007e1c:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007e20:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007e24:	d1f0      	bne.n	8007e08 <__ieee754_sqrt+0x94>
 8007e26:	f04f 0c20 	mov.w	ip, #32
 8007e2a:	469e      	mov	lr, r3
 8007e2c:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8007e30:	42a2      	cmp	r2, r4
 8007e32:	eb06 070e 	add.w	r7, r6, lr
 8007e36:	dc02      	bgt.n	8007e3e <__ieee754_sqrt+0xca>
 8007e38:	d112      	bne.n	8007e60 <__ieee754_sqrt+0xec>
 8007e3a:	428f      	cmp	r7, r1
 8007e3c:	d810      	bhi.n	8007e60 <__ieee754_sqrt+0xec>
 8007e3e:	2f00      	cmp	r7, #0
 8007e40:	eb07 0e06 	add.w	lr, r7, r6
 8007e44:	da42      	bge.n	8007ecc <__ieee754_sqrt+0x158>
 8007e46:	f1be 0f00 	cmp.w	lr, #0
 8007e4a:	db3f      	blt.n	8007ecc <__ieee754_sqrt+0x158>
 8007e4c:	f104 0801 	add.w	r8, r4, #1
 8007e50:	1b12      	subs	r2, r2, r4
 8007e52:	428f      	cmp	r7, r1
 8007e54:	bf88      	it	hi
 8007e56:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8007e5a:	1bc9      	subs	r1, r1, r7
 8007e5c:	4433      	add	r3, r6
 8007e5e:	4644      	mov	r4, r8
 8007e60:	0052      	lsls	r2, r2, #1
 8007e62:	f1bc 0c01 	subs.w	ip, ip, #1
 8007e66:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8007e6a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8007e6e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8007e72:	d1dd      	bne.n	8007e30 <__ieee754_sqrt+0xbc>
 8007e74:	430a      	orrs	r2, r1
 8007e76:	d006      	beq.n	8007e86 <__ieee754_sqrt+0x112>
 8007e78:	1c5c      	adds	r4, r3, #1
 8007e7a:	bf13      	iteet	ne
 8007e7c:	3301      	addne	r3, #1
 8007e7e:	3501      	addeq	r5, #1
 8007e80:	4663      	moveq	r3, ip
 8007e82:	f023 0301 	bicne.w	r3, r3, #1
 8007e86:	106a      	asrs	r2, r5, #1
 8007e88:	085b      	lsrs	r3, r3, #1
 8007e8a:	07e9      	lsls	r1, r5, #31
 8007e8c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8007e90:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8007e94:	bf48      	it	mi
 8007e96:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8007e9a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8007e9e:	461c      	mov	r4, r3
 8007ea0:	e780      	b.n	8007da4 <__ieee754_sqrt+0x30>
 8007ea2:	0aca      	lsrs	r2, r1, #11
 8007ea4:	3815      	subs	r0, #21
 8007ea6:	0549      	lsls	r1, r1, #21
 8007ea8:	2a00      	cmp	r2, #0
 8007eaa:	d0fa      	beq.n	8007ea2 <__ieee754_sqrt+0x12e>
 8007eac:	02d6      	lsls	r6, r2, #11
 8007eae:	d50a      	bpl.n	8007ec6 <__ieee754_sqrt+0x152>
 8007eb0:	f1c3 0420 	rsb	r4, r3, #32
 8007eb4:	fa21 f404 	lsr.w	r4, r1, r4
 8007eb8:	1e5d      	subs	r5, r3, #1
 8007eba:	4099      	lsls	r1, r3
 8007ebc:	4322      	orrs	r2, r4
 8007ebe:	1b43      	subs	r3, r0, r5
 8007ec0:	e78b      	b.n	8007dda <__ieee754_sqrt+0x66>
 8007ec2:	4618      	mov	r0, r3
 8007ec4:	e7f0      	b.n	8007ea8 <__ieee754_sqrt+0x134>
 8007ec6:	0052      	lsls	r2, r2, #1
 8007ec8:	3301      	adds	r3, #1
 8007eca:	e7ef      	b.n	8007eac <__ieee754_sqrt+0x138>
 8007ecc:	46a0      	mov	r8, r4
 8007ece:	e7bf      	b.n	8007e50 <__ieee754_sqrt+0xdc>
 8007ed0:	7ff00000 	.word	0x7ff00000

08007ed4 <fabs>:
 8007ed4:	ec51 0b10 	vmov	r0, r1, d0
 8007ed8:	ee10 2a10 	vmov	r2, s0
 8007edc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007ee0:	ec43 2b10 	vmov	d0, r2, r3
 8007ee4:	4770      	bx	lr

08007ee6 <finite>:
 8007ee6:	ee10 3a90 	vmov	r3, s1
 8007eea:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8007eee:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8007ef2:	0fc0      	lsrs	r0, r0, #31
 8007ef4:	4770      	bx	lr

08007ef6 <matherr>:
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	4770      	bx	lr
 8007efa:	0000      	movs	r0, r0
 8007efc:	0000      	movs	r0, r0
	...

08007f00 <nan>:
 8007f00:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8007f08 <nan+0x8>
 8007f04:	4770      	bx	lr
 8007f06:	bf00      	nop
 8007f08:	00000000 	.word	0x00000000
 8007f0c:	7ff80000 	.word	0x7ff80000

08007f10 <rint>:
 8007f10:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007f12:	ec51 0b10 	vmov	r0, r1, d0
 8007f16:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007f1a:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8007f1e:	2e13      	cmp	r6, #19
 8007f20:	460b      	mov	r3, r1
 8007f22:	ee10 4a10 	vmov	r4, s0
 8007f26:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8007f2a:	dc56      	bgt.n	8007fda <rint+0xca>
 8007f2c:	2e00      	cmp	r6, #0
 8007f2e:	da2b      	bge.n	8007f88 <rint+0x78>
 8007f30:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8007f34:	4302      	orrs	r2, r0
 8007f36:	d023      	beq.n	8007f80 <rint+0x70>
 8007f38:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8007f3c:	4302      	orrs	r2, r0
 8007f3e:	4254      	negs	r4, r2
 8007f40:	4314      	orrs	r4, r2
 8007f42:	0c4b      	lsrs	r3, r1, #17
 8007f44:	0b24      	lsrs	r4, r4, #12
 8007f46:	045b      	lsls	r3, r3, #17
 8007f48:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8007f4c:	ea44 0103 	orr.w	r1, r4, r3
 8007f50:	460b      	mov	r3, r1
 8007f52:	492f      	ldr	r1, [pc, #188]	; (8008010 <rint+0x100>)
 8007f54:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8007f58:	e9d1 6700 	ldrd	r6, r7, [r1]
 8007f5c:	4602      	mov	r2, r0
 8007f5e:	4639      	mov	r1, r7
 8007f60:	4630      	mov	r0, r6
 8007f62:	f7f8 f9b3 	bl	80002cc <__adddf3>
 8007f66:	e9cd 0100 	strd	r0, r1, [sp]
 8007f6a:	463b      	mov	r3, r7
 8007f6c:	4632      	mov	r2, r6
 8007f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007f72:	f7f8 f9a9 	bl	80002c8 <__aeabi_dsub>
 8007f76:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007f7a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8007f7e:	4639      	mov	r1, r7
 8007f80:	ec41 0b10 	vmov	d0, r0, r1
 8007f84:	b003      	add	sp, #12
 8007f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f88:	4a22      	ldr	r2, [pc, #136]	; (8008014 <rint+0x104>)
 8007f8a:	4132      	asrs	r2, r6
 8007f8c:	ea01 0702 	and.w	r7, r1, r2
 8007f90:	4307      	orrs	r7, r0
 8007f92:	d0f5      	beq.n	8007f80 <rint+0x70>
 8007f94:	0852      	lsrs	r2, r2, #1
 8007f96:	4011      	ands	r1, r2
 8007f98:	430c      	orrs	r4, r1
 8007f9a:	d00b      	beq.n	8007fb4 <rint+0xa4>
 8007f9c:	ea23 0202 	bic.w	r2, r3, r2
 8007fa0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007fa4:	2e13      	cmp	r6, #19
 8007fa6:	fa43 f306 	asr.w	r3, r3, r6
 8007faa:	bf0c      	ite	eq
 8007fac:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8007fb0:	2400      	movne	r4, #0
 8007fb2:	4313      	orrs	r3, r2
 8007fb4:	4916      	ldr	r1, [pc, #88]	; (8008010 <rint+0x100>)
 8007fb6:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8007fba:	4622      	mov	r2, r4
 8007fbc:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007fc0:	4620      	mov	r0, r4
 8007fc2:	4629      	mov	r1, r5
 8007fc4:	f7f8 f982 	bl	80002cc <__adddf3>
 8007fc8:	e9cd 0100 	strd	r0, r1, [sp]
 8007fcc:	4622      	mov	r2, r4
 8007fce:	462b      	mov	r3, r5
 8007fd0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007fd4:	f7f8 f978 	bl	80002c8 <__aeabi_dsub>
 8007fd8:	e7d2      	b.n	8007f80 <rint+0x70>
 8007fda:	2e33      	cmp	r6, #51	; 0x33
 8007fdc:	dd07      	ble.n	8007fee <rint+0xde>
 8007fde:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007fe2:	d1cd      	bne.n	8007f80 <rint+0x70>
 8007fe4:	ee10 2a10 	vmov	r2, s0
 8007fe8:	f7f8 f970 	bl	80002cc <__adddf3>
 8007fec:	e7c8      	b.n	8007f80 <rint+0x70>
 8007fee:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8007ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8007ff6:	40f2      	lsrs	r2, r6
 8007ff8:	4210      	tst	r0, r2
 8007ffa:	d0c1      	beq.n	8007f80 <rint+0x70>
 8007ffc:	0852      	lsrs	r2, r2, #1
 8007ffe:	4210      	tst	r0, r2
 8008000:	bf1f      	itttt	ne
 8008002:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8008006:	ea20 0202 	bicne.w	r2, r0, r2
 800800a:	4134      	asrne	r4, r6
 800800c:	4314      	orrne	r4, r2
 800800e:	e7d1      	b.n	8007fb4 <rint+0xa4>
 8008010:	08008628 	.word	0x08008628
 8008014:	000fffff 	.word	0x000fffff

08008018 <scalbn>:
 8008018:	b570      	push	{r4, r5, r6, lr}
 800801a:	ec55 4b10 	vmov	r4, r5, d0
 800801e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8008022:	4606      	mov	r6, r0
 8008024:	462b      	mov	r3, r5
 8008026:	b9aa      	cbnz	r2, 8008054 <scalbn+0x3c>
 8008028:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800802c:	4323      	orrs	r3, r4
 800802e:	d03b      	beq.n	80080a8 <scalbn+0x90>
 8008030:	4b31      	ldr	r3, [pc, #196]	; (80080f8 <scalbn+0xe0>)
 8008032:	4629      	mov	r1, r5
 8008034:	2200      	movs	r2, #0
 8008036:	ee10 0a10 	vmov	r0, s0
 800803a:	f7f8 fafd 	bl	8000638 <__aeabi_dmul>
 800803e:	4b2f      	ldr	r3, [pc, #188]	; (80080fc <scalbn+0xe4>)
 8008040:	429e      	cmp	r6, r3
 8008042:	4604      	mov	r4, r0
 8008044:	460d      	mov	r5, r1
 8008046:	da12      	bge.n	800806e <scalbn+0x56>
 8008048:	a327      	add	r3, pc, #156	; (adr r3, 80080e8 <scalbn+0xd0>)
 800804a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800804e:	f7f8 faf3 	bl	8000638 <__aeabi_dmul>
 8008052:	e009      	b.n	8008068 <scalbn+0x50>
 8008054:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8008058:	428a      	cmp	r2, r1
 800805a:	d10c      	bne.n	8008076 <scalbn+0x5e>
 800805c:	ee10 2a10 	vmov	r2, s0
 8008060:	4620      	mov	r0, r4
 8008062:	4629      	mov	r1, r5
 8008064:	f7f8 f932 	bl	80002cc <__adddf3>
 8008068:	4604      	mov	r4, r0
 800806a:	460d      	mov	r5, r1
 800806c:	e01c      	b.n	80080a8 <scalbn+0x90>
 800806e:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8008072:	460b      	mov	r3, r1
 8008074:	3a36      	subs	r2, #54	; 0x36
 8008076:	4432      	add	r2, r6
 8008078:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800807c:	428a      	cmp	r2, r1
 800807e:	dd0b      	ble.n	8008098 <scalbn+0x80>
 8008080:	ec45 4b11 	vmov	d1, r4, r5
 8008084:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80080f0 <scalbn+0xd8>
 8008088:	f000 f83c 	bl	8008104 <copysign>
 800808c:	a318      	add	r3, pc, #96	; (adr r3, 80080f0 <scalbn+0xd8>)
 800808e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008092:	ec51 0b10 	vmov	r0, r1, d0
 8008096:	e7da      	b.n	800804e <scalbn+0x36>
 8008098:	2a00      	cmp	r2, #0
 800809a:	dd08      	ble.n	80080ae <scalbn+0x96>
 800809c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80080a0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80080a4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80080a8:	ec45 4b10 	vmov	d0, r4, r5
 80080ac:	bd70      	pop	{r4, r5, r6, pc}
 80080ae:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80080b2:	da0d      	bge.n	80080d0 <scalbn+0xb8>
 80080b4:	f24c 3350 	movw	r3, #50000	; 0xc350
 80080b8:	429e      	cmp	r6, r3
 80080ba:	ec45 4b11 	vmov	d1, r4, r5
 80080be:	dce1      	bgt.n	8008084 <scalbn+0x6c>
 80080c0:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80080e8 <scalbn+0xd0>
 80080c4:	f000 f81e 	bl	8008104 <copysign>
 80080c8:	a307      	add	r3, pc, #28	; (adr r3, 80080e8 <scalbn+0xd0>)
 80080ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080ce:	e7e0      	b.n	8008092 <scalbn+0x7a>
 80080d0:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80080d4:	3236      	adds	r2, #54	; 0x36
 80080d6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80080da:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80080de:	4620      	mov	r0, r4
 80080e0:	4629      	mov	r1, r5
 80080e2:	2200      	movs	r2, #0
 80080e4:	4b06      	ldr	r3, [pc, #24]	; (8008100 <scalbn+0xe8>)
 80080e6:	e7b2      	b.n	800804e <scalbn+0x36>
 80080e8:	c2f8f359 	.word	0xc2f8f359
 80080ec:	01a56e1f 	.word	0x01a56e1f
 80080f0:	8800759c 	.word	0x8800759c
 80080f4:	7e37e43c 	.word	0x7e37e43c
 80080f8:	43500000 	.word	0x43500000
 80080fc:	ffff3cb0 	.word	0xffff3cb0
 8008100:	3c900000 	.word	0x3c900000

08008104 <copysign>:
 8008104:	ec51 0b10 	vmov	r0, r1, d0
 8008108:	ee11 0a90 	vmov	r0, s3
 800810c:	ee10 2a10 	vmov	r2, s0
 8008110:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8008114:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8008118:	ea41 0300 	orr.w	r3, r1, r0
 800811c:	ec43 2b10 	vmov	d0, r2, r3
 8008120:	4770      	bx	lr
	...

08008124 <_init>:
 8008124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008126:	bf00      	nop
 8008128:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800812a:	bc08      	pop	{r3}
 800812c:	469e      	mov	lr, r3
 800812e:	4770      	bx	lr

08008130 <_fini>:
 8008130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008132:	bf00      	nop
 8008134:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008136:	bc08      	pop	{r3}
 8008138:	469e      	mov	lr, r3
 800813a:	4770      	bx	lr
