-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity srcnn_conv33 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv2_to_conv3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    conv2_to_conv3_empty_n : IN STD_LOGIC;
    conv2_to_conv3_read : OUT STD_LOGIC;
    conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce0 : OUT STD_LOGIC;
    conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_weights_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    conv3_weights_ce1 : OUT STD_LOGIC;
    conv3_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    conv3_biases_read : IN STD_LOGIC_VECTOR (31 downto 0);
    layer3_output_tile_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
    layer3_output_tile_ce0 : OUT STD_LOGIC;
    layer3_output_tile_we0 : OUT STD_LOGIC;
    layer3_output_tile_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer3_output_tile_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11819_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11819_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11819_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_11819_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11819_p_ce : OUT STD_LOGIC;
    grp_fu_11823_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11823_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11823_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_11823_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11823_p_ce : OUT STD_LOGIC;
    grp_fu_11887_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11887_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11887_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11887_p_ce : OUT STD_LOGIC;
    grp_fu_11891_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11891_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11891_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11891_p_ce : OUT STD_LOGIC;
    grp_fu_11955_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11955_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_11955_p_ce : OUT STD_LOGIC;
    grp_generic_fmax_float_s_fu_11962_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_generic_fmax_float_s_fu_11962_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_generic_fmax_float_s_fu_11962_p_ready : IN STD_LOGIC;
    grp_generic_fmin_float_s_fu_11966_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_generic_fmin_float_s_fu_11966_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_generic_fmin_float_s_fu_11966_p_ready : IN STD_LOGIC );
end;


architecture behav of srcnn_conv33 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal empty_132_fu_65_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_132_reg_74 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal input_tile_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal input_tile_ce0 : STD_LOGIC;
    signal input_tile_we0 : STD_LOGIC;
    signal input_tile_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal input_tile_ce1 : STD_LOGIC;
    signal input_tile_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_done : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_idle : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_ready : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_conv2_to_conv3_read : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_ce0 : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_we0 : STD_LOGIC;
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start : STD_LOGIC;
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_done : STD_LOGIC;
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_idle : STD_LOGIC;
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_ready : STD_LOGIC;
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_ce0 : STD_LOGIC;
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_we0 : STD_LOGIC;
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_idle : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_ready : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_ce0 : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_ce1 : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_ce0 : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_we0 : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce0 : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce1 : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_ce : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_ce : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_ce : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_ce : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_ce : STD_LOGIC;
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_generic_fmax_float_s_fu_98_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_generic_fmin_float_s_fu_102_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg : STD_LOGIC := '0';
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_NS_fsm_state4 : STD_LOGIC;
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_79_ce : STD_LOGIC;
    signal grp_fu_83_ce : STD_LOGIC;
    signal grp_fu_87_ce : STD_LOGIC;
    signal grp_fu_91_ce : STD_LOGIC;
    signal grp_fu_95_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component srcnn_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv2_to_conv3_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        conv2_to_conv3_empty_n : IN STD_LOGIC;
        conv2_to_conv3_read : OUT STD_LOGIC;
        input_tile_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_tile_ce0 : OUT STD_LOGIC;
        input_tile_we0 : OUT STD_LOGIC;
        input_tile_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer3_output_tile_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer3_output_tile_ce0 : OUT STD_LOGIC;
        layer3_output_tile_we0 : OUT STD_LOGIC;
        layer3_output_tile_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        conv3_weights_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce0 : OUT STD_LOGIC;
        conv3_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        conv3_weights_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        conv3_weights_ce1 : OUT STD_LOGIC;
        conv3_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        layer3_output_tile_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        layer3_output_tile_ce0 : OUT STD_LOGIC;
        layer3_output_tile_we0 : OUT STD_LOGIC;
        layer3_output_tile_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        layer3_output_tile_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_tile_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_tile_ce0 : OUT STD_LOGIC;
        input_tile_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        input_tile_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        input_tile_ce1 : OUT STD_LOGIC;
        input_tile_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_79_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_79_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_79_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_79_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_79_p_ce : OUT STD_LOGIC;
        grp_fu_83_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_83_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_83_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
        grp_fu_83_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_83_p_ce : OUT STD_LOGIC;
        grp_fu_87_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_87_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_87_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_87_p_ce : OUT STD_LOGIC;
        grp_fu_91_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_91_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_91_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_91_p_ce : OUT STD_LOGIC;
        grp_fu_95_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_95_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_95_p_ce : OUT STD_LOGIC;
        grp_generic_fmax_float_s_fu_98_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_generic_fmax_float_s_fu_98_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_generic_fmax_float_s_fu_98_p_ready : IN STD_LOGIC;
        grp_generic_fmin_float_s_fu_102_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_generic_fmin_float_s_fu_102_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_generic_fmin_float_s_fu_102_p_ready : IN STD_LOGIC );
    end component;


    component srcnn_generic_fmax_float_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_generic_fmin_float_s IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fadd_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_sitofp_32ns_32_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component srcnn_conv33_input_tile_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    input_tile_U : component srcnn_conv33_input_tile_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 9248,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => input_tile_address0,
        ce0 => input_tile_ce0,
        we0 => input_tile_we0,
        d0 => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_d0,
        q0 => input_tile_q0,
        address1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address1,
        ce1 => input_tile_ce1,
        q1 => input_tile_q1);

    grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42 : component srcnn_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start,
        ap_done => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_done,
        ap_idle => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_idle,
        ap_ready => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_ready,
        conv2_to_conv3_dout => conv2_to_conv3_dout,
        conv2_to_conv3_empty_n => conv2_to_conv3_empty_n,
        conv2_to_conv3_read => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_conv2_to_conv3_read,
        input_tile_address0 => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_address0,
        input_tile_ce0 => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_ce0,
        input_tile_we0 => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_we0,
        input_tile_d0 => grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_d0);

    grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49 : component srcnn_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start,
        ap_done => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_done,
        ap_idle => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_idle,
        ap_ready => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_ready,
        layer3_output_tile_address0 => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_address0,
        layer3_output_tile_ce0 => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_ce0,
        layer3_output_tile_we0 => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_we0,
        layer3_output_tile_d0 => grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_d0,
        empty => empty_132_reg_74);

    grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56 : component srcnn_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start,
        ap_done => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done,
        ap_idle => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_idle,
        ap_ready => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_ready,
        conv3_weights_address0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_address0,
        conv3_weights_ce0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_ce0,
        conv3_weights_q0 => conv3_weights_q0,
        conv3_weights_address1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_address1,
        conv3_weights_ce1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_ce1,
        conv3_weights_q1 => conv3_weights_q1,
        layer3_output_tile_address0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_address0,
        layer3_output_tile_ce0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_ce0,
        layer3_output_tile_we0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_we0,
        layer3_output_tile_d0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_d0,
        layer3_output_tile_q0 => layer3_output_tile_q0,
        input_tile_address0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address0,
        input_tile_ce0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce0,
        input_tile_q0 => input_tile_q0,
        input_tile_address1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address1,
        input_tile_ce1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce1,
        input_tile_q1 => input_tile_q1,
        grp_fu_79_p_din0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_din0,
        grp_fu_79_p_din1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_din1,
        grp_fu_79_p_opcode => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_opcode,
        grp_fu_79_p_dout0 => grp_fu_11819_p_dout0,
        grp_fu_79_p_ce => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_ce,
        grp_fu_83_p_din0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_din0,
        grp_fu_83_p_din1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_din1,
        grp_fu_83_p_opcode => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_opcode,
        grp_fu_83_p_dout0 => grp_fu_11823_p_dout0,
        grp_fu_83_p_ce => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_ce,
        grp_fu_87_p_din0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_din0,
        grp_fu_87_p_din1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_din1,
        grp_fu_87_p_dout0 => grp_fu_11887_p_dout0,
        grp_fu_87_p_ce => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_ce,
        grp_fu_91_p_din0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_din0,
        grp_fu_91_p_din1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_din1,
        grp_fu_91_p_dout0 => grp_fu_11891_p_dout0,
        grp_fu_91_p_ce => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_ce,
        grp_fu_95_p_din0 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_din0,
        grp_fu_95_p_dout0 => grp_fu_11955_p_dout0,
        grp_fu_95_p_ce => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_ce,
        grp_generic_fmax_float_s_fu_98_p_din1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_generic_fmax_float_s_fu_98_p_din1,
        grp_generic_fmax_float_s_fu_98_p_dout0 => grp_generic_fmax_float_s_fu_11962_p_dout0,
        grp_generic_fmax_float_s_fu_98_p_ready => grp_generic_fmax_float_s_fu_11962_p_ready,
        grp_generic_fmin_float_s_fu_102_p_din1 => grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_generic_fmin_float_s_fu_102_p_din1,
        grp_generic_fmin_float_s_fu_102_p_dout0 => grp_generic_fmin_float_s_fu_11966_p_dout0,
        grp_generic_fmin_float_s_fu_102_p_ready => grp_generic_fmin_float_s_fu_11966_p_ready);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state4) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_ready = ap_const_logic_1)) then 
                    grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_ready = ap_const_logic_1)) then 
                    grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_ready = ap_const_logic_1)) then 
                    grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                empty_132_reg_74 <= empty_132_fu_65_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_boolean_0 = ap_block_state3_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_NS_fsm_state4 <= ap_NS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done)
    begin
        if ((grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_done, grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_done = ap_const_logic_0) or (grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done, ap_CS_fsm_state5)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done = ap_const_logic_1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) and (grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    conv2_to_conv3_read_assign_proc : process(grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_conv2_to_conv3_read, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            conv2_to_conv3_read <= grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_conv2_to_conv3_read;
        else 
            conv2_to_conv3_read <= ap_const_logic_0;
        end if; 
    end process;

    conv3_weights_address0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_address0;
    conv3_weights_address1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_address1;
    conv3_weights_ce0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_ce0;
    conv3_weights_ce1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_conv3_weights_ce1;
    empty_132_fu_65_p1 <= conv3_biases_read;
    grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_ap_start_reg;
    grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start <= grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_ap_start_reg;
    grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start <= grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_ap_start_reg;
    grp_fu_11819_p_ce <= grp_fu_79_ce;
    grp_fu_11819_p_din0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_din0;
    grp_fu_11819_p_din1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_din1;
    grp_fu_11819_p_opcode <= ap_const_lv2_0;
    grp_fu_11823_p_ce <= grp_fu_83_ce;
    grp_fu_11823_p_din0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_din0;
    grp_fu_11823_p_din1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_din1;
    grp_fu_11823_p_opcode <= ap_const_lv2_0;
    grp_fu_11887_p_ce <= grp_fu_87_ce;
    grp_fu_11887_p_din0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_din0;
    grp_fu_11887_p_din1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_din1;
    grp_fu_11891_p_ce <= grp_fu_91_ce;
    grp_fu_11891_p_din0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_din0;
    grp_fu_11891_p_din1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_din1;
    grp_fu_11955_p_ce <= grp_fu_95_ce;
    grp_fu_11955_p_din0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_din0;

    grp_fu_79_ce_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_79_ce <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_79_p_ce;
        else 
            grp_fu_79_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_83_ce_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_83_ce <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_83_p_ce;
        else 
            grp_fu_83_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_87_ce_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_87_ce <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_87_p_ce;
        else 
            grp_fu_87_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_91_ce_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_91_ce <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_91_p_ce;
        else 
            grp_fu_91_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_95_ce_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_95_ce <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_fu_95_p_ce;
        else 
            grp_fu_95_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_generic_fmax_float_s_fu_11962_p_din1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_generic_fmax_float_s_fu_98_p_din1;
    grp_generic_fmin_float_s_fu_11966_p_din1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_grp_generic_fmin_float_s_fu_102_p_din1;

    input_tile_address0_assign_proc : process(grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_address0, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_tile_address0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_tile_address0 <= grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_address0;
        else 
            input_tile_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    input_tile_ce0_assign_proc : process(grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_ce0, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_tile_ce0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_tile_ce0 <= grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_ce0;
        else 
            input_tile_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    input_tile_ce1_assign_proc : process(grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            input_tile_ce1 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_input_tile_ce1;
        else 
            input_tile_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    input_tile_we0_assign_proc : process(grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            input_tile_we0 <= grp_conv33_Pipeline_VITIS_LOOP_23_1_VITIS_LOOP_24_2_VITIS_LOOP_25_3_fu_42_input_tile_we0;
        else 
            input_tile_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layer3_output_tile_address0_assign_proc : process(grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_address0, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer3_output_tile_address0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer3_output_tile_address0 <= grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_address0;
        else 
            layer3_output_tile_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    layer3_output_tile_ce0_assign_proc : process(grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_ce0, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer3_output_tile_ce0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer3_output_tile_ce0 <= grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_ce0;
        else 
            layer3_output_tile_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer3_output_tile_d0_assign_proc : process(grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_d0, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_d0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer3_output_tile_d0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer3_output_tile_d0 <= grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_d0;
        else 
            layer3_output_tile_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layer3_output_tile_we0_assign_proc : process(grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_we0, grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_we0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            layer3_output_tile_we0 <= grp_conv33_Pipeline_MAC_CONV3_VITIS_LOOP_43_5_VITIS_LOOP_44_6_fu_56_layer3_output_tile_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            layer3_output_tile_we0 <= grp_conv33_Pipeline_OUT_STATIONARY_CONV3_VITIS_LOOP_34_4_fu_49_layer3_output_tile_we0;
        else 
            layer3_output_tile_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
