Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c49dba1f59de46e9929736de7697c142 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot inPlaceNTT_DIF_behav xil_defaultlib.inPlaceNTT_DIF xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/fhe_accelerator/ntt/Vivado_proj/inplace_DIT_precomp/inplace_DIT_precomp.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mgc_rem(width_a=32'sb01000000,wi...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.inPlaceNTT_DIF_Xilinx_RAMS_BLOCK...
Compiling module xil_defaultlib.ccs_in_v1(rscid=2,width=64)
Compiling module xil_defaultlib.ccs_in_v1(rscid=3,width=64)
Compiling module xil_defaultlib.mgc_io_sync_v2(valid=32'sb0)
Compiling module xil_defaultlib.mgc_rem(width_a=32'sb010000001,w...
Compiling module xil_defaultlib.mgc_div(width_a=32'sb01000000,wi...
Compiling module xil_defaultlib.inPlaceNTT_DIF_core_wait_dp
Compiling module xil_defaultlib.inPlaceNTT_DIF_core_core_fsm
Compiling module xil_defaultlib.inPlaceNTT_DIF_core
Compiling module xil_defaultlib.inPlaceNTT_DIF
Compiling module xil_defaultlib.glbl
ERROR: [XSIM 43-3238] Failed to link the design.
