# Micro RISC V Dev Doc

## Goal

- RV32I subset
- 5 stage pipeline with data forwarding

## RV32I Subset

## CPU Part

### Naming

#### Defines

| Abbreviation | Full name | Note |
|:-            | :-        | :-   |
| InstAddrBus  | Instruction Address Bus | address bus width |
| InstBus      | Instruction Bus         | data bus width    |

## Reference

[RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)

[RISC-V GNU Compiler Toolchain](https://github.com/riscv/riscv-gnu-toolchain)

[RISC-V Assembly Programmer's Manual](https://github.com/riscv/riscv-asm-manual)

[ultraembedded/riscv](https://github.com/ultraembedded/riscv)

[Evensgn/RISC-V-CPU](https://github.com/Evensgn/RISC-V-CPU)

[darklife/darkriscv](https://github.com/darklife/darkriscv)