$date
	Thu Feb 29 12:08:50 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1us
$end
$scope module testbench $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$var reg 1 $ reset $end
$scope module U1 $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var wire 1 $ reset $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var parameter 2 ' C $end
$var reg 2 ( next [1:0] $end
$var reg 1 ! out $end
$var reg 2 ) present [1:0] $end
$upscope $end
$scope begin GTKWAVE $end
$upscope $end
$scope begin Stimulus $end
$upscope $end
$scope begin initalConditions $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 '
b10 &
b1 %
$end
#0
$dumpvars
b1 )
bx (
0$
0#
0"
x!
$end
#5
1#
#10
1!
b11 (
0#
1"
#15
1#
#20
0#
0"
#25
1#
#30
0#
1"
#35
1#
#40
0#
0"
#45
1#
#50
0#
1"
#60
0"
#70
1"
#80
0"
#90
1"
#100
0"
#110
1"
#120
0"
#130
1"
#140
0"
#150
1"
