Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Jan 15 22:42:43 2025
| Host         : Laptop_Umang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file sync_fifo_control_sets_placed.rpt
| Design       : sync_fifo
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               6 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              72 |           16 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------+-------------------+------------------+----------------+--------------+
|  Clock Signal  |   Enable Signal   |  Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------+-------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | count[3]_i_1_n_0  | wr_ptr[2]_i_2_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG |                   | wr_ptr[2]_i_2_n_0 |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG | mem[6][7]_i_1_n_0 |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[7][7]_i_1_n_0 |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[1][7]_i_1_n_0 |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[5][7]_i_1_n_0 |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | data_o[7]_i_1_n_0 |                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | mem[4][7]_i_1_n_0 |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[2][7]_i_1_n_0 |                   |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | mem[3][7]_i_1_n_0 |                   |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | mem[0][7]_i_1_n_0 |                   |                2 |              8 |         4.00 |
+----------------+-------------------+-------------------+------------------+----------------+--------------+


