<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-591</identifier><datestamp>2011-12-15T09:56:58Z</datestamp><dc:title>Performance and reliability of single halo deep sub-micron p-MOSFETs for analog applications</dc:title><dc:creator>JHA, NK</dc:creator><dc:creator>BAGHINI, MS</dc:creator><dc:creator>RAMGOPAL RAO, V</dc:creator><dc:subject>mosfet</dc:subject><dc:subject>hot carriers</dc:subject><dc:subject>ion implantation</dc:subject><dc:subject>semiconductor device reliability</dc:subject><dc:subject>thermal stresses</dc:subject><dc:description>The effect of channel hot carrier (CHC) stress under typical analog operating conditions is studied for the first time for single halo (SH) p-MOSFET devices. The SH devices show less degradation under identical operating conditions compared to conventional MOSFETs. The effect of SH implant parameters on device degradation is presented.</dc:description><dc:publisher>IEEE    
      Xiang Luo   Sarkar, S.</dc:publisher><dc:date>2009-01-29T12:10:22Z</dc:date><dc:date>2011-11-28T07:20:00Z</dc:date><dc:date>2011-12-15T09:56:58Z</dc:date><dc:date>2009-01-29T12:10:22Z</dc:date><dc:date>2011-11-28T07:20:00Z</dc:date><dc:date>2011-12-15T09:56:58Z</dc:date><dc:date>2002</dc:date><dc:type>Article</dc:type><dc:identifier>Proceedings of the 9th International Symposium on the Physical and Failure Analysis of Integrated Circuits, Singapore, 8-12 July 2002, 35-39</dc:identifier><dc:identifier>0-7803-7416-9</dc:identifier><dc:identifier>10.1109/IPFA.2002.1025608</dc:identifier><dc:identifier>http://hdl.handle.net/10054/591</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/591</dc:identifier><dc:language>en</dc:language></oai_dc:dc>