/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [23:0] celloutsig_0_0z;
  wire [20:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [23:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [21:0] celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  reg [15:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_16z;
  wire [18:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_16z[11] | celloutsig_1_11z[2];
  assign celloutsig_0_7z = in_data[65] | celloutsig_0_4z[6];
  assign celloutsig_1_3z = { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } >= in_data[123:107];
  assign celloutsig_1_6z = { celloutsig_1_4z[1:0], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z } > { celloutsig_1_0z[6:4], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_1_9z = { in_data[162:158], celloutsig_1_6z } || celloutsig_1_0z[6:1];
  assign celloutsig_0_3z = celloutsig_0_0z[23:3] < in_data[69:49];
  assign celloutsig_1_12z = celloutsig_1_0z[11:7] < { celloutsig_1_7z[3:1], celloutsig_1_8z, celloutsig_1_9z };
  assign celloutsig_0_12z = celloutsig_0_8z & ~(celloutsig_0_11z[19]);
  assign celloutsig_1_1z = celloutsig_1_0z[3] & ~(in_data[167]);
  assign celloutsig_1_0z = in_data[123:109] % { 1'h1, in_data[109:96] };
  assign celloutsig_1_7z = celloutsig_1_0z[13:10] % { 1'h1, celloutsig_1_0z[13:12], celloutsig_1_1z };
  assign celloutsig_0_4z = celloutsig_0_3z ? in_data[52:31] : { celloutsig_0_0z[18:3], 1'h0, celloutsig_0_2z };
  assign celloutsig_1_16z = celloutsig_1_8z ? in_data[139:128] : { celloutsig_1_13z[14], celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_11z, 1'h0 };
  assign celloutsig_1_5z = - { in_data[100:96], celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_8z = & celloutsig_0_4z[7:2];
  assign celloutsig_1_4z = { celloutsig_1_0z[13:12], celloutsig_1_1z } >> in_data[157:155];
  assign celloutsig_0_11z = { celloutsig_0_4z[16:1], celloutsig_0_9z, celloutsig_0_7z } << celloutsig_0_1z[23:3];
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_12z } >> { celloutsig_1_0z[14:4], celloutsig_1_5z, celloutsig_1_12z };
  assign celloutsig_0_1z = celloutsig_0_0z >> celloutsig_0_0z;
  assign celloutsig_0_2z = in_data[77:73] >> in_data[91:87];
  assign celloutsig_1_11z = { celloutsig_1_10z[13:10], celloutsig_1_8z } >> { in_data[144:141], celloutsig_1_2z };
  assign celloutsig_1_13z = { in_data[117:102], celloutsig_1_9z } >> { celloutsig_1_5z[5:1], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_0z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[89:66];
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_9z = celloutsig_0_2z[3:0];
  always_latch
    if (!clkin_data[64]) celloutsig_1_10z = 16'h0000;
    else if (clkin_data[32]) celloutsig_1_10z = { celloutsig_1_7z[1], celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_1_2z = ~((celloutsig_1_1z & celloutsig_1_0z[5]) | (celloutsig_1_0z[3] & in_data[117]));
  assign celloutsig_1_8z = ~((celloutsig_1_2z & celloutsig_1_4z[2]) | (celloutsig_1_0z[14] & celloutsig_1_4z[0]));
  assign { out_data[146:128], out_data[96], out_data[52:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_11z, celloutsig_0_12z };
endmodule
