$date
	Mon Oct  5 10:04:57 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module four_bit_adder_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module dut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 4 ' s [3:0] $end
$var wire 1 " c $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
b10 !
b10 '
b1 $
b1 &
b1 #
b1 %
#20
b100 !
b100 '
b10 $
b10 &
b10 #
b10 %
#30
b110 !
b110 '
b11 $
b11 &
b11 #
b11 %
#40
b1000 !
b1000 '
b100 $
b100 &
b100 #
b100 %
#50
b1010 !
b1010 '
b101 $
b101 &
b101 #
b101 %
#60
b1100 !
b1100 '
b110 $
b110 &
b110 #
b110 %
#70
b1110 !
b1110 '
b111 $
b111 &
b111 #
b111 %
#80
1"
b0 !
b0 '
b1000 $
b1000 &
b1000 #
b1000 %
#90
b10 !
b10 '
b1001 $
b1001 &
b1001 #
b1001 %
#100
b100 !
b100 '
b1010 $
b1010 &
b1010 #
b1010 %
#110
b110 !
b110 '
b1011 $
b1011 &
b1011 #
b1011 %
#120
b1000 !
b1000 '
b1100 $
b1100 &
b1100 #
b1100 %
#130
b1010 !
b1010 '
b1101 $
b1101 &
b1101 #
b1101 %
#140
b1100 !
b1100 '
b1110 $
b1110 &
b1110 #
b1110 %
#150
b1110 !
b1110 '
b1111 $
b1111 &
b1111 #
b1111 %
#160
