wb_dma_ch_pri_enc/wire_pri27_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1/stmt_2 -0.783168 -1.573116 -3.411507 2.228474 -1.186440 0.748785 0.331918 -2.416867 1.056013 -0.462181 1.258592 -1.758864 0.697574 -3.487066 -1.636538 -0.398007 -2.198972 1.893242 1.924894 0.766439
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/always_5/stmt_1/expr_1 -0.041195 0.114722 -1.798508 0.049507 3.915844 -0.058397 0.716082 0.290752 2.087195 2.047286 1.000404 1.331801 0.281514 -4.756443 0.258518 -1.741227 -1.029496 0.192888 -0.071907 -2.782491
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1/expr_1 -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1 0.632164 -3.206732 1.523557 1.853223 -0.197162 3.901182 0.008781 -0.062089 -0.941740 -2.177099 -0.877866 1.867946 -2.970325 -0.539270 -2.195128 -0.970570 0.368466 1.781663 -2.896090 -2.926265
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_rf/assign_1_ch_adr0 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_rf/reg_ch_busy -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_wb_slv/always_5 -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma_wb_slv/always_4 -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_wb_slv/always_3 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_wb_slv/always_1 -4.404919 6.422194 0.935949 -2.029363 -1.197246 0.946183 -0.691006 -2.945895 1.663079 2.129542 1.394954 0.755049 0.333589 -0.887404 2.968971 -5.078182 -0.072135 0.561116 -1.249078 -2.442686
wb_dma_ch_sel/always_44/case_1/cond -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma_rf/wire_ch0_csr 0.085943 1.853141 -0.292967 -2.853276 3.146281 0.065653 1.307739 -2.464657 2.960953 1.829694 -2.878732 1.302768 4.955572 -0.393840 6.096947 1.745560 -0.617448 -1.169520 -1.805814 -2.721510
wb_dma_de/wire_done 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_pri_enc/wire_pri11_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_6/if_1/if_1/stmt_1/expr_1 1.635793 -2.548183 0.463404 0.970239 4.564312 -0.041455 -0.305843 -1.389857 2.594244 -0.880717 0.636704 -3.388484 0.605139 0.284460 -0.988620 3.562513 0.139570 -0.831989 -2.314839 -2.503192
wb_dma_ch_rf/assign_27_ptr_inv/expr_1 0.178382 -4.394417 0.571844 1.706577 0.881936 2.079119 0.324639 0.142987 0.363546 -2.846817 0.657553 -1.049023 -1.013629 1.199507 -2.574899 2.866333 -0.433970 1.527142 -0.012377 -1.728271
wb_dma_de/always_13/stmt_1 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_de/always_4/if_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_arb/input_req 4.122375 0.847268 3.744192 0.204664 0.102765 3.931958 -0.168710 -0.148979 0.041792 -4.414590 -0.373106 1.107142 0.724313 -0.313120 -0.007404 4.980910 0.591134 -0.006319 -0.198560 -1.070030
wb_dma_ch_pri_enc/wire_pri20_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_rf/always_26/if_1/if_1 4.451674 2.713118 -3.595204 -0.761671 0.022810 0.145303 -0.152647 0.497971 0.957813 -1.225851 -1.858596 -1.222615 0.705613 -3.496822 0.793730 -0.309555 -1.827690 2.577061 0.928915 -3.225928
wb_dma_ch_rf/always_4/if_1/block_1/if_1/stmt_1 -3.784338 -2.293092 -0.734756 -0.347226 -0.550806 -1.152367 -0.286293 -1.911291 0.172538 1.265790 1.569766 0.972749 -2.023268 1.822589 0.170257 -2.237068 -0.185283 2.176134 0.006107 2.363981
wb_dma_ch_sel/assign_145_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/always_23/block_1/case_1/block_2/stmt_1 -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_ch_sel/wire_ch_sel 2.748100 2.950406 2.943680 -1.294857 -0.208230 3.629451 1.661780 1.857020 -0.583061 -2.298379 -2.229205 3.673298 1.537665 -2.369325 0.273484 1.564612 -0.118871 0.252039 0.008689 -4.487955
wb_dma_rf/inst_u19 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u18 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u17 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u16 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u15 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u14 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u13 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u12 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u11 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u10 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_2 -2.609400 1.391737 -0.003058 -2.502569 3.569501 4.408089 -4.224489 1.043291 0.071276 2.414977 -2.291209 -2.103969 -2.747393 1.436545 0.299956 3.239625 1.942300 0.689408 -0.071835 -0.005329
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/stmt_1 -1.641469 -1.652203 -1.725623 0.408838 -2.095480 3.011464 -0.982198 0.429666 0.438918 0.475227 1.192758 4.899261 1.454068 -1.605161 -0.374983 2.710930 1.713919 2.163607 4.135742 5.305472
wb_dma/input_wb1_ack_i 2.480928 0.526976 -0.162464 -0.796171 0.931171 -0.851460 -0.591236 -1.358949 2.011838 0.760957 0.000815 0.068889 -1.473795 -0.612178 0.389834 -0.177192 1.340562 1.439117 -1.771116 0.253618
wb_dma/wire_slv0_we 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_ch_rf 0.157524 3.429911 0.610586 -0.898190 0.105462 2.294178 1.034834 2.983924 -1.331239 -1.116164 -2.379809 -0.123868 0.727571 -2.790832 1.670720 -0.635653 0.901317 -1.476384 1.806180 -1.707033
wb_dma_ch_sel/wire_gnt_p1_d -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/cond -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1 0.337533 -1.801989 -1.565370 2.756434 0.126493 2.127608 0.723734 -2.039685 0.826422 -2.355802 0.718964 -3.847651 1.221995 -3.598793 -2.330144 2.440907 -2.328713 0.582721 1.837771 -0.622463
wb_dma_ch_sel/input_ch1_txsz -0.833079 -1.745415 -1.746435 0.626564 -0.273394 -0.006840 -1.046508 -3.998580 2.264916 2.499858 1.125659 0.025515 0.466668 -1.039068 -0.220300 -2.186272 -2.462605 1.824661 -1.950990 0.151867
wb_dma/wire_ch3_txsz -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/assign_7_pri2 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_pri_enc/inst_u30 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/assign_3_dma_nd 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_rf/assign_6_pointer -5.299499 -0.556075 -0.243923 0.636456 -0.304499 3.813731 -1.854075 -2.000127 -2.944232 -1.228305 2.951416 2.019308 -2.333420 0.522578 -0.624363 2.655378 -3.309715 1.715667 0.459490 0.036128
wb_dma_ch_rf/wire_ch_adr0_dewe -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_pri_enc/always_2/if_1/cond 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_sel/input_ch0_txsz 0.510003 -1.296616 -2.546749 1.505633 0.688488 0.730837 0.469686 -2.591185 2.262017 -0.829800 0.791781 -3.699398 1.991145 -3.555362 -0.920803 2.078152 -2.654556 1.274295 2.581393 0.357356
wb_dma_ch_sel/always_2 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/always_3 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma_rf/input_de_txsz_we -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/assign_145_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_de/always_3/if_1/if_1/cond -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_rf/always_1/case_1 -3.709382 0.443730 1.174174 -2.647859 2.434534 -2.435546 0.671171 -0.277452 -1.999645 2.129334 0.554382 -1.612502 -3.700133 1.105265 -0.529630 -1.962158 -0.054835 2.073297 -1.793333 -1.476262
wb_dma_rf/always_2/if_1/if_1/stmt_1 -2.856382 0.900903 -3.625109 -1.260305 0.066068 -2.204406 -0.973667 -0.022080 1.573804 1.108251 2.019559 2.375110 -0.263380 0.078972 -0.057004 -2.164100 2.947427 3.653905 0.223173 0.066221
wb_dma_ch_sel/assign_99_valid/expr_1 -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_wb_slv/reg_slv_adr -4.404919 6.422194 0.935949 -2.029363 -1.197246 0.946183 -0.691006 -2.945895 1.663079 2.129542 1.394954 0.755049 0.333589 -0.887404 2.968971 -5.078182 -0.072135 0.561116 -1.249078 -2.442686
wb_dma_ch_sel/assign_8_pri2 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_wb_mast/wire_wb_cyc_o -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_5/if_1/block_1/if_1/stmt_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_paused -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_ch_rf/always_8/stmt_1/expr_1 -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma/wire_ch1_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_rf/always_6/if_1/if_1/block_1 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma_ch_arb/always_2/block_1/case_1/if_3 0.078413 -3.744656 1.328205 1.879514 -1.662904 4.348081 0.645080 0.396076 -0.950715 -3.214336 -0.669027 0.314938 -1.880873 -0.267147 -2.492625 0.566592 -0.963370 2.349917 0.641887 -1.355881
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_arb/always_2/block_1/case_1/if_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_arb/always_2/block_1/case_1/if_4 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/always_39/case_1/stmt_4 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_pri_enc/wire_pri14_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_39/case_1/stmt_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_rf/wire_ch6_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_rf/always_11/if_1/if_1/stmt_1 -1.360083 1.655508 1.681685 -2.086364 2.245606 -0.047745 0.211352 -2.963021 4.771871 0.113192 1.242074 -2.368266 0.119526 -0.032231 1.936200 0.032270 2.105600 2.158980 0.581399 -0.266924
wb_dma_wb_if/input_wb_we_i 0.750422 2.080657 -1.047758 -2.158528 0.854847 0.676299 -3.041960 -0.417928 6.294633 4.564871 0.068421 -0.614285 0.563948 0.620126 2.867787 -1.782736 2.821768 0.592059 1.175546 2.685722
wb_dma_ch_sel/assign_141_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.082302 0.461072 4.665155 -3.447913 1.290078 -0.829956 2.359715 0.336516 3.363198 -0.729895 -0.223326 0.522651 1.288740 2.627730 2.661096 0.359872 0.181584 1.159271 1.385183 -1.603538
wb_dma_ch_sel_checker -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_rf/reg_ch_dis 3.543354 2.370810 -2.173008 -0.645770 1.039833 1.713499 0.155474 0.570708 1.654207 -0.815323 -0.759029 0.891313 1.440423 -4.822580 0.983521 1.011396 -1.585401 1.800470 2.108507 -2.137060
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_rf/wire_pointer_we -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_sel/always_46/case_1/stmt_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_wb_slv/always_3/stmt_1 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_ch_rf/always_2/if_1/if_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_pri_enc_sub/assign_1_pri_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/input_ch0_adr0 -3.055917 1.083772 0.296239 -2.029752 -1.340729 -0.580651 2.197551 1.293558 0.257655 0.100668 0.795632 0.650930 -0.543978 0.108924 1.100306 -2.627903 -1.372362 2.473912 3.513965 -0.559767
wb_dma_ch_sel/input_ch0_adr1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_wb_slv/assign_4 -2.403111 -0.836461 2.065638 -0.712348 -1.131210 -3.632837 2.697622 -0.800332 2.335429 1.526741 1.450726 -1.484077 -0.016446 3.192630 -2.329250 0.429516 4.413952 0.535105 -0.569804 1.461688
wb_dma_wb_mast/input_wb_data_i 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/stmt_1 0.078413 -3.744656 1.328205 1.879514 -1.662904 4.348081 0.645080 0.396076 -0.950715 -3.214336 -0.669027 0.314938 -1.880873 -0.267147 -2.492625 0.566592 -0.963370 2.349917 0.641887 -1.355881
wb_dma_de/wire_adr1_cnt_next1 -1.704697 -3.169537 0.397720 0.721062 3.354457 -2.026557 1.359483 1.719566 1.816856 -0.284557 1.665025 -4.036198 -0.122463 3.004271 -0.430691 0.942870 -0.628419 -1.835109 0.405096 -2.673941
wb_dma_ch_sel/inst_u2 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/inst_u1 2.545882 0.402069 2.831127 -0.099083 -0.362199 3.034813 1.021874 2.238340 -0.552095 -4.719503 -0.069565 -1.096349 0.659770 0.869799 -0.062679 4.377990 -2.281839 0.036460 2.816118 -2.641804
wb_dma_ch_sel/inst_u0 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_adr0 -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma/wire_adr1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/assign_131_req_p0/expr_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_rf/assign_18_pointer_we -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_sel/wire_req_p0 3.373434 0.415964 3.241880 0.215458 -1.180271 2.670838 0.647136 0.351946 -0.319879 -5.112104 0.308104 0.231512 1.443665 1.087391 -0.744712 5.660301 -0.274265 0.386322 1.605237 -0.753235
wb_dma_ch_sel/wire_req_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma/wire_ndnr 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma_de/reg_mast0_drdy_r 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_sel/assign_137_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_rf/wire_pointer2 -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_rf/wire_pointer3 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_rf/wire_pointer0 -4.904780 -0.384173 1.341660 1.142058 0.771584 3.571819 -0.667710 -2.736992 -2.550529 -2.322428 3.244718 1.069986 -3.334696 -1.107167 -0.517439 1.769817 -2.134011 0.998248 0.006319 0.509750
wb_dma_rf/wire_pointer1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_rf/wire_sw_pointer0 -0.322604 -0.959832 -1.962444 0.151005 -0.479475 -1.796719 0.510234 0.624577 0.367270 -0.459232 0.165701 -1.015021 -2.169383 1.085349 -1.444337 -2.793032 0.647349 2.698856 -0.793457 -2.493335
wb_dma_de/always_21/stmt_1 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1 0.337533 -1.801989 -1.565370 2.756434 0.126493 2.127608 0.723734 -2.039685 0.826422 -2.355802 0.718964 -3.847651 1.221995 -3.598793 -2.330144 2.440907 -2.328713 0.582721 1.837771 -0.622463
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_2 -2.501039 2.105909 1.005558 -1.176718 0.479796 1.935509 -0.816601 -4.220652 3.401752 0.464776 1.364152 -2.274715 0.198030 -1.392557 1.662457 -0.057498 0.069016 2.151972 0.909200 0.763306
wb_dma_ch_arb/input_advance 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_de/always_7/stmt_1 1.752246 -2.108429 0.483554 -0.202944 2.693356 -0.294543 0.691980 -1.896081 3.796714 -0.987068 0.492543 -4.001389 1.873205 -0.043103 0.195254 3.534461 -1.231768 0.777004 1.618616 -0.112386
wb_dma_ch_rf/assign_22_ch_err_we/expr_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/always_3/if_1/cond -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/cond 1.082302 0.461072 4.665155 -3.447913 1.290078 -0.829956 2.359715 0.336516 3.363198 -0.729895 -0.223326 0.522651 1.288740 2.627730 2.661096 0.359872 0.181584 1.159271 1.385183 -1.603538
wb_dma_ch_sel/assign_101_valid -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_sel/assign_98_valid -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_pri_enc/always_2/if_1/if_1/cond 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_rf/wire_ch7_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_sel/reg_csr 0.223258 0.189661 2.574671 -3.910510 2.184397 2.014475 -0.633395 -2.294860 2.277131 2.871218 -2.250072 1.591199 2.184679 1.182886 5.151801 1.908837 -3.894436 0.162292 0.850700 0.851368
wb_dma_de/reg_next_state 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond -5.670973 -0.090054 1.734674 -3.027893 1.940026 6.212180 -2.973626 -0.333075 -0.858970 2.222631 -1.759883 0.189602 0.466912 1.895815 0.735503 5.510590 -1.922973 1.391857 1.826494 0.025264
wb_dma_de/always_11/stmt_1/expr_1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_rf/input_ptr_set -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/if_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/assign_12_pri3 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_de/assign_65_done/expr_1/expr_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_2 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/stmt_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond 1.082302 0.461072 4.665155 -3.447913 1.290078 -0.829956 2.359715 0.336516 3.363198 -0.729895 -0.223326 0.522651 1.288740 2.627730 2.661096 0.359872 0.181584 1.159271 1.385183 -1.603538
assert_wb_dma_ch_sel/input_valid 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma/input_wb0_stb_i -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma/wire_ch1_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_rf/assign_5_pause_req 1.216780 1.853680 -0.146837 -1.680311 1.515352 0.802666 -1.096896 -0.268461 0.427797 0.334808 0.695603 6.507793 0.057447 -1.051064 0.538103 0.851232 1.230794 2.288743 -2.540547 -2.420332
wb_dma_de/always_12/stmt_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_wb_if/wire_wb_ack_o -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_ch_rf/always_5/if_1/block_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond/expr_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_arb/assign_1_gnt 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_rf/input_dma_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma/wire_wb0_addr_o -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/assign_73_dma_busy/expr_1 -1.328874 0.647661 0.370794 -0.206889 -1.195686 -0.061617 0.836241 -0.606598 0.063840 -2.316886 0.970487 3.656824 2.046262 1.154933 -3.293666 2.740718 3.833780 2.884507 -1.882694 -2.874991
wb_dma/input_dma_nd_i 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_2 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2/expr_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/cond -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/always_14/stmt_1/expr_1/expr_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_3_pri0 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_de/always_23/block_1/stmt_8 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_arb/always_2/block_1/stmt_1 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_de/always_23/block_1/stmt_1 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_de/always_23/block_1/stmt_2 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_de/always_23/block_1/stmt_4 0.609990 0.388879 -2.128172 -0.307254 -1.919154 1.354815 0.641089 -0.800136 0.564332 -0.865557 0.149721 0.581503 2.335668 -2.678652 -0.644491 1.790774 -3.272536 2.900727 3.755120 0.096119
wb_dma_de/always_23/block_1/stmt_5 -0.533778 0.293058 3.783261 -2.563084 0.219661 4.133216 -2.617831 -3.510921 2.216393 0.559118 -0.671513 -0.764877 0.680717 2.006588 2.392371 4.043241 -1.088353 1.898723 0.892444 2.967739
wb_dma_de/always_23/block_1/stmt_6 -1.360083 1.655508 1.681685 -2.086364 2.245606 -0.047745 0.211352 -2.963021 4.771871 0.113192 1.242074 -2.368266 0.119526 -0.032231 1.936200 0.032270 2.105600 2.158980 0.581399 -0.266924
wb_dma_rf/inst_u25 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_wb_mast/input_mast_go -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2/expr_1 -0.752486 0.624175 1.176808 -1.423200 1.755741 -0.369699 0.445484 -1.471141 3.128946 -0.380510 0.772671 -1.550846 -0.282969 0.495472 1.132009 0.102496 1.831621 1.627627 0.357530 -0.544487
wb_dma_ch_sel/assign_125_de_start/expr_1 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_de/always_23/block_1/case_1/block_2/if_1 -2.720254 -0.545332 -0.501695 -0.888229 0.984793 -2.337671 0.614088 1.667845 0.747365 0.717191 2.256498 4.071030 -0.487931 2.205262 -1.150833 -0.713340 3.539031 1.455257 -0.759777 -1.259086
wb_dma_ch_sel/assign_151_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/cond 2.403479 0.457569 0.740280 -0.725709 1.869936 2.854424 0.021101 -1.458882 2.958818 -0.919091 -0.056590 0.555660 1.024045 -3.075955 0.767923 1.935567 -1.107785 2.080110 0.833541 -1.690300
wb_dma_wb_mast/reg_mast_dout 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/assign_100_valid -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_sel/assign_131_req_p0 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_sel/assign_135_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_rf/input_dma_done_all 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_pri_enc_sub/wire_pri_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/input_wb_rf_din -3.873489 3.857248 1.936108 0.025381 -3.310984 3.717996 0.038580 -3.309743 2.417944 1.055270 0.805485 -3.154134 -0.442710 -2.679407 2.561214 -3.108235 0.386858 -0.052590 3.726042 3.879379
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/cond 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_sel/assign_157_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/assign_139_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/always_38/case_1 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1 1.218643 0.437088 1.329505 1.031676 3.125434 1.225437 2.167799 3.922199 -0.171835 -1.118975 1.089914 1.901223 0.280705 -3.312160 -0.876611 2.007050 0.885592 -2.693731 2.043578 -2.218996
wb_dma/constraint_wb0_cyc_o -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma/input_wb0_addr_i -2.856191 7.163791 0.968393 -2.361471 -1.821301 -1.057510 0.619071 -3.505493 1.820185 2.738947 1.500737 2.076171 0.209655 -1.265785 1.909766 -4.102479 1.485833 0.617227 -2.568224 -2.157875
wb_dma_de/input_mast1_drdy 0.462297 -0.250188 0.373247 -0.681399 1.881972 0.653320 -0.596577 -0.495395 1.597584 0.961275 -0.502842 0.291004 -1.204287 -0.428266 1.298655 -1.462577 0.622467 0.620604 -1.494213 -1.019009
wb_dma_wb_if/input_wb_ack_i 2.725929 0.149550 -1.416818 0.670099 -2.296479 1.370173 -1.014176 -3.163503 1.640609 1.995143 0.132003 1.215140 3.643595 -3.841362 -2.092203 3.258428 -1.548742 1.367115 0.696364 3.292167
wb_dma_ch_sel/wire_pri_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_3_ch_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_rf/input_ch_sel -1.578820 0.478364 0.053625 -0.675010 -4.141954 -0.211651 2.415550 -2.430618 0.705618 -0.468692 0.930399 4.812753 6.127542 0.801158 -2.037803 2.427088 -0.703282 2.368813 0.227321 -1.807851
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/stmt_1 0.393603 -1.762214 1.157679 -2.677236 -0.397646 0.026308 1.489723 2.708728 0.145225 2.585699 -3.202040 3.225195 -0.671728 -0.154993 -1.111064 -2.050656 2.609241 2.849221 1.357444 1.128300
wb_dma_de/always_23/block_1/case_1 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma/wire_pause_req 1.216780 1.853680 -0.146837 -1.680311 1.515352 0.802666 -1.096896 -0.268461 0.427797 0.334808 0.695603 6.507793 0.057447 -1.051064 0.538103 0.851232 1.230794 2.288743 -2.540547 -2.420332
wb_dma_wb_if/input_mast_go -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/input_de_csr 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/input_mast0_din -1.728127 0.042665 0.570624 -1.454667 -3.771569 2.146895 0.260561 -3.642982 1.942487 1.595168 0.793547 2.509316 4.102529 0.064448 1.010730 0.828046 -3.696108 2.563134 2.506142 1.758626
wb_dma_pri_enc_sub/always_3 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_pri_enc_sub/always_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/reg_adr0 -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma_ch_sel/reg_adr1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/assign_1_pri0 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_pri_enc/wire_pri26_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_de/assign_63_chunk_cnt_is_0_d/expr_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/stmt_1 -2.628904 2.940606 2.315187 -1.743586 -2.054731 2.848778 -1.224643 -0.129562 4.168694 2.073538 3.655699 0.949166 1.455498 2.249306 2.238007 -0.368763 -2.288509 0.220985 3.740337 0.290861
wb_dma/wire_ptr_set -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/cond 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_arb/inst_check_wb_dma_ch_arb 0.090756 -0.244214 2.319849 -1.893913 3.725009 0.291355 0.990563 -0.290939 4.448207 -1.105363 0.474277 -2.264012 -0.362092 0.677188 1.402279 1.307379 2.416608 1.701883 1.079579 -1.671108
wb_dma_de/reg_ptr_set -1.478875 -1.284583 -3.238036 1.333461 -1.086350 0.226195 2.678567 1.530526 1.365042 0.759232 1.032382 -0.572651 0.842908 -4.460537 -1.822249 -3.442190 -3.261916 1.748683 4.264425 -1.926186
wb_dma/wire_dma_nd 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_rf/assign_3_csr -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_rf/assign_4_dma_abort 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_123_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/cond 0.493376 -1.380926 4.484528 -2.228371 3.182157 0.019863 1.254911 -0.227570 3.372208 -0.324142 -0.566414 -2.088943 0.652448 2.906120 2.202983 1.689190 0.394548 -0.284776 0.358786 -1.147828
wb_dma_rf/wire_ch4_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_rf/always_1/stmt_1/expr_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1/expr_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_pri_enc/wire_pri0_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_10_ch_enable 1.218643 0.437088 1.329505 1.031676 3.125434 1.225437 2.167799 3.922199 -0.171835 -1.118975 1.089914 1.901223 0.280705 -3.312160 -0.876611 2.007050 0.885592 -2.693731 2.043578 -2.218996
wb_dma_wb_slv/reg_slv_we 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_de/input_txsz 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_wb_if/wire_mast_dout 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_ch_rf/wire_ch_enable 1.218643 0.437088 1.329505 1.031676 3.125434 1.225437 2.167799 3.922199 -0.171835 -1.118975 1.089914 1.901223 0.280705 -3.312160 -0.876611 2.007050 0.885592 -2.693731 2.043578 -2.218996
wb_dma_rf/wire_csr_we 1.437338 2.798143 -0.654249 -2.670416 -1.171115 2.169983 -1.923537 -1.129187 0.191563 -0.383037 -1.184911 3.853035 -0.124150 -0.869425 1.581079 0.261106 -0.103367 4.369004 -0.677208 -0.907808
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel_checker/input_dma_busy -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_9_ch_txsz -1.011381 0.568444 -0.260552 2.872197 0.194101 4.131825 -1.429727 -4.158800 0.600718 -1.088356 0.448411 -3.107310 0.106529 -3.992068 -1.896851 0.304761 -0.655532 0.123756 -2.529459 -2.102115
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/assign_65_done 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1/expr_1 3.543354 2.370810 -2.173008 -0.645770 1.039833 1.713499 0.155474 0.570708 1.654207 -0.815323 -0.759029 0.891313 1.440423 -4.822580 0.983521 1.011396 -1.585401 1.800470 2.108507 -2.137060
wb_dma_de/always_2/if_1/if_1 -1.734524 -3.744968 0.379631 -0.541500 0.132744 -0.077172 1.967024 5.309213 1.435761 0.848207 -1.138226 -0.184608 -0.476754 2.728609 -0.379894 -2.554809 0.348561 0.432034 3.332991 -1.778858
wb_dma_ch_sel/assign_154_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/assign_156_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/always_9/stmt_1/expr_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_112_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_de/always_23/block_1/case_1/block_8 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_de/always_23/block_1/case_1/block_9 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_rf/assign_28_this_ptr_set -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_rf/always_22 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_de/always_23/block_1/case_1/block_1 2.552834 2.971099 1.315795 -1.059369 4.785704 2.386171 -0.716689 1.303918 1.443228 0.932045 0.987308 -0.886141 1.721946 -4.747849 0.946487 3.415601 -2.708284 -1.932175 1.457980 -2.479167
wb_dma_de/always_23/block_1/case_1/block_2 -2.720254 -0.545332 -0.501695 -0.888229 0.984793 -2.337671 0.614088 1.667845 0.747365 0.717191 2.256498 4.071030 -0.487931 2.205262 -1.150833 -0.713340 3.539031 1.455257 -0.759777 -1.259086
wb_dma_de/always_23/block_1/case_1/block_3 -0.869874 0.013954 4.156982 -0.954543 4.639941 3.775975 -1.089365 0.506868 2.016126 1.673591 -0.826577 -4.029857 0.544485 0.598719 0.734362 2.430946 -1.715081 -2.827902 -1.315480 -3.781381
wb_dma_de/always_23/block_1/case_1/block_4 -1.210048 -1.381179 4.483417 -1.106039 3.852170 3.814824 -0.398301 0.340458 2.173444 3.327360 -1.588428 -2.714837 1.127331 -0.162514 -0.155565 0.518928 -2.439394 -2.081771 -1.628416 -3.792765
wb_dma_ch_rf/always_27 3.543354 2.370810 -2.173008 -0.645770 1.039833 1.713499 0.155474 0.570708 1.654207 -0.815323 -0.759029 0.891313 1.440423 -4.822580 0.983521 1.011396 -1.585401 1.800470 2.108507 -2.137060
wb_dma_de/always_23/block_1/case_1/block_7 -1.726472 -1.583665 -3.592583 1.760473 -2.837039 1.974745 0.602093 -0.133107 0.526761 0.932502 1.089511 2.230261 2.463821 -3.983415 -1.940838 0.292110 -1.058269 1.810980 4.309757 2.692177
wb_dma/assign_4_dma_rest -2.318649 -4.058874 -1.753152 -0.215765 -0.873273 0.008707 0.232931 0.853209 -0.495802 1.288950 0.543824 3.405513 0.662316 2.188855 -1.521640 0.647821 -1.747456 2.310186 0.788483 -0.417908
wb_dma_ch_rf/always_23/if_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/reg_ndr_r 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_de/assign_66_dma_done/expr_1 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_ch_sel/reg_req_r -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_rf/reg_pointer_r -4.333150 -3.619058 -0.807261 -0.175647 -2.080041 -0.429113 -0.014893 -1.006538 -1.200177 -0.279536 0.119761 0.846509 -1.897267 2.696958 -0.580218 -2.256613 1.252743 2.740096 -0.278286 2.731941
wb_dma_ch_sel/assign_105_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_pri_enc/wire_pri5_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_39/case_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/always_6 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_sel/always_7 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/always_4 1.999960 1.802150 -1.898363 -0.031740 2.076844 1.132672 0.893645 1.111938 2.190761 -0.837058 -0.238135 -0.904324 0.368379 -4.836606 0.456774 -0.419497 -0.109399 1.183903 2.018103 -2.724133
wb_dma_ch_sel/always_5 -0.041195 0.114722 -1.798508 0.049507 3.915844 -0.058397 0.716082 0.290752 2.087195 2.047286 1.000404 1.331801 0.281514 -4.756443 0.258518 -1.741227 -1.029496 0.192888 -0.071907 -2.782491
wb_dma_ch_sel/assign_126_ch_sel/expr_1 2.748100 2.950406 2.943680 -1.294857 -0.208230 3.629451 1.661780 1.857020 -0.583061 -2.298379 -2.229205 3.673298 1.537665 -2.369325 0.273484 1.564612 -0.118871 0.252039 0.008689 -4.487955
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_sel/always_1 -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_arb/always_2/block_1/case_1/cond -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/always_8 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_sel/always_9 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_pri_enc_sub/always_1/case_1/stmt_2 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/assign_67_dma_done_all 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_ch_rf/wire_ch_txsz -1.011381 0.568444 -0.260552 2.872197 0.194101 4.131825 -1.429727 -4.158800 0.600718 -1.088356 0.448411 -3.107310 0.106529 -3.992068 -1.896851 0.304761 -0.655532 0.123756 -2.529459 -2.102115
wb_dma_ch_sel/assign_99_valid -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_rf/always_23/if_1/block_1/if_1/cond -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1 2.140028 3.298254 5.638512 -1.316199 0.225729 3.875894 1.878037 1.019517 1.228536 -0.916405 -1.828665 -1.400624 2.781204 -1.878165 1.242858 2.837283 0.003603 -2.422409 1.592704 -1.720186
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_2 0.978011 2.321404 -0.464020 0.211126 -0.632165 1.414723 -0.633614 -1.172057 4.456136 0.241589 1.931372 1.235411 -1.804860 -1.781175 2.848940 -3.468201 2.899394 0.927324 0.909506 1.601562
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/stmt_1 0.078413 -3.744656 1.328205 1.879514 -1.662904 4.348081 0.645080 0.396076 -0.950715 -3.214336 -0.669027 0.314938 -1.880873 -0.267147 -2.492625 0.566592 -0.963370 2.349917 0.641887 -1.355881
wb_dma/wire_ch2_txsz 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1 -1.210048 -1.381179 4.483417 -1.106039 3.852170 3.814824 -0.398301 0.340458 2.173444 3.327360 -1.588428 -2.714837 1.127331 -0.162514 -0.155565 0.518928 -2.439394 -2.081771 -1.628416 -3.792765
wb_dma_de/always_23/block_1 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_ch_rf/always_22/if_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_de/wire_mast1_dout -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_ch_rf/always_4/if_1/block_1/if_1/if_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_de/always_8/stmt_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_rf/assign_18_pointer_we/expr_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_rf/wire_ch_done_we 2.403479 0.457569 0.740280 -0.725709 1.869936 2.854424 0.021101 -1.458882 2.958818 -0.919091 -0.056590 0.555660 1.024045 -3.075955 0.767923 1.935567 -1.107785 2.080110 0.833541 -1.690300
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_wb_slv/wire_wb_ack_o -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1 0.078413 -3.744656 1.328205 1.879514 -1.662904 4.348081 0.645080 0.396076 -0.950715 -3.214336 -0.669027 0.314938 -1.880873 -0.267147 -2.492625 0.566592 -0.963370 2.349917 0.641887 -1.355881
wb_dma_de/reg_ld_desc_sel -2.282824 -0.016385 2.332746 -3.765388 3.336986 2.194960 0.171944 2.694482 -0.753402 1.897100 -2.589548 0.793565 0.549784 -0.313947 -2.966879 4.922116 3.696699 1.881386 1.418883 -0.317208
wb_dma_wb_mast/assign_2_mast_pt_out -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_de/assign_83_wr_ack 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma/wire_dma_done_all 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
assert_wb_dma_rf/input_ch0_am1 -0.322604 -0.959832 -1.962444 0.151005 -0.479475 -1.796719 0.510234 0.624577 0.367270 -0.459232 0.165701 -1.015021 -2.169383 1.085349 -1.444337 -2.793032 0.647349 2.698856 -0.793457 -2.493335
wb_dma_ch_arb/reg_state 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_sel/input_ch0_csr 1.780796 2.267036 -0.152229 -3.353167 4.653924 -0.367494 -0.115740 -0.800764 2.109935 1.905339 -0.787673 0.727130 0.894817 -1.406451 5.492090 0.610159 -4.375522 -0.409458 1.011798 -1.879305
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1 -0.869874 0.013954 4.156982 -0.954543 4.639941 3.775975 -1.089365 0.506868 2.016126 1.673591 -0.826577 -4.029857 0.544485 0.598719 0.734362 2.430946 -1.715081 -2.827902 -1.315480 -3.781381
wb_dma_ch_sel/assign_153_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_wb_mast 4.119751 3.345820 -0.422351 -0.826432 -0.683154 0.404435 -1.139906 -2.066774 2.820852 -0.093282 0.818839 -0.757295 3.478845 -2.588709 0.511594 4.643492 -0.818957 0.623940 2.124023 2.582509
wb_dma_ch_sel/assign_124_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_de/always_18/stmt_1 -1.955466 -1.550367 -1.243153 1.540591 -0.771402 -0.499207 0.643329 0.367752 1.692931 -0.981775 2.092330 -2.482154 0.197944 -0.144067 -0.807324 1.407712 2.783885 0.032963 4.463615 4.688996
wb_dma_ch_rf/wire_ch_csr_dewe 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_ch_pri_enc/input_pri2 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_pri_enc/input_pri3 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_pri_enc/input_pri0 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_pri_enc/input_pri1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_if/input_slv_pt_in -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_de/always_23/block_1/case_1/block_9/stmt_3 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma/wire_de_adr1_we -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_sel/assign_6_pri1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/assign_129_req_p0/expr_1 1.551802 -0.016694 3.235868 -0.721782 3.334260 1.366470 0.283843 -1.506451 3.927528 -2.450979 0.443408 -3.377825 0.139433 0.874903 3.002141 3.185698 1.381868 -0.503385 1.263127 0.250383
wb_dma_rf/wire_csr -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/if_1/cond -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2 0.399978 -0.085423 -2.843148 0.799056 -1.998738 0.847485 0.728198 -2.474869 2.280323 1.542704 0.113460 1.223108 0.759604 -4.924022 -0.402367 -3.861631 -1.596407 2.830602 1.127293 0.549485
wb_dma_ch_sel/always_37/if_1 1.279086 0.580842 3.247530 -0.537993 -0.643928 4.148516 2.184842 1.696329 -1.234541 -1.195435 -2.359185 4.652532 1.996498 -2.240221 -0.656258 0.397390 -1.906636 -0.059549 -0.804293 -5.235736
wb_dma_de/always_6/if_1/cond -1.263509 0.710211 -2.316495 0.956520 -0.161123 0.466244 0.022565 -4.626785 2.979940 -0.001232 1.811713 -3.578288 1.958338 -3.581667 -0.224007 0.764454 -1.989036 1.723682 1.949233 0.961901
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1/stmt_2 -0.869874 0.013954 4.156982 -0.954543 4.639941 3.775975 -1.089365 0.506868 2.016126 1.673591 -0.826577 -4.029857 0.544485 0.598719 0.734362 2.430946 -1.715081 -2.827902 -1.315480 -3.781381
wb_dma_ch_rf/always_8/stmt_1 -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_ch_sel/assign_108_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_pri_enc/wire_pri9_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/wire_pri2 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/wire_pri3 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/wire_pri0 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/wire_pri1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_4/if_1/if_1/cond/expr_1 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_rf/input_ptr_set -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_rf/always_2/if_1/if_1 0.700082 2.632605 -1.511857 -2.758131 1.463867 1.123143 -2.664572 -0.495478 0.235539 0.623279 1.073820 5.178283 -1.325471 -1.591623 2.711627 0.146098 -0.648071 3.698766 -0.006663 0.080419
wb_dma_de/assign_77_read_hold -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_pri_enc_sub/input_valid -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/cond 1.513701 -1.793122 4.949607 -2.017974 2.748461 1.535888 1.278028 -0.584652 3.480495 -1.084899 -0.997354 -1.540089 1.178664 2.314905 2.853401 2.679276 -0.796932 -0.123935 1.274775 -0.678650
wb_dma_ch_rf/always_27/stmt_1 3.543354 2.370810 -2.173008 -0.645770 1.039833 1.713499 0.155474 0.570708 1.654207 -0.815323 -0.759029 0.891313 1.440423 -4.822580 0.983521 1.011396 -1.585401 1.800470 2.108507 -2.137060
wb_dma_wb_slv/assign_2_pt_sel/expr_1 0.696938 -2.217599 3.782875 0.678319 1.897896 -2.506091 1.317185 -5.328133 4.435658 2.146849 1.527008 -2.590402 2.764437 2.423274 0.719124 0.510665 0.122733 -3.006263 -4.362315 -0.128248
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_sel/wire_valid 1.218643 0.437088 1.329505 1.031676 3.125434 1.225437 2.167799 3.922199 -0.171835 -1.118975 1.089914 1.901223 0.280705 -3.312160 -0.876611 2.007050 0.885592 -2.693731 2.043578 -2.218996
wb_dma_ch_sel/assign_162_req_p1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/wire_chunk_cnt_is_0_d 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/assign_109_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_pri_enc_sub/always_3/if_1/if_1/cond 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1/expr_1 -0.862424 4.976114 -0.119040 -2.875449 -0.798688 -0.963609 0.060721 0.430225 2.457116 -2.056908 0.989865 1.284923 -0.531132 0.731394 1.590028 -1.115158 5.463665 3.707766 1.184888 -0.846203
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_de/assign_75_mast1_dout -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_ch_rf/always_5/if_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_pri_enc/wire_pri21_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_157_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_wb_mast/assign_1/expr_1 -0.805646 -0.733754 -1.863476 1.942398 1.796971 0.696505 -2.354681 -0.904863 6.460665 2.409523 3.347243 -4.133173 0.968292 2.398404 2.062335 -0.338720 0.069486 -2.960540 -1.171292 -0.552828
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_de/reg_mast1_adr 1.471702 -0.466099 1.297511 -2.121701 -0.433427 -4.493146 3.414509 4.101339 2.785234 -0.704619 2.425462 0.724824 1.938611 3.432039 0.009972 -1.360359 -1.233407 1.162684 2.954412 -3.373903
wb_dma_ch_pri_enc/wire_pri17_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_141_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/input_ch2_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_ch_rf/assign_13_ch_txsz_we 0.337533 -1.801989 -1.565370 2.756434 0.126493 2.127608 0.723734 -2.039685 0.826422 -2.355802 0.718964 -3.847651 1.221995 -3.598793 -2.330144 2.440907 -2.328713 0.582721 1.837771 -0.622463
wb_dma_ch_sel/assign_130_req_p0 1.551802 -0.016694 3.235868 -0.721782 3.334260 1.366470 0.283843 -1.506451 3.927528 -2.450979 0.443408 -3.377825 0.139433 0.874903 3.002141 3.185698 1.381868 -0.503385 1.263127 0.250383
wb_dma_ch_arb/always_1/if_1/stmt_2 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_sel/assign_106_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_pri_enc/wire_pri28_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1/if_1/cond 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_rf/always_10/if_1/if_1/block_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_rf/always_11/if_1/if_1 1.778352 -0.934327 1.285147 -0.725139 4.538744 0.160466 0.086447 -0.848888 3.543489 -1.035863 0.528458 -0.966329 -0.424067 0.014938 0.677828 1.973355 1.858092 0.922154 -1.541036 -2.574687
wb_dma_wb_if/wire_slv_adr -4.404919 6.422194 0.935949 -2.029363 -1.197246 0.946183 -0.691006 -2.945895 1.663079 2.129542 1.394954 0.755049 0.333589 -0.887404 2.968971 -5.078182 -0.072135 0.561116 -1.249078 -2.442686
wb_dma_ch_rf/assign_15_ch_am0_we/expr_1/expr_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_sel/input_ch1_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma/wire_pt1_sel_i -2.040432 -1.363912 1.426762 -0.452943 0.437880 -1.319110 0.743290 -1.807994 3.629098 1.506685 1.899795 -4.834534 3.145522 2.812792 0.095049 1.313451 -2.995637 -0.847241 1.467841 -0.383544
wb_dma_ch_sel/always_47/case_1/stmt_1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma/wire_pt1_sel_o -0.377524 -3.667970 0.486563 1.060166 2.438609 0.358162 -1.257094 -2.350481 1.049775 0.671615 0.358222 0.081898 -2.009601 1.088243 0.746811 -1.962411 -0.151389 0.046259 -3.214272 -0.175150
wb_dma_ch_sel/assign_127_req_p0/expr_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_pri_enc/inst_u16 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_2 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/always_48/case_1 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_sel/input_ch7_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
assert_wb_dma_rf/input_ch0_txsz -1.940304 0.425861 -1.210207 1.230731 -1.703164 0.037161 -0.606059 -2.353660 1.731204 -0.935774 0.936140 -3.540004 -1.140815 -0.047244 -1.240972 -2.184011 2.332428 2.138721 0.026894 0.383107
assert_wb_dma_rf -1.074831 0.857625 -2.162019 0.707686 -1.236631 -1.305685 0.026036 -0.662346 1.184440 -0.709620 0.634311 -3.128497 -2.093539 -0.012699 -1.241969 -3.535910 1.652026 2.576400 -0.245417 -1.740396
wb_dma_ch_rf/reg_ch_am0_r -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_rf/always_4/if_1 -4.333150 -3.619058 -0.807261 -0.175647 -2.080041 -0.429113 -0.014893 -1.006538 -1.200177 -0.279536 0.119761 0.846509 -1.897267 2.696958 -0.580218 -2.256613 1.252743 2.740096 -0.278286 2.731941
wb_dma_de/always_4/if_1/if_1/stmt_1 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_de/always_14/stmt_1/expr_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/wire_use_ed -4.313262 -0.554039 3.011257 -4.112496 1.341060 5.383832 -2.578515 -0.356551 0.796388 3.886466 -2.419447 0.562279 2.079524 2.215854 1.043255 4.508869 -2.187767 1.971092 2.030277 0.668037
wb_dma_de/always_23/block_1/case_1/block_2/if_1/cond -2.720254 -0.545332 -0.501695 -0.888229 0.984793 -2.337671 0.614088 1.667845 0.747365 0.717191 2.256498 4.071030 -0.487931 2.205262 -1.150833 -0.713340 3.539031 1.455257 -0.759777 -1.259086
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_sel/always_7/stmt_1/expr_1 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/input_nd_i 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
assert_wb_dma_ch_sel/input_req_i 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_rf/reg_ch_rl -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_de/reg_paused -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/cond 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_wb_if/wire_mast_drdy 2.257202 -2.604208 1.505007 1.234802 0.706526 4.196030 -0.732925 -1.575790 2.179842 0.792013 -1.386271 1.850934 0.760405 -4.573939 0.577351 1.297996 2.367158 0.013390 1.211022 5.696718
wb_dma_de/always_23/block_1/case_1/block_11/stmt_2 0.129659 -0.892446 -0.028970 -1.331773 -1.318105 0.824007 1.917366 1.817429 1.416794 -1.822389 0.030081 2.199054 -0.025661 -0.198674 -0.694362 0.200474 0.803685 4.114442 3.856277 -0.408120
wb_dma_de/always_23/block_1/case_1/block_11/stmt_3 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/assign_100_valid/expr_1 -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_wb_if/inst_u1 1.264597 4.140702 1.759760 0.299097 0.496716 2.256456 -0.017593 0.362722 -0.968257 -2.116876 -0.819240 -0.541027 0.746255 -2.667860 0.184688 0.113009 2.072263 -1.915088 -2.130865 -3.412627
wb_dma_wb_if/inst_u0 4.119751 3.345820 -0.422351 -0.826432 -0.683154 0.404435 -1.139906 -2.066774 2.820852 -0.093282 0.818839 -0.757295 3.478845 -2.588709 0.511594 4.643492 -0.818957 0.623940 2.124023 2.582509
wb_dma_ch_sel 1.730418 1.739981 0.993335 -1.363755 2.365607 2.200415 0.219511 2.355309 -0.312552 0.333873 -1.069734 3.580949 1.587899 -2.345570 1.602310 2.257719 -1.023448 -1.275611 1.068771 -1.799300
wb_dma_rf/input_de_csr_we 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_rf/wire_ch0_adr0 -4.190315 0.430509 1.155744 -3.563696 0.009223 0.975802 1.063438 1.907380 2.293439 3.619293 -1.213953 1.706283 0.233628 0.620434 1.863026 -2.853527 1.017975 2.126163 3.766261 0.820503
wb_dma_rf/wire_ch0_adr1 -1.713041 1.237466 -1.566612 1.396131 -0.778573 -0.448313 -0.280961 -0.947585 1.470015 -2.621114 1.549531 -4.878862 -1.737497 -0.129992 -0.583341 -1.311968 3.035205 1.297612 1.622039 0.626640
wb_dma_de/always_9/stmt_1/expr_1 1.185677 -1.471206 0.061707 -0.938644 3.582391 -2.176232 0.950434 -2.161421 4.540587 0.335635 0.575808 -4.901246 2.183411 0.033090 0.568013 2.445768 -0.759148 0.533754 1.178408 -0.271587
wb_dma_ch_sel/always_42/case_1/cond 1.938244 -1.198339 -0.504556 -1.023786 -1.103488 1.469998 -0.001098 -0.638269 0.568715 0.583271 -0.532243 4.220343 1.341195 -1.053590 -0.130081 0.665053 -2.802785 2.947697 0.530372 -0.474069
wb_dma_wb_slv/input_wb_cyc_i 2.416175 0.642110 3.851443 -0.152273 -2.045243 -3.039120 3.469013 -4.190546 3.818077 -1.082147 2.220354 -0.740059 3.359852 0.933910 2.170114 -1.732439 -0.561190 -1.306941 1.282992 1.620422
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1/cond/expr_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_de/reg_tsz_cnt 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_sel/reg_ndr 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_de/assign_83_wr_ack/expr_1 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_de/reg_de_txsz_we -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma_ch_rf/reg_pointer_sr -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_sel/assign_130_req_p0/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_rf/input_de_adr1_we -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1 -1.210048 -1.381179 4.483417 -1.106039 3.852170 3.814824 -0.398301 0.340458 2.173444 3.327360 -1.588428 -2.714837 1.127331 -0.162514 -0.155565 0.518928 -2.439394 -2.081771 -1.628416 -3.792765
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_43/case_1/cond 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_rf/reg_ch_adr0_r -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_pri_enc/input_valid -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_pri_enc/reg_pri_out1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_23/block_1/case_1/block_7/stmt_1 -2.708704 -3.028179 -0.815198 1.610212 -1.429343 0.568494 0.333643 0.124008 1.325602 0.827856 1.551131 -0.839870 0.905447 -0.215547 -1.913675 0.965912 1.631570 0.336275 3.540528 4.494320
wb_dma_de/always_23/block_1/case_1/block_7/stmt_7 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_de/always_23/block_1/case_1/block_7/stmt_4 -2.318649 -4.058874 -1.753152 -0.215765 -0.873273 0.008707 0.232931 0.853209 -0.495802 1.288950 0.543824 3.405513 0.662316 2.188855 -1.521640 0.647821 -1.747456 2.310186 0.788483 -0.417908
wb_dma_ch_arb/always_2/block_1/case_1/if_2 0.632164 -3.206732 1.523557 1.853223 -0.197162 3.901182 0.008781 -0.062089 -0.941740 -2.177099 -0.877866 1.867946 -2.970325 -0.539270 -2.195128 -0.970570 0.368466 1.781663 -2.896090 -2.926265
wb_dma_ch_sel/input_req_i -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_rf/assign_4_dma_abort/expr_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/always_1/case_1/stmt_8 -2.562698 -0.991828 1.048241 -2.363087 1.607811 -0.336801 1.067783 0.459777 -1.197977 1.925123 -1.026183 -0.003381 -1.601817 0.508116 -0.676186 -0.449706 -0.644309 2.063599 0.019905 -0.865497
wb_dma_ch_rf/wire_ptr_inv 0.178382 -4.394417 0.571844 1.706577 0.881936 2.079119 0.324639 0.142987 0.363546 -2.846817 0.657553 -1.049023 -1.013629 1.199507 -2.574899 2.866333 -0.433970 1.527142 -0.012377 -1.728271
wb_dma_de/always_23/block_1/case_1/block_4/if_1/cond -0.798969 1.152565 0.355124 -0.863070 1.143086 1.187647 -1.201683 -2.943017 3.213634 1.701872 0.613097 -0.278310 -0.570659 -1.194221 1.761971 -1.848834 0.705990 1.357183 -1.250893 0.044481
wb_dma_ch_sel/assign_138_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_rf/always_1/case_1/stmt_1 -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_rf/always_1/case_1/stmt_6 -2.674771 0.109145 3.693746 -1.785095 -0.489685 -0.957341 1.355737 -0.963410 1.988240 -0.200680 0.103802 0.816985 -0.771787 3.410403 0.880394 -2.088883 5.984509 1.553294 -2.041049 0.159539
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_de/always_23/block_1/case_1/block_8/stmt_3 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/always_43/case_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_sel/assign_9_pri2 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_pri_enc_sub/always_1/case_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_rf/always_2/if_1 0.700082 2.632605 -1.511857 -2.758131 1.463867 1.123143 -2.664572 -0.495478 0.235539 0.623279 1.073820 5.178283 -1.325471 -1.591623 2.711627 0.146098 -0.648071 3.698766 -0.006663 0.080419
wb_dma/wire_dma_abort 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_wb_if/input_wb_stb_i -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma_rf/input_de_txsz 1.752246 -2.108429 0.483554 -0.202944 2.693356 -0.294543 0.691980 -1.896081 3.796714 -0.987068 0.492543 -4.001389 1.873205 -0.043103 0.195254 3.534461 -1.231768 0.777004 1.618616 -0.112386
wb_dma_ch_pri_enc/wire_pri3_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/wire_gnt_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/wire_gnt_p0 2.545882 0.402069 2.831127 -0.099083 -0.362199 3.034813 1.021874 2.238340 -0.552095 -4.719503 -0.069565 -1.096349 0.659770 0.869799 -0.062679 4.377990 -2.281839 0.036460 2.816118 -2.641804
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/always_23/block_1/case_1/block_2/if_1/stmt_1 -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma/input_wb0_err_i 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/always_44/case_1/stmt_4 -0.099003 -2.978379 2.772114 -1.322348 -1.217838 0.363998 1.471254 2.878522 -0.126778 -1.052305 -0.730842 2.341823 -1.322851 3.719787 -1.304193 -0.698882 1.016541 2.486909 0.580314 -1.386939
wb_dma_ch_sel/always_44/case_1/stmt_1 -3.055917 1.083772 0.296239 -2.029752 -1.340729 -0.580651 2.197551 1.293558 0.257655 0.100668 0.795632 0.650930 -0.543978 0.108924 1.100306 -2.627903 -1.372362 2.473912 3.513965 -0.559767
wb_dma_wb_mast/wire_wb_data_o -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_de/always_6/if_1/if_1/stmt_1 1.635793 -2.548183 0.463404 0.970239 4.564312 -0.041455 -0.305843 -1.389857 2.594244 -0.880717 0.636704 -3.388484 0.605139 0.284460 -0.988620 3.562513 0.139570 -0.831989 -2.314839 -2.503192
wb_dma_de/assign_78_mast0_go/expr_1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/always_38/case_1/cond 1.999960 1.802150 -1.898363 -0.031740 2.076844 1.132672 0.893645 1.111938 2.190761 -0.837058 -0.238135 -0.904324 0.368379 -4.836606 0.456774 -0.419497 -0.109399 1.183903 2.018103 -2.724133
wb_dma_de/always_23/block_1/case_1/block_7/if_1/block_1 -0.783168 -1.573116 -3.411507 2.228474 -1.186440 0.748785 0.331918 -2.416867 1.056013 -0.462181 1.258592 -1.758864 0.697574 -3.487066 -1.636538 -0.398007 -2.198972 1.893242 1.924894 0.766439
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/stmt_1 1.752246 -2.108429 0.483554 -0.202944 2.693356 -0.294543 0.691980 -1.896081 3.796714 -0.987068 0.492543 -4.001389 1.873205 -0.043103 0.195254 3.534461 -1.231768 0.777004 1.618616 -0.112386
wb_dma_de/assign_4_use_ed -4.313262 -0.554039 3.011257 -4.112496 1.341060 5.383832 -2.578515 -0.356551 0.796388 3.886466 -2.419447 0.562279 2.079524 2.215854 1.043255 4.508869 -2.187767 1.971092 2.030277 0.668037
assert_wb_dma_wb_if/assert_a_wb_stb -1.412593 -4.148688 0.991583 1.189546 1.215623 -0.401247 -0.425826 -1.968057 0.808708 0.195427 1.232352 -0.517952 -1.873397 2.468950 0.052150 -1.274110 -0.296939 0.099699 -1.384741 0.984109
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/assign_132_req_p0 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_rf/always_25/if_1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_de/wire_rd_ack 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma/wire_slv0_adr -4.404919 6.422194 0.935949 -2.029363 -1.197246 0.946183 -0.691006 -2.945895 1.663079 2.129542 1.394954 0.755049 0.333589 -0.887404 2.968971 -5.078182 -0.072135 0.561116 -1.249078 -2.442686
wb_dma_wb_slv/input_wb_stb_i -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma_ch_sel/assign_96_valid/expr_1 0.358623 3.249560 -2.827710 -2.479021 1.634887 3.478649 -1.389485 3.663326 2.370962 0.718387 -2.248941 2.070197 1.217882 -2.473678 3.791367 2.176517 3.143161 1.225642 4.624510 0.567716
wb_dma_ch_sel/always_4/stmt_1 1.999960 1.802150 -1.898363 -0.031740 2.076844 1.132672 0.893645 1.111938 2.190761 -0.837058 -0.238135 -0.904324 0.368379 -4.836606 0.456774 -0.419497 -0.109399 1.183903 2.018103 -2.724133
wb_dma_rf/wire_pointer2_s -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_de/reg_chunk_dec 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_de/reg_chunk_cnt_is_0_r 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_ch_sel/assign_158_req_p1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma/wire_wb0_cyc_o -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/stmt_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/cond 2.610999 1.081812 3.744399 -0.113644 1.554361 2.982847 1.106277 2.655988 0.327917 -0.991565 -0.695111 0.555617 2.293639 -1.108034 -1.049092 4.410316 -0.428213 -2.560037 1.005472 -2.693324
wb_dma_ch_sel/always_37/if_1/if_1/stmt_1 2.511278 -0.569659 5.643321 -0.004461 -1.175108 5.431082 0.795453 -0.559224 -0.207732 -3.713503 -1.081785 1.906284 0.668015 0.320385 0.937196 2.772765 -2.493833 -0.032799 -0.049396 -1.843922
wb_dma_ch_rf/always_23/if_1/block_1/if_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_rf/reg_ch_adr1_r -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma/input_wb0_cyc_i 0.037179 2.404384 1.921716 -2.077093 -2.813080 -3.592199 4.034482 -3.384056 4.402623 0.947843 1.286859 -2.190893 5.071944 1.204126 0.504131 1.568605 0.311846 0.439753 1.512196 0.673213
wb_dma_ch_sel/always_8/stmt_1 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/stmt_1 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_wb_slv 1.264597 4.140702 1.759760 0.299097 0.496716 2.256456 -0.017593 0.362722 -0.968257 -2.116876 -0.819240 -0.541027 0.746255 -2.667860 0.184688 0.113009 2.072263 -1.915088 -2.130865 -3.412627
wb_dma_de/inst_u0 -1.734524 -3.744968 0.379631 -0.541500 0.132744 -0.077172 1.967024 5.309213 1.435761 0.848207 -1.138226 -0.184608 -0.476754 2.728609 -0.379894 -2.554809 0.348561 0.432034 3.332991 -1.778858
wb_dma_de/inst_u1 -1.704697 -3.169537 0.397720 0.721062 3.354457 -2.026557 1.359483 1.719566 1.816856 -0.284557 1.665025 -4.036198 -0.122463 3.004271 -0.430691 0.942870 -0.628419 -1.835109 0.405096 -2.673941
wb_dma_pri_enc_sub/input_pri_in 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/cond -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/assign_146_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/assign_101_valid/expr_1 -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/reg_de_adr1_we -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_rf/assign_10_ch_enable/expr_1/expr_1/expr_1 3.543354 2.370810 -2.173008 -0.645770 1.039833 1.713499 0.155474 0.570708 1.654207 -0.815323 -0.759029 0.891313 1.440423 -4.822580 0.983521 1.011396 -1.585401 1.800470 2.108507 -2.137060
wb_dma_ch_sel/always_46/case_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_rf/assign_11_ch_csr_we 2.140028 3.298254 5.638512 -1.316199 0.225729 3.875894 1.878037 1.019517 1.228536 -0.916405 -1.828665 -1.400624 2.781204 -1.878165 1.242858 2.837283 0.003603 -2.422409 1.592704 -1.720186
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1/expr_2 1.067454 -3.977936 -1.051708 1.273085 0.790100 0.028736 0.226838 -2.478932 2.281808 -0.982965 0.824106 -2.663108 1.104463 0.019720 -1.368193 2.585685 -2.214587 1.662374 0.831905 0.486076
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma/wire_de_adr0_we -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_wb_slv/wire_rf_sel 2.139997 4.197350 0.719115 -2.497648 -0.459829 -3.788201 0.720494 -0.789842 2.428278 -2.549036 2.471211 2.056438 -0.704502 1.854491 0.372131 1.931393 5.302281 2.977582 0.395561 0.857258
assert_wb_dma_wb_if -1.412593 -4.148688 0.991583 1.189546 1.215623 -0.401247 -0.425826 -1.968057 0.808708 0.195427 1.232352 -0.517952 -1.873397 2.468950 0.052150 -1.274110 -0.296939 0.099699 -1.384741 0.984109
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/stmt_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/assign_120_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma/wire_wb1s_data_o -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_de/wire_adr0_cnt_next1 -1.734524 -3.744968 0.379631 -0.541500 0.132744 -0.077172 1.967024 5.309213 1.435761 0.848207 -1.138226 -0.184608 -0.476754 2.728609 -0.379894 -2.554809 0.348561 0.432034 3.332991 -1.778858
wb_dma_ch_sel/always_8/stmt_1/expr_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma/wire_pt0_sel_o -2.040432 -1.363912 1.426762 -0.452943 0.437880 -1.319110 0.743290 -1.807994 3.629098 1.506685 1.899795 -4.834534 3.145522 2.812792 0.095049 1.313451 -2.995637 -0.847241 1.467841 -0.383544
wb_dma/wire_pt0_sel_i -0.377524 -3.667970 0.486563 1.060166 2.438609 0.358162 -1.257094 -2.350481 1.049775 0.671615 0.358222 0.081898 -2.009601 1.088243 0.746811 -1.962411 -0.151389 0.046259 -3.214272 -0.175150
wb_dma_ch_rf/always_11 1.778352 -0.934327 1.285147 -0.725139 4.538744 0.160466 0.086447 -0.848888 3.543489 -1.035863 0.528458 -0.966329 -0.424067 0.014938 0.677828 1.973355 1.858092 0.922154 -1.541036 -2.574687
wb_dma_ch_rf/always_10 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_rf/always_17 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_rf/input_de_csr_we 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_ch_sel/assign_147_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1/stmt_1 -0.752486 0.624175 1.176808 -1.423200 1.755741 -0.369699 0.445484 -1.471141 3.128946 -0.380510 0.772671 -1.550846 -0.282969 0.495472 1.132009 0.102496 1.831621 1.627627 0.357530 -0.544487
wb_dma_wb_if/wire_slv_dout -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/cond 0.529073 1.459881 -2.280002 -0.192267 2.815132 -0.165820 -0.437573 -2.565337 2.762688 1.858019 1.666501 1.771700 0.651623 -4.892264 0.887571 -0.859045 -0.489935 1.321155 -0.565352 -0.690051
wb_dma/wire_pointer -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_de/assign_75_mast1_dout/expr_1 -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma/wire_ch3_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_ch_rf/assign_27_ptr_inv 0.178382 -4.394417 0.571844 1.706577 0.881936 2.079119 0.324639 0.142987 0.363546 -2.846817 0.657553 -1.049023 -1.013629 1.199507 -2.574899 2.866333 -0.433970 1.527142 -0.012377 -1.728271
wb_dma_de/reg_adr1_inc -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_sel/input_ch6_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_de/input_mast0_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/assign_68_de_txsz/expr_1 0.665034 -1.959769 -2.606287 0.661712 2.940730 -2.133988 1.568545 -2.106696 3.214190 0.074911 0.301959 -4.868800 2.913533 -2.718433 -0.902470 2.327789 -1.470419 0.456871 2.005151 -0.302544
wb_dma/wire_ch2_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_ch_pri_enc/always_4/case_1/stmt_2 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_rf/input_ndnr 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/always_19/stmt_1 1.471702 -0.466099 1.297511 -2.121701 -0.433427 -4.493146 3.414509 4.101339 2.785234 -0.704619 2.425462 0.724824 1.938611 3.432039 0.009972 -1.360359 -1.233407 1.162684 2.954412 -3.373903
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_1 -2.239321 1.127851 0.664375 -0.644863 0.136515 1.974069 -0.766075 -2.758749 2.300133 0.499364 1.011678 -1.475442 -0.153885 -1.060327 1.073893 -0.287382 -0.100609 1.621230 0.941117 0.778773
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1/stmt_2 -2.925669 0.191326 0.230258 0.377484 1.009430 4.448666 -3.774296 2.001778 2.434108 2.728254 2.657779 -1.854546 -1.807951 0.571845 0.564486 -1.588017 -2.373674 -0.665767 0.565303 -1.744370
wb_dma_ch_sel/assign_139_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_de/assign_78_mast0_go/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma/assign_6_pt1_sel_i -2.040432 -1.363912 1.426762 -0.452943 0.437880 -1.319110 0.743290 -1.807994 3.629098 1.506685 1.899795 -4.834534 3.145522 2.812792 0.095049 1.313451 -2.995637 -0.847241 1.467841 -0.383544
wb_dma/wire_mast1_adr 1.471702 -0.466099 1.297511 -2.121701 -0.433427 -4.493146 3.414509 4.101339 2.785234 -0.704619 2.425462 0.724824 1.938611 3.432039 0.009972 -1.360359 -1.233407 1.162684 2.954412 -3.373903
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/cond 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/input_dma_busy -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_de/reg_adr1_cnt -1.799955 -1.653560 -0.614241 1.331951 2.569973 -2.510731 1.638506 2.307962 1.396122 -1.787327 2.528968 -4.503858 -0.889521 2.127646 -0.764592 0.810512 1.199280 -1.707199 1.776574 -1.733730
wb_dma_ch_sel/always_42/case_1/stmt_4 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_ch_sel/always_42/case_1/stmt_2 0.971084 -2.692337 -1.669904 1.399827 0.858071 0.975249 -1.064670 -3.689869 1.800888 0.303811 0.945797 0.064076 0.152740 -1.674893 -1.190306 0.608762 -2.061019 2.115167 -2.006592 -0.532942
wb_dma_ch_sel/always_42/case_1/stmt_3 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/always_42/case_1/stmt_1 -0.446958 -1.205493 4.273112 -4.021288 2.263823 2.082119 1.502528 -2.202489 2.635817 2.435716 -3.345525 -1.811584 2.013139 0.635967 4.873674 1.210993 -4.975237 0.088620 3.424161 1.610185
wb_dma_ch_rf/always_4/if_1/block_1/if_1 -4.333150 -3.619058 -0.807261 -0.175647 -2.080041 -0.429113 -0.014893 -1.006538 -1.200177 -0.279536 0.119761 0.846509 -1.897267 2.696958 -0.580218 -2.256613 1.252743 2.740096 -0.278286 2.731941
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1/expr_1/expr_2 -2.239496 2.811933 2.408696 -1.816188 -0.394340 -0.843860 1.180067 1.377734 2.430355 -2.331527 3.386276 -2.025381 -0.231817 3.422125 2.331060 0.396409 0.283439 0.253484 4.159007 -0.529535
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/block_1 -3.042457 -0.135534 1.474484 1.270381 0.613024 4.515864 -2.589182 1.230682 3.419116 1.840992 3.808875 -1.095957 -1.249852 1.364434 2.237889 -2.633019 -3.193996 -2.116347 0.248481 -2.622538
wb_dma_ch_sel/always_3/stmt_1/expr_1 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/cond 0.493376 -1.380926 4.484528 -2.228371 3.182157 0.019863 1.254911 -0.227570 3.372208 -0.324142 -0.566414 -2.088943 0.652448 2.906120 2.202983 1.689190 0.394548 -0.284776 0.358786 -1.147828
wb_dma/wire_txsz 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_de/always_14/stmt_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_wb_slv/reg_rf_ack -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1/expr_1 1.999960 1.802150 -1.898363 -0.031740 2.076844 1.132672 0.893645 1.111938 2.190761 -0.837058 -0.238135 -0.904324 0.368379 -4.836606 0.456774 -0.419497 -0.109399 1.183903 2.018103 -2.724133
wb_dma/wire_de_csr_we 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_wb_slv/assign_1_rf_sel/expr_1 2.139997 4.197350 0.719115 -2.497648 -0.459829 -3.788201 0.720494 -0.789842 2.428278 -2.549036 2.471211 2.056438 -0.704502 1.854491 0.372131 1.931393 5.302281 2.977582 0.395561 0.857258
wb_dma/wire_ch1_txsz -0.833079 -1.745415 -1.746435 0.626564 -0.273394 -0.006840 -1.046508 -3.998580 2.264916 2.499858 1.125659 0.025515 0.466668 -1.039068 -0.220300 -2.186272 -2.462605 1.824661 -1.950990 0.151867
wb_dma_rf/inst_u9 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u8 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u7 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_rf/inst_u6 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_rf/inst_u5 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_rf/inst_u4 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_rf/inst_u3 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_rf/inst_u1 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_rf/inst_u0 -0.118907 3.883756 0.801525 -1.299324 1.979651 1.147732 0.797543 2.468906 -0.267529 0.676286 -0.547698 1.007203 0.630118 -2.774576 2.151539 -0.241788 -0.157383 -2.031188 1.795800 -1.850583
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/block_1 -0.869874 0.013954 4.156982 -0.954543 4.639941 3.775975 -1.089365 0.506868 2.016126 1.673591 -0.826577 -4.029857 0.544485 0.598719 0.734362 2.430946 -1.715081 -2.827902 -1.315480 -3.781381
wb_dma_inc30r/assign_2_out -2.715009 -3.159049 0.150101 -0.398465 5.047026 -2.123427 1.363277 1.952164 1.135440 1.198921 0.063523 -4.127937 -0.821861 2.803507 -0.295602 0.906696 0.094542 -1.736406 -0.259364 -3.035134
wb_dma/wire_mast1_din -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_ch_sel/assign_2_pri0 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_rf/input_de_adr0_we -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_wb_mast/always_1/if_1/stmt_1 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_ch_sel/always_48/case_1/cond 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_rf/input_wb_rf_we 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/assign_7_pt0_sel_i -0.377524 -3.667970 0.486563 1.060166 2.438609 0.358162 -1.257094 -2.350481 1.049775 0.671615 0.358222 0.081898 -2.009601 1.088243 0.746811 -1.962411 -0.151389 0.046259 -3.214272 -0.175150
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1 0.178382 -4.394417 0.571844 1.706577 0.881936 2.079119 0.324639 0.142987 0.363546 -2.846817 0.657553 -1.049023 -1.013629 1.199507 -2.574899 2.866333 -0.433970 1.527142 -0.012377 -1.728271
wb_dma_wb_mast/wire_mast_pt_out -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
assert_wb_dma_ch_arb/input_state 0.090756 -0.244214 2.319849 -1.893913 3.725009 0.291355 0.990563 -0.290939 4.448207 -1.105363 0.474277 -2.264012 -0.362092 0.677188 1.402279 1.307379 2.416608 1.701883 1.079579 -1.671108
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/always_8/stmt_1/expr_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma/wire_ch0_csr 1.057357 1.113880 -1.838167 -1.450158 3.428266 0.476524 -0.219540 -0.712022 3.791364 1.764350 -2.054571 0.806615 4.561062 -0.296606 4.394460 0.592866 -2.293913 -1.747886 -0.019569 -3.561760
wb_dma_de/assign_69_de_adr0/expr_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_wb_slv/wire_pt_sel 0.696938 -2.217599 3.782875 0.678319 1.897896 -2.506091 1.317185 -5.328133 4.435658 2.146849 1.527008 -2.590402 2.764437 2.423274 0.719124 0.510665 0.122733 -3.006263 -4.362315 -0.128248
wb_dma_de/always_23/block_1/case_1/block_1/if_1/cond 0.181372 0.236090 -0.991158 -1.698565 3.578148 0.671508 -1.348153 0.748871 0.590644 1.158014 2.596283 5.831942 -1.410756 -1.800240 2.104433 1.491097 -1.260440 1.799320 1.439070 0.594185
wb_dma_ch_sel/wire_de_start 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_wb_mast/assign_3_mast_drdy 2.257202 -2.604208 1.505007 1.234802 0.706526 4.196030 -0.732925 -1.575790 2.179842 0.792013 -1.386271 1.850934 0.760405 -4.573939 0.577351 1.297996 2.367158 0.013390 1.211022 5.696718
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_de/always_5/stmt_1 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/input_mast1_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/reg_mast0_adr -1.955466 -1.550367 -1.243153 1.540591 -0.771402 -0.499207 0.643329 0.367752 1.692931 -0.981775 2.092330 -2.482154 0.197944 -0.144067 -0.807324 1.407712 2.783885 0.032963 4.463615 4.688996
wb_dma_de/always_23/block_1/case_1/block_8/if_3/cond 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_ch_rf/assign_15_ch_am0_we -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_arb/always_2/block_1/case_1/if_3/cond -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_rf/inst_u2 1.837622 -0.383847 1.009163 -0.051325 -0.142620 4.864648 0.119208 1.265079 -1.162116 -1.774426 -3.439589 -0.873708 1.405910 -2.708547 1.231479 2.229036 -1.995348 -0.805030 2.018730 0.023485
wb_dma_ch_rf/wire_ch_adr1_dewe -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_rf/always_17/if_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_de/assign_71_de_csr 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/always_42/case_1 0.223258 0.189661 2.574671 -3.910510 2.184397 2.014475 -0.633395 -2.294860 2.277131 2.871218 -2.250072 1.591199 2.184679 1.182886 5.151801 1.908837 -3.894436 0.162292 0.850700 0.851368
wb_dma_ch_sel/always_1/stmt_1/expr_1 -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_sel/always_6/stmt_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_rf/reg_ch_chk_sz_r 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_sel/always_3/stmt_1 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma/wire_pointer2_s -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_slv/assign_2_pt_sel/expr_1/expr_1 -0.476510 -2.350417 0.139017 -0.357466 0.672644 -3.780234 1.063261 -0.855653 1.688029 0.825889 2.371763 1.366227 -0.610522 3.195373 -2.382317 1.590514 2.252207 1.514322 -1.782955 0.193021
wb_dma_ch_rf/input_de_txsz 1.752246 -2.108429 0.483554 -0.202944 2.693356 -0.294543 0.691980 -1.896081 3.796714 -0.987068 0.492543 -4.001389 1.873205 -0.043103 0.195254 3.534461 -1.231768 0.777004 1.618616 -0.112386
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_wb_if/input_pt_sel_i -0.673895 -2.551182 2.130849 1.478757 3.615476 -0.238938 -1.431479 -2.830372 4.539073 1.668304 3.005828 -3.840732 1.022725 1.626231 2.052117 -2.290474 -2.412757 -2.973924 -1.639726 -0.747694
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_pri_enc_sub/always_3/if_1/if_1/stmt_1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_de/always_23/block_1/case_1/block_7/if_1/cond -0.710597 -3.734914 0.168981 2.482280 -1.850695 3.987053 -0.658538 -2.213560 1.572497 0.298642 0.346012 -0.575933 1.178684 -2.701382 -1.106426 1.828944 0.247049 0.522638 3.238972 6.259089
wb_dma/wire_mast0_go -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_1/stmt_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_rf/always_10/if_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_165_req_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/always_23/block_1/case_1/block_3/if_1/cond 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_de/always_23/block_1/case_1/block_8/if_2 1.067454 -3.977936 -1.051708 1.273085 0.790100 0.028736 0.226838 -2.478932 2.281808 -0.982965 0.824106 -2.663108 1.104463 0.019720 -1.368193 2.585685 -2.214587 1.662374 0.831905 0.486076
wb_dma_de/always_23/block_1/case_1/block_8/if_3 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_de/always_23/block_1/case_1/block_8/if_1 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/always_2/stmt_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/assign_115_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_de/always_23/block_1/case_1/block_5/if_1/stmt_1 0.572395 -2.408591 2.029522 -1.800843 2.904967 3.217032 -1.833528 0.725061 0.396974 4.792255 -2.629911 -0.214996 1.024302 -0.874969 -2.405950 1.481000 -2.696381 0.649702 -2.362741 -2.645755
wb_dma/wire_de_txsz 0.665034 -1.959769 -2.606287 0.661712 2.940730 -2.133988 1.568545 -2.106696 3.214190 0.074911 0.301959 -4.868800 2.913533 -2.718433 -0.902470 2.327789 -1.470419 0.456871 2.005151 -0.302544
wb_dma_wb_slv/input_slv_pt_in -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
assert_wb_dma_ch_sel/input_ch0_csr 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de/always_23/block_1/case_1/block_7/if_1 -1.564779 -3.029152 -2.863483 3.300807 -1.072782 2.170691 0.197346 -1.757789 1.393257 0.806372 1.060085 -1.357345 1.254075 -4.616281 -1.922332 0.012489 -0.515092 0.285364 3.060837 3.743376
wb_dma_ch_sel/assign_149_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_de/wire_adr0_cnt_next -1.734524 -3.744968 0.379631 -0.541500 0.132744 -0.077172 1.967024 5.309213 1.435761 0.848207 -1.138226 -0.184608 -0.476754 2.728609 -0.379894 -2.554809 0.348561 0.432034 3.332991 -1.778858
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1 2.552834 2.971099 1.315795 -1.059369 4.785704 2.386171 -0.716689 1.303918 1.443228 0.932045 0.987308 -0.886141 1.721946 -4.747849 0.946487 3.415601 -2.708284 -1.932175 1.457980 -2.479167
wb_dma_ch_rf/always_23/if_1/block_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_rf/wire_ch0_txsz -0.842080 1.662377 -1.128462 0.976803 -1.490169 1.986018 -0.468316 -5.673436 0.578596 -1.829347 -0.789914 -6.245360 1.160840 -3.770755 -1.194971 0.566515 -2.465799 2.796121 0.467609 -0.522996
wb_dma_ch_sel/assign_134_req_p0/expr_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2 -1.569158 0.126351 -4.302797 -0.172417 -2.674629 0.904750 0.433799 1.098766 -0.431663 0.198230 0.437139 3.611997 0.365195 -2.661800 -1.069093 -1.138947 -1.011010 3.983447 3.603678 0.208570
wb_dma_de/always_6/if_1/if_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_sel/assign_128_req_p0 1.551802 -0.016694 3.235868 -0.721782 3.334260 1.366470 0.283843 -1.506451 3.927528 -2.450979 0.443408 -3.377825 0.139433 0.874903 3.002141 3.185698 1.381868 -0.503385 1.263127 0.250383
wb_dma_de/assign_77_read_hold/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/wire_de_adr0 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_de/wire_de_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_wb_mast/always_4 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_wb_mast/always_1 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_rf/wire_ch3_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_ch_rf/reg_ptr_valid -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_de/input_mast0_drdy 2.358736 -2.846157 1.231579 1.640121 -0.979066 3.234249 -0.355359 -1.316668 2.622541 1.571995 -0.382739 2.528372 0.971831 -3.968645 -0.225431 -0.587870 1.760108 0.183314 1.104527 5.602574
wb_dma_rf/assign_6_csr_we/expr_1 1.437338 2.798143 -0.654249 -2.670416 -1.171115 2.169983 -1.923537 -1.129187 0.191563 -0.383037 -1.184911 3.853035 -0.124150 -0.869425 1.581079 0.261106 -0.103367 4.369004 -0.677208 -0.907808
wb_dma_ch_sel/assign_154_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/assign_24_ch_txsz_dewe/expr_1 -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma/wire_ch5_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_pri_enc/wire_pri10_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_20_ch_done_we 2.403479 0.457569 0.740280 -0.725709 1.869936 2.854424 0.021101 -1.458882 2.958818 -0.919091 -0.056590 0.555660 1.024045 -3.075955 0.767923 1.935567 -1.107785 2.080110 0.833541 -1.690300
wb_dma_wb_mast/input_wb_ack_i 2.725929 0.149550 -1.416818 0.670099 -2.296479 1.370173 -1.014176 -3.163503 1.640609 1.995143 0.132003 1.215140 3.643595 -3.841362 -2.092203 3.258428 -1.548742 1.367115 0.696364 3.292167
wb_dma_ch_rf/always_17/if_1/block_1/if_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_rf/input_dma_rest -2.318649 -4.058874 -1.753152 -0.215765 -0.873273 0.008707 0.232931 0.853209 -0.495802 1.288950 0.543824 3.405513 0.662316 2.188855 -1.521640 0.647821 -1.747456 2.310186 0.788483 -0.417908
wb_dma_ch_sel/always_5/stmt_1 -0.041195 0.114722 -1.798508 0.049507 3.915844 -0.058397 0.716082 0.290752 2.087195 2.047286 1.000404 1.331801 0.281514 -4.756443 0.258518 -1.741227 -1.029496 0.192888 -0.071907 -2.782491
wb_dma_ch_sel/always_40/case_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/stmt_1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma/wire_de_csr 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_de/always_23/block_1/case_1/block_1/if_1 2.552834 2.971099 1.315795 -1.059369 4.785704 2.386171 -0.716689 1.303918 1.443228 0.932045 0.987308 -0.886141 1.721946 -4.747849 0.946487 3.415601 -2.708284 -1.932175 1.457980 -2.479167
wb_dma_ch_sel/always_37/if_1/if_1 1.279086 0.580842 3.247530 -0.537993 -0.643928 4.148516 2.184842 1.696329 -1.234541 -1.195435 -2.359185 4.652532 1.996498 -2.240221 -0.656258 0.397390 -1.906636 -0.059549 -0.804293 -5.235736
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/cond -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_de/always_23/block_1/case_1/block_9/if_2 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_rf/always_10/if_1/if_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_pri_enc/assign_1_pri_out_tmp 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/input_ch3_adr0 -0.099003 -2.978379 2.772114 -1.322348 -1.217838 0.363998 1.471254 2.878522 -0.126778 -1.052305 -0.730842 2.341823 -1.322851 3.719787 -1.304193 -0.698882 1.016541 2.486909 0.580314 -1.386939
wb_dma_ch_sel/always_1/stmt_1/expr_1/expr_1 -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_arb/always_2/block_1/case_1/if_4/cond -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_de/wire_de_txsz 0.665034 -1.959769 -2.606287 0.661712 2.940730 -2.133988 1.568545 -2.106696 3.214190 0.074911 0.301959 -4.868800 2.913533 -2.718433 -0.902470 2.327789 -1.470419 0.456871 2.005151 -0.302544
wb_dma_rf/input_de_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_rf/input_de_adr0 0.393603 -1.762214 1.157679 -2.677236 -0.397646 0.026308 1.489723 2.708728 0.145225 2.585699 -3.202040 3.225195 -0.671728 -0.154993 -1.111064 -2.050656 2.609241 2.849221 1.357444 1.128300
wb_dma_de/always_2/if_1 -2.508143 -1.044414 0.767126 -2.054480 -0.525890 0.875886 2.140458 4.951281 -0.081636 1.187804 -1.529428 1.747292 -1.160842 0.586950 -0.202123 -3.301144 0.210383 1.966209 3.563918 -1.842643
wb_dma_ch_sel/assign_102_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_rf/assign_11_ch_csr_we/expr_1 2.140028 3.298254 5.638512 -1.316199 0.225729 3.875894 1.878037 1.019517 1.228536 -0.916405 -1.828665 -1.400624 2.781204 -1.878165 1.242858 2.837283 0.003603 -2.422409 1.592704 -1.720186
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_wb_mast/assign_4_mast_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/always_23/block_1/case_1/block_9/if_2/cond 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_ch_rf/always_2/if_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma/input_wb1_err_i 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_133_req_p0/expr_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_sel/assign_136_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_sel/assign_121_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_sel/assign_4_pri1 1.332279 -3.225299 -0.230386 0.346027 2.889360 0.263153 -0.455372 -1.578043 2.205075 -0.569099 0.602547 0.745091 -0.930715 0.361848 -0.948210 1.218760 0.514077 2.172492 -2.657175 -2.157507
wb_dma_de/always_2/if_1/cond -1.036507 -0.547798 -2.199932 -1.301622 0.880080 -1.740403 2.296984 4.552045 1.513910 0.225210 0.860449 1.258439 -0.528461 -0.401971 -0.407204 -2.274557 0.250669 2.428720 3.706654 -2.856665
wb_dma_ch_rf/reg_ch_csr_r 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_wb_if/wire_slv_we 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_de/assign_70_de_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_sel/always_38/case_1/stmt_4 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/reg_ch_sel_r 1.279086 0.580842 3.247530 -0.537993 -0.643928 4.148516 2.184842 1.696329 -1.234541 -1.195435 -2.359185 4.652532 1.996498 -2.240221 -0.656258 0.397390 -1.906636 -0.059549 -0.804293 -5.235736
wb_dma_ch_sel/always_38/case_1/stmt_1 -1.330747 2.497481 -3.321083 0.225430 1.522783 -2.213869 1.977784 0.965489 0.974130 -1.137352 3.695428 -0.108611 1.077523 -3.912148 -0.957959 0.455417 -1.185250 1.203990 3.758563 -2.272341
wb_dma_ch_sel/always_38/case_1/stmt_3 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/always_38/case_1/stmt_2 0.971084 -2.692337 -1.669904 1.399827 0.858071 0.975249 -1.064670 -3.689869 1.800888 0.303811 0.945797 0.064076 0.152740 -1.674893 -1.190306 0.608762 -2.061019 2.115167 -2.006592 -0.532942
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_pri_enc/wire_pri30_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/reg_ch_sel_d 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_rf/assign_14_ch_adr0_we -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_rf/wire_ch1_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_inc30r/always_1/stmt_1/expr_1 -6.849432 -2.038847 -1.181493 1.373316 0.367434 1.594350 1.556323 2.523073 -0.182684 -0.694070 1.559609 -3.561104 -2.001459 0.730048 -0.442365 -2.328684 -2.089449 -0.301278 3.845858 -2.381021
wb_dma_rf/wire_pause_req 1.216780 1.853680 -0.146837 -1.680311 1.515352 0.802666 -1.096896 -0.268461 0.427797 0.334808 0.695603 6.507793 0.057447 -1.051064 0.538103 0.851232 1.230794 2.288743 -2.540547 -2.420332
wb_dma_ch_sel/assign_95_valid 0.264900 1.928564 -0.849609 -1.292191 2.762829 2.772042 1.462989 2.010599 2.814825 1.542468 -3.131362 -1.200458 1.222198 -5.969028 2.371874 -0.914533 1.985972 -0.217412 4.226520 0.185203
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/if_1/cond 0.178382 -4.394417 0.571844 1.706577 0.881936 2.079119 0.324639 0.142987 0.363546 -2.846817 0.657553 -1.049023 -1.013629 1.199507 -2.574899 2.866333 -0.433970 1.527142 -0.012377 -1.728271
wb_dma_ch_rf/reg_ch_stop 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_146_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/always_45/case_1/stmt_1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/input_dma_abort 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/input_adr1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/input_adr0 -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma_ch_arb/reg_next_state 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_wb_mast/input_wb_err_i 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_wb_if/wire_wbs_data_o -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_de/assign_73_dma_busy -1.328874 0.647661 0.370794 -0.206889 -1.195686 -0.061617 0.836241 -0.606598 0.063840 -2.316886 0.970487 3.656824 2.046262 1.154933 -3.293666 2.740718 3.833780 2.884507 -1.882694 -2.874991
wb_dma_de/always_22/if_1 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_rf/wire_ch2_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_de/input_de_start 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_pri_enc_sub/always_3/if_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1/expr_1 -0.752486 0.624175 1.176808 -1.423200 1.755741 -0.369699 0.445484 -1.471141 3.128946 -0.380510 0.772671 -1.550846 -0.282969 0.495472 1.132009 0.102496 1.831621 1.627627 0.357530 -0.544487
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_sel/assign_132_req_p0/expr_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_rf/always_25/if_1/if_1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_ch_sel/assign_98_valid/expr_1 -0.394118 2.362907 1.418839 -0.441863 0.514821 2.561692 2.184132 4.376379 0.154517 -2.260580 -0.817307 -0.784997 -0.534718 -2.773079 0.824234 -0.072244 2.220345 -0.701321 5.016791 -0.759210
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma_ch_sel/reg_pointer -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_wb_if/input_wb_err_i 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/input_de_csr 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_ch_rf/always_26/if_1/if_1/stmt_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_5/if_1/block_1/if_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_165_req_p1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/input_de_adr0_we -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_sel/assign_161_req_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma_ch_sel/assign_129_req_p0 1.551802 -0.016694 3.235868 -0.721782 3.334260 1.366470 0.283843 -1.506451 3.927528 -2.450979 0.443408 -3.377825 0.139433 0.874903 3.002141 3.185698 1.381868 -0.503385 1.263127 0.250383
wb_dma_de/wire_de_ack -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_arb 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_pri_enc_sub/always_3/if_1/cond -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_27_ptr_inv/expr_1/expr_1/expr_1 0.178382 -4.394417 0.571844 1.706577 0.881936 2.079119 0.324639 0.142987 0.363546 -2.846817 0.657553 -1.049023 -1.013629 1.199507 -2.574899 2.866333 -0.433970 1.527142 -0.012377 -1.728271
wb_dma/wire_de_txsz_we -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma_ch_pri_enc/wire_pri16_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_rf/always_11/if_1/if_1/cond 1.778352 -0.934327 1.285147 -0.725139 4.538744 0.160466 0.086447 -0.848888 3.543489 -1.035863 0.528458 -0.966329 -0.424067 0.014938 0.677828 1.973355 1.858092 0.922154 -1.541036 -2.574687
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_pri_enc/wire_pri7_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_6/stmt_1/expr_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_wb_if/wire_mast_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_rf/always_17/if_1/block_1/if_1/cond 0.337533 -1.801989 -1.565370 2.756434 0.126493 2.127608 0.723734 -2.039685 0.826422 -2.355802 0.718964 -3.847651 1.221995 -3.598793 -2.330144 2.440907 -2.328713 0.582721 1.837771 -0.622463
wb_dma_wb_if/input_wb_cyc_i 2.416175 0.642110 3.851443 -0.152273 -2.045243 -3.039120 3.469013 -4.190546 3.818077 -1.082147 2.220354 -0.740059 3.359852 0.933910 2.170114 -1.732439 -0.561190 -1.306941 1.282992 1.620422
wb_dma_ch_sel/assign_97_valid -1.847594 2.483410 -0.877914 -2.221490 2.096155 2.306965 1.269837 3.115905 2.631992 1.495159 -1.811728 -0.665132 0.938030 -4.064340 2.675886 -0.254734 2.372510 0.457498 6.276829 1.184653
wb_dma/wire_mast0_drdy 2.358736 -2.846157 1.231579 1.640121 -0.979066 3.234249 -0.355359 -1.316668 2.622541 1.571995 -0.382739 2.528372 0.971831 -3.968645 -0.225431 -0.587870 1.760108 0.183314 1.104527 5.602574
wb_dma_ch_pri_enc/wire_pri8_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_if/wire_pt_sel_o -0.673895 -2.551182 2.130849 1.478757 3.615476 -0.238938 -1.431479 -2.830372 4.539073 1.668304 3.005828 -3.840732 1.022725 1.626231 2.052117 -2.290474 -2.412757 -2.973924 -1.639726 -0.747694
wb_dma_de/assign_77_read_hold/expr_1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_pri_enc/wire_pri22_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_sel/assign_143_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/assign_135_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/wire_gnt_p0_d 2.545882 0.402069 2.831127 -0.099083 -0.362199 3.034813 1.021874 2.238340 -0.552095 -4.719503 -0.069565 -1.096349 0.659770 0.869799 -0.062679 4.377990 -2.281839 0.036460 2.816118 -2.641804
wb_dma_de/assign_20_adr0_cnt_next -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_wb_if/inst_check_wb_dma_wb_if -1.412593 -4.148688 0.991583 1.189546 1.215623 -0.401247 -0.425826 -1.968057 0.808708 0.195427 1.232352 -0.517952 -1.873397 2.468950 0.052150 -1.274110 -0.296939 0.099699 -1.384741 0.984109
wb_dma_ch_sel/assign_153_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_de/assign_82_rd_ack/expr_1 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_rf/assign_20_ch_done_we/expr_1 2.403479 0.457569 0.740280 -0.725709 1.869936 2.854424 0.021101 -1.458882 2.958818 -0.919091 -0.056590 0.555660 1.024045 -3.075955 0.767923 1.935567 -1.107785 2.080110 0.833541 -1.690300
wb_dma_de/reg_de_csr_we 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma/wire_wb0_ack_o -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_ch_sel/always_9/stmt_1/expr_1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_pri_enc/wire_pri23_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_103_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_rf/always_1/stmt_1/expr_1/expr_2 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_rf/wire_ch1_txsz -0.833079 -1.745415 -1.746435 0.626564 -0.273394 -0.006840 -1.046508 -3.998580 2.264916 2.499858 1.125659 0.025515 0.466668 -1.039068 -0.220300 -2.186272 -2.462605 1.824661 -1.950990 0.151867
wb_dma_de/always_23/block_1/stmt_13 -1.711425 -0.330508 -2.856972 0.103385 -1.404220 -1.095786 2.512697 0.980744 2.474221 2.054810 1.427281 -0.854154 1.807748 -2.963713 -0.815887 -3.825531 -3.731870 1.618231 4.185998 -1.684871
wb_dma_de/always_23/block_1/stmt_14 -2.581435 -2.036135 3.319556 -3.267977 3.834950 2.783620 0.150789 1.580455 -0.727630 2.460996 -3.720255 0.310085 1.019910 0.355297 -2.543288 4.973513 2.873714 1.172101 0.187515 -0.216570
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1 2.096031 -1.925753 0.811716 1.515279 2.123796 2.834620 -0.265256 -1.306579 1.257938 -2.161377 0.164973 -1.215403 -0.189354 -1.666767 -1.049192 2.628718 -0.945847 0.431648 -1.144909 -2.231371
wb_dma_ch_rf/assign_25_ch_adr0_dewe -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_4/if_1/if_1/stmt_1/expr_1 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_ch_rf/input_ch_sel -1.578820 0.478364 0.053625 -0.675010 -4.141954 -0.211651 2.415550 -2.430618 0.705618 -0.468692 0.930399 4.812753 6.127542 0.801158 -2.037803 2.427088 -0.703282 2.368813 0.227321 -1.807851
wb_dma_ch_sel/always_45/case_1/stmt_2 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_pri_enc/wire_pri4_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/wire_ch_txsz_we 0.337533 -1.801989 -1.565370 2.756434 0.126493 2.127608 0.723734 -2.039685 0.826422 -2.355802 0.718964 -3.847651 1.221995 -3.598793 -2.330144 2.440907 -2.328713 0.582721 1.837771 -0.622463
wb_dma_de/assign_70_de_adr1/expr_1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_sel/assign_116_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2 -1.589269 0.517285 -3.351427 0.709297 -2.265877 1.211949 1.113105 0.085399 0.539655 -0.283547 0.571042 1.578469 -0.384218 -4.307897 -1.058935 -2.795269 0.028670 3.379799 3.272435 0.296802
wb_dma_ch_rf/always_22/if_1/if_1/cond -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_wb_mast/wire_wb_addr_o -1.607068 -0.495080 1.295287 -0.346046 1.168606 -1.923655 1.363027 0.865569 2.367261 -1.493115 1.684400 -3.634331 -0.736721 2.817282 1.054936 0.284132 2.415971 -0.566144 2.593635 1.055400
wb_dma_ch_rf/reg_ch_csr_r2 1.778352 -0.934327 1.285147 -0.725139 4.538744 0.160466 0.086447 -0.848888 3.543489 -1.035863 0.528458 -0.966329 -0.424067 0.014938 0.677828 1.973355 1.858092 0.922154 -1.541036 -2.574687
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1/expr_1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_ch_sel/assign_11_pri3 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_de 1.988024 3.389585 1.388648 -1.090274 2.021439 2.663262 -0.199257 2.186509 0.384320 -0.051319 -0.109829 2.735786 1.999180 -3.209138 0.500245 2.728645 -0.042863 -1.148600 0.979074 -2.338264
wb_dma_wb_slv/wire_wb_data_o -4.181702 -2.049208 3.535388 0.032686 0.063162 -1.528291 2.427844 -0.607060 1.970852 0.655755 1.086706 -0.881284 -0.699336 3.556661 -0.938758 -1.816588 5.133365 -0.378195 -1.592741 0.163918
wb_dma_inc30r/always_1/stmt_1 -5.841635 -2.779683 0.397187 0.926234 2.264524 -0.677750 3.127662 1.367928 0.034948 -0.544454 0.448708 -4.554240 -1.796957 1.543183 0.301175 -2.120359 -1.255141 -1.642494 2.063795 -2.566984
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/assign_127_req_p0 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_94_valid 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_pri_enc/wire_pri12_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/always_20/if_1/block_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/always_23/block_1/case_1/block_5/stmt_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1/expr_1 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_wb_if/input_slv_din -4.181702 -2.049208 3.535388 0.032686 0.063162 -1.528291 2.427844 -0.607060 1.970852 0.655755 1.086706 -0.881284 -0.699336 3.556661 -0.938758 -1.816588 5.133365 -0.378195 -1.592741 0.163918
wb_dma_ch_sel/assign_94_valid/expr_1 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_ch_rf/always_17/if_1/block_1/if_1/stmt_1 -2.501039 2.105909 1.005558 -1.176718 0.479796 1.935509 -0.816601 -4.220652 3.401752 0.464776 1.364152 -2.274715 0.198030 -1.392557 1.662457 -0.057498 0.069016 2.151972 0.909200 0.763306
wb_dma_de/always_21 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_de/always_22 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_de/always_23 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_ch_pri_enc/wire_pri1_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/assign_78_mast0_go -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1/cond -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/wire_dma_done 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_ch_sel/assign_150_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_rf/input_wb_rf_adr -4.404919 6.422194 0.935949 -2.029363 -1.197246 0.946183 -0.691006 -2.945895 1.663079 2.129542 1.394954 0.755049 0.333589 -0.887404 2.968971 -5.078182 -0.072135 0.561116 -1.249078 -2.442686
wb_dma_wb_if 1.796095 4.489998 0.885120 0.119104 -0.397657 0.854050 -0.864413 0.344404 -0.613445 -1.098137 0.274691 -0.287461 0.698002 -2.017787 -1.031124 0.454497 1.517336 -0.897524 -1.809818 -2.362537
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2/cond 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_ch_pri_enc/wire_pri25_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_mast/reg_mast_cyc -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/input_wb_rf_we 1.992218 2.778453 2.687412 0.831471 -0.712600 4.092970 0.888334 2.016002 -0.297153 -2.195424 -2.251620 -4.401844 1.762056 -2.711859 -1.284208 1.604460 0.026338 -2.275822 0.816667 -3.294783
wb_dma_ch_rf/always_20/if_1/block_1/if_1/cond -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_de/always_6/if_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_wb_slv/always_4/stmt_1 -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_de/assign_3_ptr_valid -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_wb_mast/input_pt_sel -2.017980 -0.961896 0.437336 0.416347 2.290695 -0.341283 -0.738091 -2.006972 5.299174 2.828249 2.552657 -3.726853 2.320375 2.463825 1.304650 -0.210512 -1.931998 -2.170098 -2.175624 -2.640702
wb_dma_ch_pri_enc/wire_pri15_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_slv/input_wb_we_i 0.750422 2.080657 -1.047758 -2.158528 0.854847 0.676299 -3.041960 -0.417928 6.294633 4.564871 0.068421 -0.614285 0.563948 0.620126 2.867787 -1.782736 2.821768 0.592059 1.175546 2.685722
wb_dma_de/reg_tsz_cnt_is_0_r 1.752246 -2.108429 0.483554 -0.202944 2.693356 -0.294543 0.691980 -1.896081 3.796714 -0.987068 0.492543 -4.001389 1.873205 -0.043103 0.195254 3.534461 -1.231768 0.777004 1.618616 -0.112386
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1/block_1/if_1/stmt_1 -2.009615 -2.112659 1.368997 -0.987258 5.198803 3.922935 -2.031965 -0.593429 1.208381 5.071254 -2.856062 -2.327394 -0.345419 -1.769278 -0.724489 0.300594 -1.311941 -0.841792 -3.114799 -2.760656
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_mast1_drdy 0.462297 -0.250188 0.373247 -0.681399 1.881972 0.653320 -0.596577 -0.495395 1.597584 0.961275 -0.502842 0.291004 -1.204287 -0.428266 1.298655 -1.462577 0.622467 0.620604 -1.494213 -1.019009
wb_dma_ch_rf/wire_ch_csr_we 2.140028 3.298254 5.638512 -1.316199 0.225729 3.875894 1.878037 1.019517 1.228536 -0.916405 -1.828665 -1.400624 2.781204 -1.878165 1.242858 2.837283 0.003603 -2.422409 1.592704 -1.720186
wb_dma_ch_pri_enc/inst_u9 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_8_ch_csr 1.336263 2.525059 3.181065 -1.894209 1.906288 1.655507 1.414177 2.719797 0.536536 0.348213 -1.323663 1.914845 2.274736 -1.156372 1.844060 2.407029 0.712404 -2.405671 1.504135 -1.368006
wb_dma_ch_rf/wire_this_ptr_set -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_pri_enc/inst_u5 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u4 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u7 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u6 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u0 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u3 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u2 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_de_start 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_ch_sel/assign_130_req_p0/expr_1 1.551802 -0.016694 3.235868 -0.721782 3.334260 1.366470 0.283843 -1.506451 3.927528 -2.450979 0.443408 -3.377825 0.139433 0.874903 3.002141 3.185698 1.381868 -0.503385 1.263127 0.250383
wb_dma_rf/wire_ch_stop 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma/wire_mast0_dout 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_ch_rf/input_de_adr0 0.393603 -1.762214 1.157679 -2.677236 -0.397646 0.026308 1.489723 2.708728 0.145225 2.585699 -3.202040 3.225195 -0.671728 -0.154993 -1.111064 -2.050656 2.609241 2.849221 1.357444 1.128300
wb_dma_ch_rf/input_de_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_wb_if/input_wbs_data_i 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_de/reg_tsz_dec 1.185677 -1.471206 0.061707 -0.938644 3.582391 -2.176232 0.950434 -2.161421 4.540587 0.335635 0.575808 -4.901246 2.183411 0.033090 0.568013 2.445768 -0.759148 0.533754 1.178408 -0.271587
wb_dma_ch_sel/input_ch0_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_sel/input_ch0_am1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_ch_sel/assign_162_req_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/always_23/block_1/case_1/block_8/if_2/cond 1.067454 -3.977936 -1.051708 1.273085 0.790100 0.028736 0.226838 -2.478932 2.281808 -0.982965 0.824106 -2.663108 1.104463 0.019720 -1.368193 2.585685 -2.214587 1.662374 0.831905 0.486076
wb_dma_rf/wire_ch5_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_rf/wire_ch_am1_we -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_2/if_1/if_1/block_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_inc30r/wire_out -2.150697 -4.122478 2.439211 0.396674 0.896831 0.306337 1.995260 4.391521 1.185526 -0.448015 -0.346051 -2.318657 -0.502688 4.265474 -0.741443 -0.264935 0.567164 -1.607599 2.537133 -1.774499
wb_dma_ch_pri_enc/reg_pri_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/input_wb0_we_i 0.750422 2.080657 -1.047758 -2.158528 0.854847 0.676299 -3.041960 -0.417928 6.294633 4.564871 0.068421 -0.614285 0.563948 0.620126 2.867787 -1.782736 2.821768 0.592059 1.175546 2.685722
wb_dma_de/always_2/if_1/if_1/stmt_1 -1.734524 -3.744968 0.379631 -0.541500 0.132744 -0.077172 1.967024 5.309213 1.435761 0.848207 -1.138226 -0.184608 -0.476754 2.728609 -0.379894 -2.554809 0.348561 0.432034 3.332991 -1.778858
wb_dma_ch_rf/wire_ch_txsz_dewe -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma_de/always_22/if_1/stmt_2 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1/stmt_1 -1.360083 1.655508 1.681685 -2.086364 2.245606 -0.047745 0.211352 -2.963021 4.771871 0.113192 1.242074 -2.368266 0.119526 -0.032231 1.936200 0.032270 2.105600 2.158980 0.581399 -0.266924
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/assign_17_ch_am1_we/expr_1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_ch_sel/assign_149_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma/wire_de_ack -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_wb_mast/always_1/if_1 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_wb_if/wire_wb_cyc_o -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/assign_143_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_wb_mast/wire_mast_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_129_req_p0/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma/wire_slv0_dout -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_ch_sel/reg_am1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_ch_sel/input_next_ch 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_de/always_9 1.185677 -1.471206 0.061707 -0.938644 3.582391 -2.176232 0.950434 -2.161421 4.540587 0.335635 0.575808 -4.901246 2.183411 0.033090 0.568013 2.445768 -0.759148 0.533754 1.178408 -0.271587
wb_dma_de/always_8 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_wb_mast/always_1/if_1/cond 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_rf/always_1/case_1/stmt_12 -3.784338 -2.293092 -0.734756 -0.347226 -0.550806 -1.152367 -0.286293 -1.911291 0.172538 1.265790 1.569766 0.972749 -2.023268 1.822589 0.170257 -2.237068 -0.185283 2.176134 0.006107 2.363981
wb_dma_rf/always_1/case_1/stmt_13 -0.322604 -0.959832 -1.962444 0.151005 -0.479475 -1.796719 0.510234 0.624577 0.367270 -0.459232 0.165701 -1.015021 -2.169383 1.085349 -1.444337 -2.793032 0.647349 2.698856 -0.793457 -2.493335
wb_dma_de/always_3 -1.799955 -1.653560 -0.614241 1.331951 2.569973 -2.510731 1.638506 2.307962 1.396122 -1.787327 2.528968 -4.503858 -0.889521 2.127646 -0.764592 0.810512 1.199280 -1.707199 1.776574 -1.733730
wb_dma_de/always_2 -2.508143 -1.044414 0.767126 -2.054480 -0.525890 0.875886 2.140458 4.951281 -0.081636 1.187804 -1.529428 1.747292 -1.160842 0.586950 -0.202123 -3.301144 0.210383 1.966209 3.563918 -1.842643
wb_dma_de/always_5 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_de/always_4 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_de/always_7 1.752246 -2.108429 0.483554 -0.202944 2.693356 -0.294543 0.691980 -1.896081 3.796714 -0.987068 0.492543 -4.001389 1.873205 -0.043103 0.195254 3.534461 -1.231768 0.777004 1.618616 -0.112386
wb_dma_de/always_6 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_sel/input_ch3_txsz -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_pri_enc_sub/always_3/if_1/if_1/if_1/stmt_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_11/if_1 1.778352 -0.934327 1.285147 -0.725139 4.538744 0.160466 0.086447 -0.848888 3.543489 -1.035863 0.528458 -0.966329 -0.424067 0.014938 0.677828 1.973355 1.858092 0.922154 -1.541036 -2.574687
wb_dma_ch_sel/assign_147_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/always_45/case_1/cond -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_rf/assign_26_ch_adr1_dewe/expr_1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/assign_68_de_txsz 0.665034 -1.959769 -2.606287 0.661712 2.940730 -2.133988 1.568545 -2.106696 3.214190 0.074911 0.301959 -4.868800 2.913533 -2.718433 -0.902470 2.327789 -1.470419 0.456871 2.005151 -0.302544
wb_dma_de/always_23/block_1/case_1/block_10/if_2 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_rf/always_20/if_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma/input_wb0s_data_i 0.418365 1.107565 0.402471 -2.066523 -4.589627 1.037754 -1.319044 -2.252941 1.369766 1.625969 0.858644 1.848828 3.019781 1.174889 -0.753327 1.435307 -4.007961 3.803472 2.326239 2.083188
wb_dma_de/reg_dma_done_d 2.368531 0.632267 -1.639309 0.103553 0.382787 2.127135 -0.792735 -2.121001 1.194788 0.006214 -0.097405 2.056494 1.392069 -3.939933 0.119295 1.318059 -2.081187 1.990105 -0.090656 -0.767162
wb_dma_de/always_23/block_1/case_1/block_9/if_1/stmt_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_wb_slv/assign_1_rf_sel 2.139997 4.197350 0.719115 -2.497648 -0.459829 -3.788201 0.720494 -0.789842 2.428278 -2.549036 2.471211 2.056438 -0.704502 1.854491 0.372131 1.931393 5.302281 2.977582 0.395561 0.857258
wb_dma_ch_rf/assign_23_ch_csr_dewe 0.153787 -1.462686 1.015817 -1.367885 -0.243628 2.183777 -0.881189 -2.771058 2.071406 0.965684 -0.141343 -0.762453 3.909512 0.925307 0.529841 4.795511 -4.042346 1.399885 2.017850 1.193324
wb_dma_de/always_4/if_1/if_1/cond 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_sel/assign_376_gnt_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/wire_wr_ack 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_de/always_23/block_1/case_1/block_8/if_2/stmt_1 1.067454 -3.977936 -1.051708 1.273085 0.790100 0.028736 0.226838 -2.478932 2.281808 -0.982965 0.824106 -2.663108 1.104463 0.019720 -1.368193 2.585685 -2.214587 1.662374 0.831905 0.486076
wb_dma_ch_arb/always_1 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_arb/always_2 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma/wire_ch0_txsz 0.510003 -1.296616 -2.546749 1.505633 0.688488 0.730837 0.469686 -2.591185 2.262017 -0.829800 0.791781 -3.699398 1.991145 -3.555362 -0.920803 2.078152 -2.654556 1.274295 2.581393 0.357356
wb_dma_de/always_19 1.471702 -0.466099 1.297511 -2.121701 -0.433427 -4.493146 3.414509 4.101339 2.785234 -0.704619 2.425462 0.724824 1.938611 3.432039 0.009972 -1.360359 -1.233407 1.162684 2.954412 -3.373903
wb_dma_de/always_18 -1.955466 -1.550367 -1.243153 1.540591 -0.771402 -0.499207 0.643329 0.367752 1.692931 -0.981775 2.092330 -2.482154 0.197944 -0.144067 -0.807324 1.407712 2.783885 0.032963 4.463615 4.688996
wb_dma_de/always_15 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_de/always_14 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/always_11 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/always_13 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_de/always_12 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_rf/assign_6_csr_we/expr_1/expr_1 -0.131624 4.154689 0.700899 -3.365975 -0.875116 0.614776 -0.720775 -1.783679 3.547159 0.995138 -0.377033 2.740742 0.060930 -0.468933 2.426466 -2.896438 3.222728 3.938862 -0.835413 -0.809454
wb_dma_ch_sel/assign_155_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_pri_enc/wire_pri13_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/reg_read_r 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_de/always_23/block_1/case_1/block_3/if_1/if_1/stmt_1 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma/assign_9_slv0_pt_in -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_rf/always_17/if_1/block_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_rf/assign_10_ch_enable/expr_1 1.218643 0.437088 1.329505 1.031676 3.125434 1.225437 2.167799 3.922199 -0.171835 -1.118975 1.089914 1.901223 0.280705 -3.312160 -0.876611 2.007050 0.885592 -2.693731 2.043578 -2.218996
wb_dma_de/always_23/block_1/case_1/block_5/if_1/cond 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_de/assign_20_adr0_cnt_next/expr_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_pri_enc/wire_pri2_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_11/stmt_1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_rf/wire_ch_adr1_we -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel_checker/input_ch_sel -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_sel/input_ch1_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma/wire_slv0_pt_in -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_rf/always_2/if_1/if_1/cond 1.437338 2.798143 -0.654249 -2.670416 -1.171115 2.169983 -1.923537 -1.129187 0.191563 -0.383037 -1.184911 3.853035 -0.124150 -0.869425 1.581079 0.261106 -0.103367 4.369004 -0.677208 -0.907808
wb_dma_pri_enc_sub/reg_pri_out_d 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/always_4/case_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/wire_pri29_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_95_valid/expr_1/expr_2/expr_1/expr_1 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_rf/always_17/if_1/block_1/if_1/if_1/if_1 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_de/wire_read_hold -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_23/if_1/block_1/if_1/if_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_rf/wire_sw_pointer 4.451674 2.713118 -3.595204 -0.761671 0.022810 0.145303 -0.152647 0.497971 0.957813 -1.225851 -1.858596 -1.222615 0.705613 -3.496822 0.793730 -0.309555 -1.827690 2.577061 0.928915 -3.225928
wb_dma/wire_slv0_din -3.289580 -0.483674 2.985250 -3.082196 2.565994 -2.182788 2.321167 -0.488539 -1.906121 1.148068 0.683522 0.776026 -2.630191 0.390489 0.588460 -0.506246 1.081931 1.673545 -1.539074 0.429711
wb_dma_ch_rf/input_dma_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_158_req_p1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_17_ch_am1_we -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_ch_rf/assign_7_pointer_s -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_slv/always_5/stmt_1 -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma_ch_sel/assign_161_req_p1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_wb_mast/assign_1 -0.805646 -0.733754 -1.863476 1.942398 1.796971 0.696505 -2.354681 -0.904863 6.460665 2.409523 3.347243 -4.133173 0.968292 2.398404 2.062335 -0.338720 0.069486 -2.960540 -1.171292 -0.552828
wb_dma_ch_sel/input_de_ack -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_de/assign_67_dma_done_all/expr_1/expr_1/expr_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/reg_valid_sel 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_de/assign_63_chunk_cnt_is_0_d 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_de/assign_64_tsz_cnt_is_0_d 2.096031 -1.925753 0.811716 1.515279 2.123796 2.834620 -0.265256 -1.306579 1.257938 -2.161377 0.164973 -1.215403 -0.189354 -1.666767 -1.049192 2.628718 -0.945847 0.431648 -1.144909 -2.231371
wb_dma_ch_rf/always_4/if_1/block_1/if_1/cond -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_wb_mast/always_4/stmt_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/assign_375_gnt_p0 2.545882 0.402069 2.831127 -0.099083 -0.362199 3.034813 1.021874 2.238340 -0.552095 -4.719503 -0.069565 -1.096349 0.659770 0.869799 -0.062679 4.377990 -2.281839 0.036460 2.816118 -2.641804
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma/inst_u2 1.988024 3.389585 1.388648 -1.090274 2.021439 2.663262 -0.199257 2.186509 0.384320 -0.051319 -0.109829 2.735786 1.999180 -3.209138 0.500245 2.728645 -0.042863 -1.148600 0.979074 -2.338264
wb_dma/inst_u1 1.730418 1.739981 0.993335 -1.363755 2.365607 2.200415 0.219511 2.355309 -0.312552 0.333873 -1.069734 3.580949 1.587899 -2.345570 1.602310 2.257719 -1.023448 -1.275611 1.068771 -1.799300
wb_dma/inst_u0 0.157524 3.429911 0.610586 -0.898190 0.105462 2.294178 1.034834 2.983924 -1.331239 -1.116164 -2.379809 -0.123868 0.727571 -2.790832 1.670720 -0.635653 0.901317 -1.476384 1.806180 -1.707033
wb_dma/inst_u4 4.857658 1.533905 2.888584 -1.067732 3.288269 0.466730 -1.424290 -3.244025 2.801740 -1.249496 0.251441 -0.493948 -0.021766 -0.769294 3.759301 1.758163 -0.027846 -0.809204 -1.093815 1.235722
wb_dma_ch_rf/assign_2_ch_adr1 -2.745050 0.863942 -0.616102 2.894509 -0.236972 0.871539 -0.389965 -0.827605 0.400121 -3.268985 2.951727 -4.726766 -2.270734 -0.009644 -2.378419 0.271080 2.644187 0.019261 0.460714 -1.081830
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_rf/wire_pointer_s -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_sel/always_40/case_1/stmt_1 -0.518626 -3.861281 0.070039 2.041305 -0.010109 3.808019 -0.235159 -0.252923 -0.210954 -2.652351 0.782092 0.335526 -1.355929 -0.249067 -2.910317 2.229036 -1.058960 2.316421 -0.070877 -1.972477
wb_dma_ch_sel/always_40/case_1/stmt_2 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/always_40/case_1/stmt_3 -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_sel/always_40/case_1/stmt_4 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_pri_enc_sub 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/reg_ch_am1_r -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_de/assign_72_dma_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/reg_ptr_adr_low -2.708704 -3.028179 -0.815198 1.610212 -1.429343 0.568494 0.333643 0.124008 1.325602 0.827856 1.551131 -0.839870 0.905447 -0.215547 -1.913675 0.965912 1.631570 0.336275 3.540528 4.494320
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/reg_state 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_ch_rf/always_26/if_1 4.451674 2.713118 -3.595204 -0.761671 0.022810 0.145303 -0.152647 0.497971 0.957813 -1.225851 -1.858596 -1.222615 0.705613 -3.496822 0.793730 -0.309555 -1.827690 2.577061 0.928915 -3.225928
wb_dma_de/always_23/block_1/case_1/block_5/if_1 0.572395 -2.408591 2.029522 -1.800843 2.904967 3.217032 -1.833528 0.725061 0.396974 4.792255 -2.629911 -0.214996 1.024302 -0.874969 -2.405950 1.481000 -2.696381 0.649702 -2.362741 -2.645755
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1/stmt_2 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_sel/assign_113_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1/expr_2 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_inc30r/always_1 -5.841635 -2.779683 0.397187 0.926234 2.264524 -0.677750 3.127662 1.367928 0.034948 -0.544454 0.448708 -4.554240 -1.796957 1.543183 0.301175 -2.120359 -1.255141 -1.642494 2.063795 -2.566984
wb_dma_de/always_23/block_1/case_1/cond 2.084025 3.186511 0.110911 -0.652560 4.122905 2.250303 -1.201009 0.743030 1.310606 1.220712 0.716719 2.392522 3.164011 -4.242401 0.513631 3.877405 -0.597408 -1.906185 -0.703692 -2.967890
wb_dma_ch_sel/assign_128_req_p0/expr_1 1.551802 -0.016694 3.235868 -0.721782 3.334260 1.366470 0.283843 -1.506451 3.927528 -2.450979 0.443408 -3.377825 0.139433 0.874903 3.002141 3.185698 1.381868 -0.503385 1.263127 0.250383
wb_dma_de/always_8/stmt_1/expr_1/expr_1 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_de/always_9/stmt_1/expr_1/expr_1 2.235952 -3.987877 -0.653439 -0.066086 2.867168 -2.255362 1.217465 0.143732 2.608243 -0.178714 -0.236308 -3.019240 1.487047 0.980088 -0.344716 2.431890 -1.242812 0.329117 1.301773 -0.053167
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_sel/assign_148_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma/wire_ndr 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/assign_126_ch_sel/expr_1/expr_1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_pri_enc_sub/always_3/if_1/if_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_8/stmt_1/expr_1 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/stmt_1 0.078413 -3.744656 1.328205 1.879514 -1.662904 4.348081 0.645080 0.396076 -0.950715 -3.214336 -0.669027 0.314938 -1.880873 -0.267147 -2.492625 0.566592 -0.963370 2.349917 0.641887 -1.355881
wb_dma_rf/input_dma_done_all 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_ch_rf/assign_18_pointer_we/expr_1/expr_1 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_de/assign_66_dma_done 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma/wire_ch4_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/input_ch3_csr 1.164668 0.663697 -0.941798 -1.638197 1.186295 1.984920 0.269641 -0.562138 2.345562 2.384848 -2.697533 -0.916848 2.537670 -3.379642 3.814198 0.257442 -3.102211 -0.330925 3.913167 1.860314
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/wire_adr1_cnt_next -1.704697 -3.169537 0.397720 0.721062 3.354457 -2.026557 1.359483 1.719566 1.816856 -0.284557 1.665025 -4.036198 -0.122463 3.004271 -0.430691 0.942870 -0.628419 -1.835109 0.405096 -2.673941
wb_dma/wire_de_adr0 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/reg_adr0_cnt -2.508143 -1.044414 0.767126 -2.054480 -0.525890 0.875886 2.140458 4.951281 -0.081636 1.187804 -1.529428 1.747292 -1.160842 0.586950 -0.202123 -3.301144 0.210383 1.966209 3.563918 -1.842643
wb_dma_ch_pri_enc/always_2/if_1/if_1/if_1/cond 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma/wire_am1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_ch_sel/assign_137_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/assign_140_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/always_22/if_1/if_1 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_de/assign_69_de_adr0 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_de/wire_mast0_go -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_wb_slv/input_slv_din -4.181702 -2.049208 3.535388 0.032686 0.063162 -1.528291 2.427844 -0.607060 1.970852 0.655755 1.086706 -0.881284 -0.699336 3.556661 -0.938758 -1.816588 5.133365 -0.378195 -1.592741 0.163918
wb_dma_de/always_3/if_1/if_1 -1.799955 -1.653560 -0.614241 1.331951 2.569973 -2.510731 1.638506 2.307962 1.396122 -1.787327 2.528968 -4.503858 -0.889521 2.127646 -0.764592 0.810512 1.199280 -1.707199 1.776574 -1.733730
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/always_47/case_1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_ch_sel/assign_152_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_de/always_23/block_1/case_1/block_10/if_2/block_1/stmt_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_de/reg_de_adr0_we -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_sel/assign_114_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_rf/assign_4_ch_am1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_de/wire_dma_done_all 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_sel/assign_125_de_start/expr_1/expr_1 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_wb_slv/input_wb_data_i -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_de/input_nd 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/assign_126_ch_sel 2.748100 2.950406 2.943680 -1.294857 -0.208230 3.629451 1.661780 1.857020 -0.583061 -2.298379 -2.229205 3.673298 1.537665 -2.369325 0.273484 1.564612 -0.118871 0.252039 0.008689 -4.487955
wb_dma/wire_mast1_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/wire_ptr_valid -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma/wire_ch_sel -1.578820 0.478364 0.053625 -0.675010 -4.141954 -0.211651 2.415550 -2.430618 0.705618 -0.468692 0.930399 4.812753 6.127542 0.801158 -2.037803 2.427088 -0.703282 2.368813 0.227321 -1.807851
wb_dma_ch_arb/always_2/block_1/case_1/if_3/block_1 0.078413 -3.744656 1.328205 1.879514 -1.662904 4.348081 0.645080 0.396076 -0.950715 -3.214336 -0.669027 0.314938 -1.880873 -0.267147 -2.492625 0.566592 -0.963370 2.349917 0.641887 -1.355881
wb_dma_de/always_12/stmt_1/expr_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma/wire_dma_req -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_sel/assign_136_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/assign_5_sw_pointer 4.451674 2.713118 -3.595204 -0.761671 0.022810 0.145303 -0.152647 0.497971 0.957813 -1.225851 -1.858596 -1.222615 0.705613 -3.496822 0.793730 -0.309555 -1.827690 2.577061 0.928915 -3.225928
wb_dma_de/always_23/block_1/case_1/block_8/if_1/stmt_1 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_rf/always_25/if_1/if_1/cond -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_ch_sel/assign_97_valid/expr_1 -1.847594 2.483410 -0.877914 -2.221490 2.096155 2.306965 1.269837 3.115905 2.631992 1.495159 -1.811728 -0.665132 0.938030 -4.064340 2.675886 -0.254734 2.372510 0.457498 6.276829 1.184653
wb_dma_de/always_9/stmt_1 1.185677 -1.471206 0.061707 -0.938644 3.582391 -2.176232 0.950434 -2.161421 4.540587 0.335635 0.575808 -4.901246 2.183411 0.033090 0.568013 2.445768 -0.759148 0.533754 1.178408 -0.271587
wb_dma_de/input_pause_req 1.216780 1.853680 -0.146837 -1.680311 1.515352 0.802666 -1.096896 -0.268461 0.427797 0.334808 0.695603 6.507793 0.057447 -1.051064 0.538103 0.851232 1.230794 2.288743 -2.540547 -2.420332
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2/expr_1/expr_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_rf/assign_23_ch_csr_dewe/expr_1/expr_2 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_de/wire_dma_busy -1.328874 0.647661 0.370794 -0.206889 -1.195686 -0.061617 0.836241 -0.606598 0.063840 -2.316886 0.970487 3.656824 2.046262 1.154933 -3.293666 2.740718 3.833780 2.884507 -1.882694 -2.874991
wb_dma_ch_sel/always_37/if_1/if_1/cond 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_pri_enc/always_2/if_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/always_6/if_1/stmt_1 -0.143951 -2.519672 -1.662142 1.896797 2.898462 -1.152905 1.420728 -2.559161 1.760427 -1.145100 0.435994 -5.602845 2.647535 -2.307177 -2.401565 3.657880 -0.986471 -0.639267 0.595982 -0.875028
wb_dma_ch_rf/input_de_txsz_we -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_wb_if/input_wb_addr_i -2.856191 7.163791 0.968393 -2.361471 -1.821301 -1.057510 0.619071 -3.505493 1.820185 2.738947 1.500737 2.076171 0.209655 -1.265785 1.909766 -4.102479 1.485833 0.617227 -2.568224 -2.157875
wb_dma_ch_sel/always_7/stmt_1 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_1 1.218643 0.437088 1.329505 1.031676 3.125434 1.225437 2.167799 3.922199 -0.171835 -1.118975 1.089914 1.901223 0.280705 -3.312160 -0.876611 2.007050 0.885592 -2.693731 2.043578 -2.218996
wb_dma_ch_rf/always_6/if_1/if_1/block_1/if_1/block_1/if_2 1.226317 -1.074799 0.859504 -1.119607 1.386736 2.204636 -1.931978 -3.181442 2.070449 2.034544 -0.293414 1.050258 2.316221 -0.107627 0.827049 2.997532 -3.095333 1.007898 -1.451679 -0.086764
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_rf/always_4/if_1/block_1 -4.333150 -3.619058 -0.807261 -0.175647 -2.080041 -0.429113 -0.014893 -1.006538 -1.200177 -0.279536 0.119761 0.846509 -1.897267 2.696958 -0.580218 -2.256613 1.252743 2.740096 -0.278286 2.731941
wb_dma_de/reg_dma_abort_r 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/input_ch2_txsz 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/input_ch5_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_sel/assign_150_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/always_20/if_1/block_1/if_1/if_1/cond -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_sel/assign_155_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/always_43/case_1/stmt_4 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/always_43/case_1/stmt_3 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_sel/always_43/case_1/stmt_2 -0.833079 -1.745415 -1.746435 0.626564 -0.273394 -0.006840 -1.046508 -3.998580 2.264916 2.499858 1.125659 0.025515 0.466668 -1.039068 -0.220300 -2.186272 -2.462605 1.824661 -1.950990 0.151867
wb_dma_ch_sel/always_43/case_1/stmt_1 0.510003 -1.296616 -2.546749 1.505633 0.688488 0.730837 0.469686 -2.591185 2.262017 -0.829800 0.791781 -3.699398 1.991145 -3.555362 -0.920803 2.078152 -2.654556 1.274295 2.581393 0.357356
wb_dma_de/always_19/stmt_1/expr_1 1.471702 -0.466099 1.297511 -2.121701 -0.433427 -4.493146 3.414509 4.101339 2.785234 -0.704619 2.425462 0.724824 1.938611 3.432039 0.009972 -1.360359 -1.233407 1.162684 2.954412 -3.373903
wb_dma_ch_rf/wire_ch_err_we 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_rf/always_8/stmt_1/expr_1/expr_1 -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_rf/wire_ch1_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1/if_1 -2.348602 1.143774 -0.462079 -1.646843 2.571210 6.754726 -5.000377 1.278693 0.201089 2.451369 -1.149837 1.421095 -0.951229 -0.551398 0.943760 5.260804 2.189426 0.484691 1.432265 2.437952
assert_wb_dma_wb_if/input_pt_sel_i -1.412593 -4.148688 0.991583 1.189546 1.215623 -0.401247 -0.425826 -1.968057 0.808708 0.195427 1.232352 -0.517952 -1.873397 2.468950 0.052150 -1.274110 -0.296939 0.099699 -1.384741 0.984109
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/cond 1.082302 0.461072 4.665155 -3.447913 1.290078 -0.829956 2.359715 0.336516 3.363198 -0.729895 -0.223326 0.522651 1.288740 2.627730 2.661096 0.359872 0.181584 1.159271 1.385183 -1.603538
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1/expr_1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_rf/input_paused -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma/wire_mast0_adr -1.955466 -1.550367 -1.243153 1.540591 -0.771402 -0.499207 0.643329 0.367752 1.692931 -0.981775 2.092330 -2.482154 0.197944 -0.144067 -0.807324 1.407712 2.783885 0.032963 4.463615 4.688996
wb_dma_ch_pri_enc/inst_u8 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_148_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_2 -0.752486 0.624175 1.176808 -1.423200 1.755741 -0.369699 0.445484 -1.471141 3.128946 -0.380510 0.772671 -1.550846 -0.282969 0.495472 1.132009 0.102496 1.831621 1.627627 0.357530 -0.544487
wb_dma_ch_arb/always_2/block_1 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_ch_sel/always_40/case_1/cond -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_rf/assign_22_ch_err_we 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_rf/wire_pointer -5.299499 -0.556075 -0.243923 0.636456 -0.304499 3.813731 -1.854075 -2.000127 -2.944232 -1.228305 2.951416 2.019308 -2.333420 0.522578 -0.624363 2.655378 -3.309715 1.715667 0.459490 0.036128
wb_dma_ch_pri_enc/always_2/if_1/if_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/wire_pri19_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_5_pri1 1.332279 -3.225299 -0.230386 0.346027 2.889360 0.263153 -0.455372 -1.578043 2.205075 -0.569099 0.602547 0.745091 -0.930715 0.361848 -0.948210 1.218760 0.514077 2.172492 -2.657175 -2.157507
wb_dma_rf/inst_u26 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u27 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/always_23/block_1/case_1/block_10 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_de/always_23/block_1/case_1/block_11 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_rf/inst_u22 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u23 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u20 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/assign_86_de_ack -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_rf/inst_u28 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/inst_u29 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/always_1/stmt_1 -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_de/always_6/if_1/if_1/cond/expr_1 -0.738418 -3.246688 -1.516491 1.252983 0.305728 -1.022579 0.242446 -2.361702 1.950328 0.457192 1.257236 -2.998349 1.144885 0.368526 -1.120901 0.776400 -2.141849 0.716890 0.667102 0.841345
wb_dma_ch_sel/assign_142_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_rf/inst_check_wb_dma_rf -1.074831 0.857625 -2.162019 0.707686 -1.236631 -1.305685 0.026036 -0.662346 1.184440 -0.709620 0.634311 -3.128497 -2.093539 -0.012699 -1.241969 -3.535910 1.652026 2.576400 -0.245417 -1.740396
wb_dma_rf/reg_wb_rf_dout -3.709382 0.443730 1.174174 -2.647859 2.434534 -2.435546 0.671171 -0.277452 -1.999645 2.129334 0.554382 -1.612502 -3.700133 1.105265 -0.529630 -1.962158 -0.054835 2.073297 -1.793333 -1.476262
wb_dma/input_dma_req_i -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_de/input_am1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_de/input_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_sel/reg_next_start -0.041195 0.114722 -1.798508 0.049507 3.915844 -0.058397 0.716082 0.290752 2.087195 2.047286 1.000404 1.331801 0.281514 -4.756443 0.258518 -1.741227 -1.029496 0.192888 -0.071907 -2.782491
wb_dma_ch_sel/input_ch4_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_sel/always_7/stmt_1/expr_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/assign_107_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma/wire_next_ch 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_rf/wire_ch2_txsz 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_ch_rf/wire_ch_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_rf/wire_ch_am1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma/wire_ch6_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/input_csr -0.982430 1.846485 3.971638 -3.411603 1.042987 3.865385 -1.422468 -2.065035 2.852428 3.710927 -0.957580 1.092121 3.212225 0.024645 2.059789 1.977739 -2.823557 0.402144 0.293707 -0.627961
wb_dma_de/reg_read 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma/input_wb1_cyc_i -1.412593 -4.148688 0.991583 1.189546 1.215623 -0.401247 -0.425826 -1.968057 0.808708 0.195427 1.232352 -0.517952 -1.873397 2.468950 0.052150 -1.274110 -0.296939 0.099699 -1.384741 0.984109
wb_dma_ch_rf/wire_ch_adr0_we -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_sel/assign_140_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_rf/wire_ch3_txsz -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_rf/input_wb_rf_din -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_ch_rf/assign_14_ch_adr0_we/expr_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_de/always_18/stmt_1/expr_1/expr_2 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_pri_enc_sub/reg_pri_out_d1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_rf/always_2 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_rf/always_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_sel/always_9/stmt_1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_rf/always_6 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma_ch_rf/always_5 -1.682273 -3.281015 -1.056230 0.818043 -2.283014 -0.119535 -0.113156 -0.976435 -0.218744 -1.337049 -0.346411 -1.514429 -1.074552 2.153239 -1.420515 -1.110501 1.048505 2.431842 -0.116662 1.529607
wb_dma_ch_rf/always_4 -4.333150 -3.619058 -0.807261 -0.175647 -2.080041 -0.429113 -0.014893 -1.006538 -1.200177 -0.279536 0.119761 0.846509 -1.897267 2.696958 -0.580218 -2.256613 1.252743 2.740096 -0.278286 2.731941
wb_dma_ch_rf/always_9 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_rf/always_8 -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
assert_wb_dma_rf/input_wb_rf_dout -1.074831 0.857625 -2.162019 0.707686 -1.236631 -1.305685 0.026036 -0.662346 1.184440 -0.709620 0.634311 -3.128497 -2.093539 -0.012699 -1.241969 -3.535910 1.652026 2.576400 -0.245417 -1.740396
wb_dma/wire_wb1_addr_o -1.348828 -1.964943 3.168076 -1.145845 1.646344 -1.278473 1.352307 0.173360 2.579790 -0.336196 0.742711 -2.543510 0.017334 4.110408 1.362260 0.529638 0.715312 -0.614230 0.849560 -0.089408
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_wb_slv/always_5/stmt_1/expr_1 -1.460651 3.586204 0.069238 -1.896520 0.386282 -0.958588 0.944600 -0.854744 3.851889 -0.643231 1.729797 -1.218252 -0.409650 -1.027277 1.879190 -1.497882 3.662112 2.356931 2.753108 0.681238
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_2 1.107743 2.415121 -0.129084 -0.708791 1.007309 -0.204235 -0.212102 -0.864648 4.816396 0.294431 1.001393 -0.245675 -1.986768 -1.066510 3.044178 -3.830972 4.241619 0.936533 -0.024809 0.562143
wb_dma_ch_sel/inst_check_wb_dma_ch_sel 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_wb_slv/reg_slv_dout -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_ch_pri_enc/always_2 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/always_4 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/inst_u3 1.796095 4.489998 0.885120 0.119104 -0.397657 0.854050 -0.864413 0.344404 -0.613445 -1.098137 0.274691 -0.287461 0.698002 -2.017787 -1.031124 0.454497 1.517336 -0.897524 -1.809818 -2.362537
wb_dma_wb_slv/always_1/stmt_1 -4.404919 6.422194 0.935949 -2.029363 -1.197246 0.946183 -0.691006 -2.945895 1.663079 2.129542 1.394954 0.755049 0.333589 -0.887404 2.968971 -5.078182 -0.072135 0.561116 -1.249078 -2.442686
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_rf/wire_ch0_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_rf/wire_ch0_am1 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma_wb_mast/wire_mast_drdy 2.257202 -2.604208 1.505007 1.234802 0.706526 4.196030 -0.732925 -1.575790 2.179842 0.792013 -1.386271 1.850934 0.760405 -4.573939 0.577351 1.297996 2.367158 0.013390 1.211022 5.696718
wb_dma_wb_if/wire_mast_pt_out -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_ch_sel/assign_95_valid/expr_1 0.264900 1.928564 -0.849609 -1.292191 2.762829 2.772042 1.462989 2.010599 2.814825 1.542468 -3.131362 -1.200458 1.222198 -5.969028 2.371874 -0.914533 1.985972 -0.217412 4.226520 0.185203
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_pri_enc_sub/always_3/if_1/stmt_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma/constraint_slv0_din -2.856382 0.900903 -3.625109 -1.260305 0.066068 -2.204406 -0.973667 -0.022080 1.573804 1.108251 2.019559 2.375110 -0.263380 0.078972 -0.057004 -2.164100 2.947427 3.653905 0.223173 0.066221
wb_dma_de/always_4/if_1/if_1 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_rf/always_2 0.700082 2.632605 -1.511857 -2.758131 1.463867 1.123143 -2.664572 -0.495478 0.235539 0.623279 1.073820 5.178283 -1.325471 -1.591623 2.711627 0.146098 -0.648071 3.698766 -0.006663 0.080419
wb_dma_rf/inst_u24 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/always_1 -3.709382 0.443730 1.174174 -2.647859 2.434534 -2.435546 0.671171 -0.277452 -1.999645 2.129334 0.554382 -1.612502 -3.700133 1.105265 -0.529630 -1.962158 -0.054835 2.073297 -1.793333 -1.476262
wb_dma_ch_sel/always_38 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_ch_sel/always_39 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/always_37 1.279086 0.580842 3.247530 -0.537993 -0.643928 4.148516 2.184842 1.696329 -1.234541 -1.195435 -2.359185 4.652532 1.996498 -2.240221 -0.656258 0.397390 -1.906636 -0.059549 -0.804293 -5.235736
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_de/always_23/block_1/case_1/block_4/if_1/if_1 -1.210048 -1.381179 4.483417 -1.106039 3.852170 3.814824 -0.398301 0.340458 2.173444 3.327360 -1.588428 -2.714837 1.127331 -0.162514 -0.155565 0.518928 -2.439394 -2.081771 -1.628416 -3.792765
wb_dma_ch_sel/assign_10_pri3 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_rf/inst_u21 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_rf/wire_ch3_adr0 -0.099003 -2.978379 2.772114 -1.322348 -1.217838 0.363998 1.471254 2.878522 -0.126778 -1.052305 -0.730842 2.341823 -1.322851 3.719787 -1.304193 -0.698882 1.016541 2.486909 0.580314 -1.386939
wb_dma_ch_rf/input_dma_busy -2.176026 -1.020700 0.861279 -1.048470 -0.491638 -0.792066 0.178550 0.794709 0.555222 -0.054251 0.564670 3.462774 -0.395170 3.688306 -1.533034 -0.413072 3.725195 2.222205 -2.192199 -1.870270
wb_dma_ch_sel/assign_134_req_p0 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma/wire_wb0m_data_o -4.181702 -2.049208 3.535388 0.032686 0.063162 -1.528291 2.427844 -0.607060 1.970852 0.655755 1.086706 -0.881284 -0.699336 3.556661 -0.938758 -1.816588 5.133365 -0.378195 -1.592741 0.163918
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_ch_rf/always_6/if_1 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma 1.284558 2.056772 0.385303 0.015289 0.090852 0.248371 -0.135764 1.014790 -1.379332 0.215203 -0.878291 -0.139580 1.106139 -1.143168 0.717450 0.794385 -0.763451 -2.456389 0.135228 -0.006787
wb_dma_de/assign_64_tsz_cnt_is_0_d/expr_1/expr_1 2.096031 -1.925753 0.811716 1.515279 2.123796 2.834620 -0.265256 -1.306579 1.257938 -2.161377 0.164973 -1.215403 -0.189354 -1.666767 -1.049192 2.628718 -0.945847 0.431648 -1.144909 -2.231371
assert_wb_dma_rf/input_wb_rf_adr -1.074831 0.857625 -2.162019 0.707686 -1.236631 -1.305685 0.026036 -0.662346 1.184440 -0.709620 0.634311 -3.128497 -2.093539 -0.012699 -1.241969 -3.535910 1.652026 2.576400 -0.245417 -1.740396
wb_dma_ch_rf/always_6/if_1/if_1 1.696707 1.627228 2.720850 0.245769 3.497071 1.840886 1.211912 2.677912 0.872080 -0.077699 1.051298 0.569452 1.550369 -2.962486 -0.425959 3.127480 -0.238453 -3.325642 1.481935 -2.349385
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_arb/wire_gnt 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_rf/always_10/if_1/if_1/block_1/if_1/if_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/always_23/block_1/case_1/block_1/if_1/stmt_1 -2.619897 -0.800596 -1.911695 -0.338153 2.030353 -2.619827 0.297799 -0.219432 1.985558 1.882659 2.818687 0.940430 -0.415402 -0.052940 0.185370 -1.116668 1.098741 0.821918 0.999065 0.905483
wb_dma_ch_sel/assign_127_req_p0/expr_1/expr_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_rf/always_1/case_1/cond -3.709382 0.443730 1.174174 -2.647859 2.434534 -2.435546 0.671171 -0.277452 -1.999645 2.129334 0.554382 -1.612502 -3.700133 1.105265 -0.529630 -1.962158 -0.054835 2.073297 -1.793333 -1.476262
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_wb_slv/assign_4/expr_1 -2.403111 -0.836461 2.065638 -0.712348 -1.131210 -3.632837 2.697622 -0.800332 2.335429 1.526741 1.450726 -1.484077 -0.016446 3.192630 -2.329250 0.429516 4.413952 0.535105 -0.569804 1.461688
wb_dma_de/always_23/block_1/case_1/block_8/if_1/cond 0.405954 -2.953266 -1.341601 1.439057 -0.837117 1.730729 -0.187097 -2.888881 1.564694 -0.843327 0.770475 -1.217370 0.705039 -1.475274 -1.437018 1.389594 -2.782641 2.551804 1.140648 0.723277
wb_dma_de/always_3/if_1/stmt_1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_sel/assign_104_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_rf/always_9/stmt_1 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_wb_if/input_mast_adr -1.607068 -0.495080 1.295287 -0.346046 1.168606 -1.923655 1.363027 0.865569 2.367261 -1.493115 1.684400 -3.634331 -0.736721 2.817282 1.054936 0.284132 2.415971 -0.566144 2.593635 1.055400
assert_wb_dma_ch_arb/input_req 0.090756 -0.244214 2.319849 -1.893913 3.725009 0.291355 0.990563 -0.290939 4.448207 -1.105363 0.474277 -2.264012 -0.362092 0.677188 1.402279 1.307379 2.416608 1.701883 1.079579 -1.671108
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_wb_if/input_wbm_data_i -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_de/wire_tsz_cnt_is_0_d 2.096031 -1.925753 0.811716 1.515279 2.123796 2.834620 -0.265256 -1.306579 1.257938 -2.161377 0.164973 -1.215403 -0.189354 -1.666767 -1.049192 2.628718 -0.945847 0.431648 -1.144909 -2.231371
wb_dma/wire_dma_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel_checker/input_ch_sel_r -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_sel/assign_119_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_inc30r/input_in -2.354095 -2.852414 0.953289 1.691673 -1.830552 1.646155 2.697420 4.546644 -1.349543 -2.818906 0.737678 -0.739674 -2.399908 1.110476 -1.980185 -1.781202 -0.920986 0.562450 4.023446 -2.008239
wb_dma_ch_pri_enc/inst_u15 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u14 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u17 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/wire_dma_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_pri_enc/inst_u11 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u10 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u13 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u12 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u19 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u18 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/assign_110_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_rf/inst_u30 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/assign_97_valid/expr_1/expr_2/expr_1 -1.589269 0.517285 -3.351427 0.709297 -2.265877 1.211949 1.113105 0.085399 0.539655 -0.283547 0.571042 1.578469 -0.384218 -4.307897 -1.058935 -2.795269 0.028670 3.379799 3.272435 0.296802
wb_dma/wire_pointer3 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_pri_enc/wire_pri6_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_rf/assign_6_csr_we 1.437338 2.798143 -0.654249 -2.670416 -1.171115 2.169983 -1.923537 -1.129187 0.191563 -0.383037 -1.184911 3.853035 -0.124150 -0.869425 1.581079 0.261106 -0.103367 4.369004 -0.677208 -0.907808
wb_dma_de/assign_82_rd_ack 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1/expr_2 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_sel/assign_96_valid 0.358623 3.249560 -2.827710 -2.479021 1.634887 3.478649 -1.389485 3.663326 2.370962 0.718387 -2.248941 2.070197 1.217882 -2.473678 3.791367 2.176517 3.143161 1.225642 4.624510 0.567716
wb_dma_ch_pri_enc/assign_1_pri_out_tmp/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1/expr_1 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/reg_next_ch 2.346548 -0.165461 -1.931992 -0.532858 1.339728 1.519425 0.238804 0.791325 1.203026 0.758640 -1.125791 1.623199 1.152922 -3.653313 0.269100 -0.052689 -2.764606 1.743259 0.999318 -2.633016
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_28_this_ptr_set/expr_1 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_rf/assign_24_ch_txsz_dewe -0.008123 0.043080 -0.030791 0.078349 0.517366 -0.006540 -0.050484 -4.498822 3.816231 -0.742214 1.744117 -3.781667 1.870180 -0.741673 0.307198 2.247286 -1.031885 1.529737 1.194873 1.062304
assert_wb_dma_ch_arb 0.090756 -0.244214 2.319849 -1.893913 3.725009 0.291355 0.990563 -0.290939 4.448207 -1.105363 0.474277 -2.264012 -0.362092 0.677188 1.402279 1.307379 2.416608 1.701883 1.079579 -1.671108
wb_dma/wire_csr 0.223258 0.189661 2.574671 -3.910510 2.184397 2.014475 -0.633395 -2.294860 2.277131 2.871218 -2.250072 1.591199 2.184679 1.182886 5.151801 1.908837 -3.894436 0.162292 0.850700 0.851368
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_wb_if/input_mast_din -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_de/always_23/block_1/case_1/block_9/if_1/cond -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_rf/reg_sw_pointer_r 4.451674 2.713118 -3.595204 -0.761671 0.022810 0.145303 -0.152647 0.497971 0.957813 -1.225851 -1.858596 -1.222615 0.705613 -3.496822 0.793730 -0.309555 -1.827690 2.577061 0.928915 -3.225928
wb_dma_ch_sel/assign_142_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_sel/assign_128_req_p0/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_rf 0.157524 3.429911 0.610586 -0.898190 0.105462 2.294178 1.034834 2.983924 -1.331239 -1.116164 -2.379809 -0.123868 0.727571 -2.790832 1.670720 -0.635653 0.901317 -1.476384 1.806180 -1.707033
wb_dma_de/assign_6_adr0_cnt_next/expr_1 -2.369348 -3.516113 0.450780 -1.766199 2.537046 -1.186311 0.736598 1.446333 0.013253 2.478965 -1.599459 -0.370243 -1.473895 2.806283 -0.845924 -0.729900 0.251798 1.261374 -0.846082 -1.509103
wb_dma_de/reg_chunk_cnt 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_de/always_23/block_1/case_1/block_4/if_1 -1.210048 -1.381179 4.483417 -1.106039 3.852170 3.814824 -0.398301 0.340458 2.173444 3.327360 -1.588428 -2.714837 1.127331 -0.162514 -0.155565 0.518928 -2.439394 -2.081771 -1.628416 -3.792765
wb_dma_de/always_23/block_1/case_1/block_3/if_1 -0.869874 0.013954 4.156982 -0.954543 4.639941 3.775975 -1.089365 0.506868 2.016126 1.673591 -0.826577 -4.029857 0.544485 0.598719 0.734362 2.430946 -1.715081 -2.827902 -1.315480 -3.781381
wb_dma/input_wb0m_data_i -4.708733 5.322935 0.833785 -0.160933 -2.930399 2.174211 -0.623702 -2.949436 1.616373 0.055099 3.316369 0.186704 0.620681 -2.453419 2.909173 -2.393919 1.315850 -0.023788 3.113665 3.690529
wb_dma_de/always_15/stmt_1 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma/wire_ch7_csr 2.004720 0.487185 1.360754 -0.390049 1.175604 3.053762 0.496497 1.178994 0.179238 -0.551827 -1.668316 -0.463744 1.351930 -2.357992 1.599099 2.225141 -2.408031 -1.347565 2.590198 -0.281376
wb_dma/input_wb0_ack_i 1.128901 -1.052338 -1.870041 1.267968 -2.865355 2.791746 -1.672995 -1.276438 1.296851 2.805227 0.588916 2.290997 3.423081 -3.387371 -2.744186 1.364729 -2.561857 1.538092 1.411505 2.363138
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.022949 2.457730 1.656996 -1.292186 1.648031 -0.702805 1.256561 0.426276 3.036547 -1.838500 1.131396 -2.447937 -0.140056 0.125272 1.859054 0.563630 3.175624 0.129503 2.384809 -0.027206
wb_dma_ch_rf/assign_13_ch_txsz_we/expr_1/expr_1/expr_2 -1.360083 1.655508 1.681685 -2.086364 2.245606 -0.047745 0.211352 -2.963021 4.771871 0.113192 1.242074 -2.368266 0.119526 -0.032231 1.936200 0.032270 2.105600 2.158980 0.581399 -0.266924
wb_dma_ch_sel/assign_125_de_start 0.828642 2.025472 -2.430831 0.238192 3.581861 -0.146887 0.449624 0.449989 2.131248 0.350669 1.550662 0.594154 0.178908 -5.186314 0.556432 -0.501247 0.409386 0.214720 0.825795 -2.258644
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1/cond/expr_1 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_de/always_23/block_1/case_1/block_8/if_3/block_1 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma_ch_sel/input_dma_busy 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_inc30r -2.150697 -4.122478 2.439211 0.396674 0.896831 0.306337 1.995260 4.391521 1.185526 -0.448015 -0.346051 -2.318657 -0.502688 4.265474 -0.741443 -0.264935 0.567164 -1.607599 2.537133 -1.774499
wb_dma_ch_sel/always_45/case_1 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/assign_117_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_de/always_23/block_1/case_1/block_9/if_2/block_1/stmt_2 -0.657710 0.177319 -2.998207 0.810343 -2.679702 0.324444 1.401243 -1.716005 1.643875 0.166088 0.992339 -0.245357 1.226958 -4.111972 -1.022501 -2.284385 -2.211991 2.985784 3.452229 0.802567
wb_dma/wire_ch3_adr0 -0.099003 -2.978379 2.772114 -1.322348 -1.217838 0.363998 1.471254 2.878522 -0.126778 -1.052305 -0.730842 2.341823 -1.322851 3.719787 -1.304193 -0.698882 1.016541 2.486909 0.580314 -1.386939
wb_dma_ch_rf/always_23/if_1/block_1/if_1/stmt_1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_de/always_6/if_1/if_1/cond 1.185677 -1.471206 0.061707 -0.938644 3.582391 -2.176232 0.950434 -2.161421 4.540587 0.335635 0.575808 -4.901246 2.183411 0.033090 0.568013 2.445768 -0.759148 0.533754 1.178408 -0.271587
wb_dma/wire_mast1_pt_out -0.364882 -1.501227 -1.275966 0.270398 -0.488939 -2.724684 -0.011983 -2.785912 1.702165 0.166270 1.771617 -0.371941 -0.694615 1.606481 -1.464417 -0.003580 1.555539 2.290635 -1.825334 0.830223
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
wb_dma_de/always_23/block_1/case_1/block_9/if_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_sel/always_48 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_sel/always_43 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_ch_sel/always_42 0.223258 0.189661 2.574671 -3.910510 2.184397 2.014475 -0.633395 -2.294860 2.277131 2.871218 -2.250072 1.591199 2.184679 1.182886 5.151801 1.908837 -3.894436 0.162292 0.850700 0.851368
wb_dma_ch_sel/always_40 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_sel/always_47 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_ch_sel/always_46 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_sel/always_45 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_ch_sel/always_44 -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma_ch_sel/assign_152_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/input_ndnr 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma_de/always_4/if_1/stmt_1 0.853602 -1.378443 0.994925 -0.208577 1.678214 3.169985 0.540975 -0.968191 3.238563 -2.478918 0.527847 -1.029521 -0.082293 -1.486382 -0.122566 2.492220 -0.124595 3.081364 2.075469 -1.551346
wb_dma_wb_if/wire_wb_addr_o -1.607068 -0.495080 1.295287 -0.346046 1.168606 -1.923655 1.363027 0.865569 2.367261 -1.493115 1.684400 -3.634331 -0.736721 2.817282 1.054936 0.284132 2.415971 -0.566144 2.593635 1.055400
wb_dma_ch_rf/assign_16_ch_adr1_we/expr_1/expr_1/expr_2 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_sel/assign_111_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_wb_slv/assign_2_pt_sel 0.696938 -2.217599 3.782875 0.678319 1.897896 -2.506091 1.317185 -5.328133 4.435658 2.146849 1.527008 -2.590402 2.764437 2.423274 0.719124 0.510665 0.122733 -3.006263 -4.362315 -0.128248
wb_dma_ch_sel/assign_94_valid/expr_1/expr_2 0.718599 1.109469 -2.746765 0.213344 0.461149 -0.170330 1.725668 1.621505 1.643091 -1.378172 0.544290 -2.274549 0.881255 -3.567790 -0.390582 -0.175734 -1.269645 1.571064 4.213899 -1.914180
wb_dma_ch_sel/assign_144_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_de/input_pointer -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_de/always_23/block_1/case_1/block_10/if_2/cond 0.667696 -0.276499 0.406723 -0.511885 -3.781718 1.215143 1.222825 -2.678555 2.470821 0.063189 0.408574 -0.043091 1.928797 -1.717090 -0.185402 -1.098894 -3.091009 3.350260 3.498289 2.124638
wb_dma_ch_sel/assign_96_valid/expr_1/expr_2/expr_1 -1.569158 0.126351 -4.302797 -0.172417 -2.674629 0.904750 0.433799 1.098766 -0.431663 0.198230 0.437139 3.611997 0.365195 -2.661800 -1.069093 -1.138947 -1.011010 3.983447 3.603678 0.208570
wb_dma_ch_rf/input_wb_rf_adr -0.489618 2.065166 -1.780018 2.998662 -2.534854 3.509813 -3.094890 -0.148065 6.702252 -0.002305 0.521010 0.969073 2.545317 2.832147 1.463314 -4.455886 1.342559 -2.745295 1.645131 -2.156154
wb_dma_ch_sel/input_pointer0 -0.518626 -3.861281 0.070039 2.041305 -0.010109 3.808019 -0.235159 -0.252923 -0.210954 -2.652351 0.782092 0.335526 -1.355929 -0.249067 -2.910317 2.229036 -1.058960 2.316421 -0.070877 -1.972477
wb_dma_ch_sel/input_pointer1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma_ch_sel/input_pointer2 -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_sel/input_pointer3 -0.552335 -2.669537 -1.430780 -0.359841 -1.780055 1.902027 -0.520176 -0.072186 -0.515697 -0.071011 0.026777 3.664089 0.173489 0.421309 -1.326890 1.263671 -2.190995 3.804333 1.288468 0.154030
wb_dma_de/reg_chunk_0 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_ch_sel/always_9/stmt_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/assign_151_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/assign_138_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_sel/reg_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma/assign_2_dma_req -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1 0.632164 -3.206732 1.523557 1.853223 -0.197162 3.901182 0.008781 -0.062089 -0.941740 -2.177099 -0.877866 1.867946 -2.970325 -0.539270 -2.195128 -0.970570 0.368466 1.781663 -2.896090 -2.926265
wb_dma_ch_rf/wire_ch_csr 1.336263 2.525059 3.181065 -1.894209 1.906288 1.655507 1.414177 2.719797 0.536536 0.348213 -1.323663 1.914845 2.274736 -1.156372 1.844060 2.407029 0.712404 -2.405671 1.504135 -1.368006
wb_dma_ch_rf/always_20/if_1/block_1/if_1/stmt_1 -4.666790 -1.087263 0.116976 -0.434555 -1.391297 -0.414721 1.921701 1.944026 0.762668 -0.602839 1.342209 -1.930968 -1.133927 2.220077 0.844858 -2.814728 -1.114925 1.084154 4.268568 -0.118465
wb_dma_de/assign_78_mast0_go/expr_1/expr_1/expr_1/expr_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_sel/assign_118_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_ch_rf/input_de_adr1_we -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_wb_mast/input_mast_din -2.045536 -1.793468 0.079911 -0.048686 0.356889 -0.183024 -0.576451 -2.979511 2.764888 2.404184 1.209592 -3.235042 2.327550 1.071561 -0.450475 1.126227 -2.336550 0.108321 0.463520 1.070836
wb_dma_wb_slv/always_3/stmt_1/expr_1/expr_1/expr_1 1.061775 4.439100 1.625804 -1.682647 -3.044738 2.877393 0.599901 2.682719 -0.397734 -2.605878 -3.159781 -3.096955 3.262378 -0.155286 -0.114130 1.550085 1.218243 0.359532 2.487173 -2.886314
wb_dma_de/always_2/if_1/stmt_1 -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma_de/assign_65_done/expr_1 2.005931 -1.329973 -0.441008 0.490775 2.092557 2.084023 -0.616106 -2.565022 2.613374 -0.733492 0.533658 -0.183648 0.597714 -2.396542 -0.210028 2.092490 -1.511212 1.941617 -0.649373 -1.458233
wb_dma_ch_sel/reg_de_start_r 1.999960 1.802150 -1.898363 -0.031740 2.076844 1.132672 0.893645 1.111938 2.190761 -0.837058 -0.238135 -0.904324 0.368379 -4.836606 0.456774 -0.419497 -0.109399 1.183903 2.018103 -2.724133
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/input_dma_rest -2.318649 -4.058874 -1.753152 -0.215765 -0.873273 0.008707 0.232931 0.853209 -0.495802 1.288950 0.543824 3.405513 0.662316 2.188855 -1.521640 0.647821 -1.747456 2.310186 0.788483 -0.417908
wb_dma_ch_rf/always_2/if_1/if_1/block_1/if_1 -1.083887 -3.566822 -1.166089 0.815426 -0.066626 2.755386 -1.083537 0.839531 -1.192617 -1.299089 1.085482 2.872591 -0.337365 1.241695 -2.758047 3.795418 -1.721442 2.566834 0.257628 -1.566419
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_de/wire_de_csr 0.095428 -3.480738 -1.471963 0.512947 -1.635687 1.763494 -0.079255 -1.390547 0.141825 -0.023408 -0.089456 1.455849 1.414591 -0.331198 -1.195700 1.739408 -3.697177 2.688831 1.652894 0.752310
wb_dma_ch_sel/reg_ndnr 1.283136 -2.335361 0.793749 1.356020 0.846543 2.834221 0.412932 -0.780033 1.294689 -2.711530 0.276788 -2.602378 0.646690 -1.003585 -1.248814 3.600789 -1.745939 0.773291 1.687571 -0.875753
wb_dma_ch_rf/assign_26_ch_adr1_dewe -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_sel/reg_txsz 0.989399 -1.207959 -1.340850 2.894232 1.468700 2.090363 -0.381465 -2.758113 0.931352 -1.523338 0.870900 -2.293705 0.247253 -3.839295 -1.727988 1.521033 -1.002584 -0.159345 -1.277556 -1.264203
wb_dma_rf/always_1/case_1/stmt_10 -1.940304 0.425861 -1.210207 1.230731 -1.703164 0.037161 -0.606059 -2.353660 1.731204 -0.935774 0.936140 -3.540004 -1.140815 -0.047244 -1.240972 -2.184011 2.332428 2.138721 0.026894 0.383107
wb_dma_ch_pri_enc/inst_u28 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u29 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_de_adr1 -1.185929 -3.046295 0.347955 1.386171 0.780457 0.224061 0.311178 0.260880 0.221827 -1.476299 1.216853 -1.728177 -0.911591 1.942529 -1.953235 1.608632 0.334226 0.128612 -0.173932 -0.856976
wb_dma_ch_arb/always_2/block_1/case_1 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_de/always_18/stmt_1/expr_1 -1.955466 -1.550367 -1.243153 1.540591 -0.771402 -0.499207 0.643329 0.367752 1.692931 -0.981775 2.092330 -2.482154 0.197944 -0.144067 -0.807324 1.407712 2.783885 0.032963 4.463615 4.688996
wb_dma_ch_arb/always_1/if_1 3.892532 0.984061 3.457573 0.094403 0.598144 4.211321 0.345872 1.734949 -0.271726 -4.664437 -0.628228 0.302745 -0.155710 -0.586816 0.805029 3.636104 -1.111731 -0.310179 1.025819 -2.810837
wb_dma_ch_pri_enc/inst_u20 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u21 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u22 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u23 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u24 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u25 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u26 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_pri_enc/inst_u27 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/wire_dma_busy -1.328874 0.647661 0.370794 -0.206889 -1.195686 -0.061617 0.836241 -0.606598 0.063840 -2.316886 0.970487 3.656824 2.046262 1.154933 -3.293666 2.740718 3.833780 2.884507 -1.882694 -2.874991
wb_dma_ch_sel/reg_ack_o -1.063296 -0.394744 -3.257348 0.291856 -3.068354 0.841200 1.013213 -0.749721 0.045997 0.201925 0.600124 2.032349 1.783822 -2.766386 -1.193763 -0.806772 -3.192083 3.221364 3.287091 0.091113
wb_dma_ch_arb/always_2/block_1/case_1/if_2/cond/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_rf/reg_csr_r 0.700082 2.632605 -1.511857 -2.758131 1.463867 1.123143 -2.664572 -0.495478 0.235539 0.623279 1.073820 5.178283 -1.325471 -1.591623 2.711627 0.146098 -0.648071 3.698766 -0.006663 0.080419
wb_dma_ch_arb/always_2/block_1/case_1/if_1/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/cond -0.391590 1.212429 2.548111 -3.627291 2.265823 0.430504 1.645665 1.210444 3.962138 -0.076436 -0.442186 0.578073 -0.141196 0.283679 2.021712 -0.482955 2.551939 2.953189 2.419073 -1.626083
assert_wb_dma_ch_sel 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_rf/always_27/stmt_1/expr_1 3.543354 2.370810 -2.173008 -0.645770 1.039833 1.713499 0.155474 0.570708 1.654207 -0.815323 -0.759029 0.891313 1.440423 -4.822580 0.983521 1.011396 -1.585401 1.800470 2.108507 -2.137060
wb_dma_ch_sel/inst_ch2 -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/cond 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_ch_sel/assign_122_valid 0.352240 0.306697 1.227630 -1.422586 0.340474 2.803255 1.127450 0.577635 2.433289 -1.585312 -0.181387 0.667651 0.240385 -1.593284 0.536670 0.963957 0.137953 3.080950 3.264708 -1.163079
wb_dma_rf/wire_dma_abort 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_de/assign_67_dma_done_all/expr_1 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
wb_dma_de/always_4/if_1/cond 1.425227 -0.814303 0.385448 -0.467221 2.916820 2.428973 -0.348043 -1.622364 3.272545 -1.080804 0.548777 0.877715 -0.512609 -1.957740 0.274690 1.415694 0.424821 2.901880 -0.713524 -2.492323
wb_dma_de/always_3/if_1/if_1/stmt_1 -1.704697 -3.169537 0.397720 0.721062 3.354457 -2.026557 1.359483 1.719566 1.816856 -0.284557 1.665025 -4.036198 -0.122463 3.004271 -0.430691 0.942870 -0.628419 -1.835109 0.405096 -2.673941
wb_dma_wb_slv/always_3/stmt_1/expr_1 2.964347 4.201116 1.830466 -0.892089 -1.828494 4.055768 -0.245371 1.454475 -0.278448 -2.444224 -3.597131 -2.486157 2.162240 -2.110692 0.457725 0.967109 0.733495 -0.121386 0.458871 -2.928710
wb_dma_ch_sel/assign_156_req_p0 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
assert_wb_dma_ch_arb/input_advance 0.090756 -0.244214 2.319849 -1.893913 3.725009 0.291355 0.990563 -0.290939 4.448207 -1.105363 0.474277 -2.264012 -0.362092 0.677188 1.402279 1.307379 2.416608 1.701883 1.079579 -1.671108
wb_dma_ch_rf/assign_25_ch_adr0_dewe/expr_1 -1.386407 1.104880 0.130739 -1.995926 -1.071720 -0.253974 1.206425 0.895589 1.707971 -0.047879 0.412418 1.881807 -0.656314 0.052742 0.681312 -2.124491 1.887035 3.222176 2.470437 0.129492
wb_dma_ch_rf/reg_ch_tot_sz_r -0.143951 -2.519672 -1.662142 1.896797 2.898462 -1.152905 1.420728 -2.559161 1.760427 -1.145100 0.435994 -5.602845 2.647535 -2.307177 -2.401565 3.657880 -0.986471 -0.639267 0.595982 -0.875028
wb_dma_ch_rf/wire_ch_adr0 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_ch_rf/wire_ch_adr1 -2.745050 0.863942 -0.616102 2.894509 -0.236972 0.871539 -0.389965 -0.827605 0.400121 -3.268985 2.951727 -4.726766 -2.270734 -0.009644 -2.378419 0.271080 2.644187 0.019261 0.460714 -1.081830
wb_dma/wire_ch0_adr0 -3.901528 0.688769 1.673694 -2.481690 -2.328884 1.745074 1.140650 0.963067 2.292549 1.632998 0.026775 1.304665 0.622835 0.666124 1.903582 -2.729206 0.067968 2.285106 4.809338 1.854851
wb_dma/wire_ch0_adr1 -1.354953 0.407030 -0.792311 0.481338 0.290358 -1.582882 0.940524 0.225613 1.840047 -2.010346 1.986722 -2.748439 -1.320744 0.521475 -0.024301 -0.345561 3.264019 0.844614 2.189203 1.038669
wb_dma_ch_pri_enc/wire_pri24_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma/input_dma_rest_i -2.318649 -4.058874 -1.753152 -0.215765 -0.873273 0.008707 0.232931 0.853209 -0.495802 1.288950 0.543824 3.405513 0.662316 2.188855 -1.521640 0.647821 -1.747456 2.310186 0.788483 -0.417908
wb_dma_inc30r/assign_1_out -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_sel/assign_133_req_p0 1.824243 1.607216 3.230934 0.405963 -0.031445 3.267594 0.907842 -0.047935 0.997530 -5.339634 0.149162 -1.870592 -0.935779 -0.590225 1.195749 2.824194 2.237821 0.204613 2.280154 0.036141
wb_dma_ch_rf/always_23 -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_inc30r/reg_out_r -5.841635 -2.779683 0.397187 0.926234 2.264524 -0.677750 3.127662 1.367928 0.034948 -0.544454 0.448708 -4.554240 -1.796957 1.543183 0.301175 -2.120359 -1.255141 -1.642494 2.063795 -2.566984
wb_dma/wire_pointer2 -1.992600 -0.481228 -1.235023 -0.002099 -2.223532 1.387562 -0.444042 -1.766782 0.861157 0.898159 0.769368 1.530860 -0.618383 -0.985014 -0.407581 -2.232781 -0.835488 3.124158 0.811549 0.856966
wb_dma_ch_rf/always_20 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma/wire_pointer0 -0.518626 -3.861281 0.070039 2.041305 -0.010109 3.808019 -0.235159 -0.252923 -0.210954 -2.652351 0.782092 0.335526 -1.355929 -0.249067 -2.910317 2.229036 -1.058960 2.316421 -0.070877 -1.972477
wb_dma/wire_pointer1 -0.005993 -2.572536 -0.638668 0.363032 -0.514199 2.744678 0.105696 -1.534430 1.820797 -1.401376 0.605234 1.074181 -0.396588 -1.261648 -1.258351 0.838673 -1.256395 4.224786 1.302337 -0.733230
wb_dma/wire_mast0_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_rf/always_26 4.451674 2.713118 -3.595204 -0.761671 0.022810 0.145303 -0.152647 0.497971 0.957813 -1.225851 -1.858596 -1.222615 0.705613 -3.496822 0.793730 -0.309555 -1.827690 2.577061 0.928915 -3.225928
wb_dma_de/always_23/block_1/case_1/block_5 0.572395 -2.408591 2.029522 -1.800843 2.904967 3.217032 -1.833528 0.725061 0.396974 4.792255 -2.629911 -0.214996 1.024302 -0.874969 -2.405950 1.481000 -2.696381 0.649702 -2.362741 -2.645755
wb_dma_ch_sel/assign_144_req_p0/expr_1 0.588977 2.222922 0.492437 -0.867161 0.521819 2.015062 1.025390 0.512405 2.510632 -2.512475 0.585088 -0.713195 -0.033058 -2.464577 0.928093 1.053292 1.693780 2.183604 3.631316 -0.541446
wb_dma_ch_rf/wire_ch_am0_we -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma_ch_rf/always_25 -0.433149 -1.434457 -2.439555 -0.087278 0.954587 -2.333875 1.038503 2.718218 0.571915 0.130783 -0.223273 -2.212312 -1.709577 1.052353 -1.093154 -2.752939 -0.107686 1.610191 0.411712 -3.490009
wb_dma/wire_dma_rest -2.318649 -4.058874 -1.753152 -0.215765 -0.873273 0.008707 0.232931 0.853209 -0.495802 1.288950 0.543824 3.405513 0.662316 2.188855 -1.521640 0.647821 -1.747456 2.310186 0.788483 -0.417908
wb_dma_wb_mast/input_mast_adr -1.607068 -0.495080 1.295287 -0.346046 1.168606 -1.923655 1.363027 0.865569 2.367261 -1.493115 1.684400 -3.634331 -0.736721 2.817282 1.054936 0.284132 2.415971 -0.566144 2.593635 1.055400
wb_dma_ch_arb/always_2/block_1/case_1/if_4/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 0.361650 -2.956318 1.561948 0.298090 -2.409258 3.959423 0.859956 0.253190 -0.366767 -2.096888 -1.687861 1.780634 -1.741420 -0.369123 -1.121979 -1.094319 -0.779243 3.620198 1.201713 -0.471780
wb_dma_ch_sel/always_44/case_1 -1.941865 0.526343 2.957957 -1.084606 -3.304778 1.347452 2.331844 2.020067 -1.321153 -1.922652 0.440073 2.029629 -2.103034 0.787630 -0.458759 -2.410018 0.275845 2.555943 3.032595 0.049760
wb_dma/wire_ch0_am0 -3.657045 -1.709452 1.147755 -1.940907 0.911236 0.445581 0.014399 0.387239 3.033675 3.173872 -0.035839 0.319953 0.554369 2.102930 1.109113 -1.036709 1.362328 0.861966 1.948488 1.539865
wb_dma/wire_ch0_am1 -1.107728 -2.573596 -1.671535 -0.073944 2.164702 -1.589924 1.583227 3.105824 1.374251 0.651687 0.610849 -0.814432 -0.559783 0.340532 -0.648279 -1.225291 -0.409144 0.671225 1.965753 -2.261122
wb_dma_ch_rf/always_20/if_1/block_1/if_1 -2.598034 -0.394548 2.614032 -2.807001 -1.748337 1.762717 1.461247 2.984617 0.050080 1.055187 -1.793316 2.543204 -0.933912 1.734481 0.628220 -2.416157 1.022943 2.356908 3.102327 0.318575
wb_dma_de/always_23/block_1/case_1/block_1/if_1/if_1/block_1 -2.348602 1.143774 -0.462079 -1.646843 2.571210 6.754726 -5.000377 1.278693 0.201089 2.451369 -1.149837 1.421095 -0.951229 -0.551398 0.943760 5.260804 2.189426 0.484691 1.432265 2.437952
wb_dma_de/always_18/stmt_1/expr_1/expr_1 -2.708704 -3.028179 -0.815198 1.610212 -1.429343 0.568494 0.333643 0.124008 1.325602 0.827856 1.551131 -0.839870 0.905447 -0.215547 -1.913675 0.965912 1.631570 0.336275 3.540528 4.494320
wb_dma_de/always_3/if_1 -1.799955 -1.653560 -0.614241 1.331951 2.569973 -2.510731 1.638506 2.307962 1.396122 -1.787327 2.528968 -4.503858 -0.889521 2.127646 -0.764592 0.810512 1.199280 -1.707199 1.776574 -1.733730
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_16_ch_adr1_we -1.360807 -0.709632 -1.045759 2.380775 0.297600 -0.419125 0.667909 0.568163 0.414331 -3.639688 2.661358 -3.497962 -1.596691 0.447208 -1.934289 1.565258 2.679534 -0.062964 1.613203 0.036957
wb_dma_wb_if/wire_wbm_data_o -4.181702 -2.049208 3.535388 0.032686 0.063162 -1.528291 2.427844 -0.607060 1.970852 0.655755 1.086706 -0.881284 -0.699336 3.556661 -0.938758 -1.816588 5.133365 -0.378195 -1.592741 0.163918
wb_dma_ch_pri_enc/wire_pri_out_tmp 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_ch_sel/always_2/stmt_1/expr_1 1.015288 -1.343055 1.870704 -0.729719 3.034078 1.614799 1.021419 -0.178323 3.804163 -2.549151 0.526916 -2.102919 -0.239952 -0.008836 0.335871 2.668991 1.368856 2.071868 1.659063 -1.868887
wb_dma_ch_sel/always_48/case_1/stmt_1 2.545882 0.402069 2.831127 -0.099083 -0.362199 3.034813 1.021874 2.238340 -0.552095 -4.719503 -0.069565 -1.096349 0.659770 0.869799 -0.062679 4.377990 -2.281839 0.036460 2.816118 -2.641804
wb_dma_ch_sel/always_48/case_1/stmt_2 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
assert_wb_dma_ch_arb/input_grant0 0.090756 -0.244214 2.319849 -1.893913 3.725009 0.291355 0.990563 -0.290939 4.448207 -1.105363 0.474277 -2.264012 -0.362092 0.677188 1.402279 1.307379 2.416608 1.701883 1.079579 -1.671108
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/cond -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_pri_enc/wire_pri18_out 0.496287 -1.965319 -1.124796 0.198499 0.909519 1.610579 -0.840753 -2.212695 1.716311 0.087372 0.640143 2.462386 -0.822398 -1.382085 -0.796154 -0.168756 -0.559914 3.465021 -1.767254 -1.523506
wb_dma_de/assign_6_adr0_cnt_next -2.369348 -3.516113 0.450780 -1.766199 2.537046 -1.186311 0.736598 1.446333 0.013253 2.478965 -1.599459 -0.370243 -1.473895 2.806283 -0.845924 -0.729900 0.251798 1.261374 -0.846082 -1.509103
wb_dma_ch_rf/reg_ch_err 1.154531 1.036347 0.752905 -1.423542 1.851973 2.364907 0.225329 -0.134978 2.580961 -0.660398 -0.042166 1.958272 -0.131452 -2.326054 0.970352 0.433624 0.712789 2.581835 0.650373 -2.187210
wb_dma_ch_sel/always_6/stmt_1/expr_1/expr_1/expr_1/expr_1 0.456133 -3.519658 0.291556 0.225133 1.191789 1.749081 0.570894 -0.914250 2.573961 -2.127312 0.670930 -0.257938 -0.728337 0.249801 -1.268103 1.815729 0.045796 3.626226 0.842406 -1.381875
wb_dma_wb_slv/input_wb_addr_i -2.856191 7.163791 0.968393 -2.361471 -1.821301 -1.057510 0.619071 -3.505493 1.820185 2.738947 1.500737 2.076171 0.209655 -1.265785 1.909766 -4.102479 1.485833 0.617227 -2.568224 -2.157875
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_arb/always_2/block_1/case_1/if_2/block_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1/if_1 -0.324571 -1.886302 -0.701216 -0.149063 1.814706 -0.660160 -0.847773 -2.006989 1.966200 1.308266 0.655684 0.924155 -1.234267 0.534741 -0.026384 -1.425102 0.783936 1.766166 -2.906227 -0.952215
wb_dma_ch_rf/assign_20_ch_done_we/expr_1/expr_1/expr_1/expr_1 1.292437 -1.616979 -0.069851 0.412146 0.847279 1.963783 0.248684 -2.054450 2.760057 -1.531805 0.500290 -2.373645 1.325421 -1.619539 -0.167801 2.920200 -2.005558 1.872485 2.314414 0.149965
