GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v'
WARN  (EX3012) : Empty statement in sequential block("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":234)
Compiling module 'lcd114_test'("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":7)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":195)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":223)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":227)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":253)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":257)
NOTE  (EX0101) : Current top module is "lcd114_test"
WARN  (EX0211) : The output port "ser_tx" of module "lcd114_test" has no driver, assigning undriven bits to Z, simulation mismatch possible("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":11)
[5%] Running netlist conversion ...
WARN  (CV0016) : Input ser_rx is unused("D:\HDL\Gowin\test_LCD\test_LCD\src\TOP.v":12)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "D:\HDL\Gowin\test_LCD\test_LCD\impl\gwsynthesis\test_LCD.vg" completed
[100%] Generate report file "D:\HDL\Gowin\test_LCD\test_LCD\impl\gwsynthesis\test_LCD_syn.rpt.html" completed
GowinSynthesis finish
