WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1256796 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 18 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1256796 cumulative IPC: 3.978 (Simulation time: 00 hr 00 min 18 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 4474879 heartbeat IPC: 2.235 cumulative IPC: 1.554 (Simulation time: 00 hr 00 min 48 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 3218085 cumulative IPC: 1.554 (Simulation time: 00 hr 00 min 48 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 3218085 cumulative IPC: 1.554 (Simulation time: 00 hr 00 min 48 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/bzip2_281B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.554 instructions: 5000002 cycles: 3218085
CPU 0 Branch Prediction Accuracy: 90.46% MPKI: 17.77 Average ROB Occupancy at Mispredict: 52.25
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0116
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 17.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      26549 HIT:      23530 MISS:       3019
LLC LOAD         ACCESS:      25605 HIT:      22589 MISS:       3016
LLC RFO          ACCESS:          4 HIT:          4 MISS:          0
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:        935 HIT:        935 MISS:          0
LLC TRANSLATION  ACCESS:          5 HIT:          2 MISS:          3
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 235.1 cycles
cpu0_DTLB TOTAL        ACCESS:    1289339 HIT:    1192366 MISS:      96973
cpu0_DTLB LOAD         ACCESS:    1289339 HIT:    1192366 MISS:      96973
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 2.301 cycles
cpu0_ITLB TOTAL        ACCESS:          2 HIT:          2 MISS:          0
cpu0_ITLB LOAD         ACCESS:          2 HIT:          2 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1722420 HIT:    1521005 MISS:     201415
cpu0_L1D LOAD         ACCESS:    1443166 HIT:    1241864 MISS:     201302
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     279249 HIT:     279141 MISS:        108
cpu0_L1D TRANSLATION  ACCESS:          5 HIT:          0 MISS:          5
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 7.86 cycles
cpu0_L1I TOTAL        ACCESS:          3 HIT:          2 MISS:          1
cpu0_L1I LOAD         ACCESS:          3 HIT:          2 MISS:          1
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 239 cycles
cpu0_L2C TOTAL        ACCESS:      72014 HIT:      46397 MISS:      25617
cpu0_L2C LOAD         ACCESS:      68186 HIT:      42581 MISS:      25605
cpu0_L2C RFO          ACCESS:         40 HIT:         36 MISS:          4
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3783 HIT:       3780 MISS:          3
cpu0_L2C TRANSLATION  ACCESS:          5 HIT:          0 MISS:          5
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 47.82 cycles
cpu0_STLB TOTAL        ACCESS:      45226 HIT:      45221 MISS:          5
cpu0_STLB LOAD         ACCESS:      45226 HIT:      45221 MISS:          5
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 402 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        182
  ROW_BUFFER_MISS:       2837
 AVG DBUS CONGESTED CYCLE: 3.939
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        107
  FULL:        956
