
SuperCapBike-Firmware-ATMEGA328.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000058  00800100  000022cc  00002360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000022cc  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000005b  00800158  00800158  000023b8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000023b8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000023e8  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a0  00000000  00000000  00002428  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000031d1  00000000  00000000  000025c8  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000111c  00000000  00000000  00005799  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001eba  00000000  00000000  000068b5  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000694  00000000  00000000  00008770  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000cc5  00000000  00000000  00008e04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00003053  00000000  00000000  00009ac9  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000004c0  00000000  00000000  0000cb1c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 3d 00 	jmp	0x7a	; 0x7a <__ctors_end>
       4:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
       8:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
       c:	0c 94 2b 03 	jmp	0x656	; 0x656 <__vector_3>
      10:	0c 94 f9 01 	jmp	0x3f2	; 0x3f2 <__vector_4>
      14:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      18:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      1c:	0c 94 54 07 	jmp	0xea8	; 0xea8 <__vector_7>
      20:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      24:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      28:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      2c:	0c 94 f8 07 	jmp	0xff0	; 0xff0 <__vector_11>
      30:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      34:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      38:	0c 94 da 06 	jmp	0xdb4	; 0xdb4 <__vector_14>
      3c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      40:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      44:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      48:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      4c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      50:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      54:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      58:	0c 94 89 00 	jmp	0x112	; 0x112 <__vector_22>
      5c:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      60:	0c 94 f0 00 	jmp	0x1e0	; 0x1e0 <__vector_24>
      64:	0c 94 5a 00 	jmp	0xb4	; 0xb4 <__bad_interrupt>
      68:	3d 01       	movw	r6, r26
      6a:	24 01       	movw	r4, r8
      6c:	4c 01       	movw	r8, r24
      6e:	59 01       	movw	r10, r18
      70:	68 01       	movw	r12, r16
      72:	73 01       	movw	r14, r6
      74:	08 01       	movw	r0, r16
      76:	3a 01       	movw	r6, r20
      78:	36 01       	movw	r6, r12

0000007a <__ctors_end>:
      7a:	11 24       	eor	r1, r1
      7c:	1f be       	out	0x3f, r1	; 63
      7e:	cf ef       	ldi	r28, 0xFF	; 255
      80:	d8 e0       	ldi	r29, 0x08	; 8
      82:	de bf       	out	0x3e, r29	; 62
      84:	cd bf       	out	0x3d, r28	; 61

00000086 <__do_copy_data>:
      86:	11 e0       	ldi	r17, 0x01	; 1
      88:	a0 e0       	ldi	r26, 0x00	; 0
      8a:	b1 e0       	ldi	r27, 0x01	; 1
      8c:	ec ec       	ldi	r30, 0xCC	; 204
      8e:	f2 e2       	ldi	r31, 0x22	; 34
      90:	02 c0       	rjmp	.+4      	; 0x96 <__do_copy_data+0x10>
      92:	05 90       	lpm	r0, Z+
      94:	0d 92       	st	X+, r0
      96:	a8 35       	cpi	r26, 0x58	; 88
      98:	b1 07       	cpc	r27, r17
      9a:	d9 f7       	brne	.-10     	; 0x92 <__do_copy_data+0xc>

0000009c <__do_clear_bss>:
      9c:	21 e0       	ldi	r18, 0x01	; 1
      9e:	a8 e5       	ldi	r26, 0x58	; 88
      a0:	b1 e0       	ldi	r27, 0x01	; 1
      a2:	01 c0       	rjmp	.+2      	; 0xa6 <.do_clear_bss_start>

000000a4 <.do_clear_bss_loop>:
      a4:	1d 92       	st	X+, r1

000000a6 <.do_clear_bss_start>:
      a6:	a3 3b       	cpi	r26, 0xB3	; 179
      a8:	b2 07       	cpc	r27, r18
      aa:	e1 f7       	brne	.-8      	; 0xa4 <.do_clear_bss_loop>
      ac:	0e 94 b9 01 	call	0x372	; 0x372 <main>
      b0:	0c 94 64 11 	jmp	0x22c8	; 0x22c8 <_exit>

000000b4 <__bad_interrupt>:
      b4:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000b8 <EEPROM_Ready_ERROR>:

 EEPROM_Ready_ERROR:
	
	; Pop EEPROM_READ / EEPROM_WRITE return address

	POP r18
      b8:	2f 91       	pop	r18
	POP r19 
      ba:	3f 91       	pop	r19

	; Note: R18-R27, R30, R31 are call clobbered (no need to preserve their contents).

	LDI R24, 0xFF 	
      bc:	8f ef       	ldi	r24, 0xFF	; 255
	LDI R25, 0xFF ; Returns -1
      be:	9f ef       	ldi	r25, 0xFF	; 255

	RET
      c0:	08 95       	ret

000000c2 <Check_Address>:


Check_Address:

	LDI r18, ATMEGA328_Address_Mask ; Requested address exceeds EEPROM address space
      c2:	2c ef       	ldi	r18, 0xFC	; 252

	AND r18, Address_H
      c4:	29 23       	and	r18, r25

	CPI r18, 0
      c6:	20 30       	cpi	r18, 0x00	; 0

	BRNE EEPROM_Ready_ERROR
      c8:	b9 f7       	brne	.-18     	; 0xb8 <EEPROM_Ready_ERROR>

	RET
      ca:	08 95       	ret

000000cc <EEPROM_Wait>:

EEPROM_Wait:

	IN r18, EECR
      cc:	2f b3       	in	r18, 0x1f	; 31
	SBRC r18, 1
      ce:	21 fd       	sbrc	r18, 1
	RJMP EEPROM_Wait
      d0:	fd cf       	rjmp	.-6      	; 0xcc <EEPROM_Wait>
	RET 
      d2:	08 95       	ret

000000d4 <Check_EEPROM_State>:

Check_EEPROM_State:

	LDS r19, EEPROM_Enabled
      d4:	30 91 58 01 	lds	r19, 0x0158	; 0x800158 <__data_end>

	CPI r19, 0
      d8:	30 30       	cpi	r19, 0x00	; 0

	BREQ EEPROM_Ready_ERROR
      da:	71 f3       	breq	.-36     	; 0xb8 <EEPROM_Ready_ERROR>

	SBIC EECR, 1 ; Ensure EEPROM is not being written to
      dc:	f9 99       	sbic	0x1f, 1	; 31
	
	RJMP EEPROM_Ready_ERROR
      de:	ec cf       	rjmp	.-40     	; 0xb8 <EEPROM_Ready_ERROR>

	IN r18, SPMCSR
      e0:	27 b7       	in	r18, 0x37	; 55

	SBRC r18, 0 ; Ensure flash is not being written to by the bootloader (not relevent but mind as well for the future)
      e2:	20 fd       	sbrc	r18, 0

	RJMP EEPROM_Ready_ERROR
      e4:	e9 cf       	rjmp	.-46     	; 0xb8 <EEPROM_Ready_ERROR>

	RJMP Check_Address
      e6:	ed cf       	rjmp	.-38     	; 0xc2 <Check_Address>

000000e8 <EEPROM_Read>:

EEPROM_Read:
	
	RCALL Check_EEPROM_State
      e8:	f5 df       	rcall	.-22     	; 0xd4 <Check_EEPROM_State>

	; valid EEPROM read request

	OUT EEARH, Address_H
      ea:	92 bd       	out	0x22, r25	; 34

	OUT EEARL, Address_L
      ec:	81 bd       	out	0x21, r24	; 33

	; SBI EECR, 3 ; Enable EEPROM interrupts

	CLI ; Disable global interrupt bit
      ee:	f8 94       	cli

	SBI EECR, 0 ; Set read bit
      f0:	f8 9a       	sbi	0x1f, 0	; 31

	; Reads the EEPROM...

	IN EEPROM_Data, EEDR
      f2:	60 b5       	in	r22, 0x20	; 32

	SEI ; Enable interrupts
      f4:	78 94       	sei

	MOV r24, EEPROM_Data 
      f6:	86 2f       	mov	r24, r22
	
	ldi r25, 0 ; return EEDR, EEPROM read successful
      f8:	90 e0       	ldi	r25, 0x00	; 0

	RET
      fa:	08 95       	ret

000000fc <EEPROM_Write>:
			
EEPROM_Write:

	RCALL Check_EEPROM_State
      fc:	eb df       	rcall	.-42     	; 0xd4 <Check_EEPROM_State>

	; valid EEPROM write request

	OUT EEARH, Address_H
      fe:	92 bd       	out	0x22, r25	; 34

	OUT EEARL, Address_L
     100:	81 bd       	out	0x21, r24	; 33

	OUT EEDR, EEPROM_Data
     102:	60 bd       	out	0x20, r22	; 32

	; SBI EECR, 3 ; Enable EEPROM interrupts
	
	CLI 
     104:	f8 94       	cli

	SBI EECR, 2; Set EEPROM master write enable
     106:	fa 9a       	sbi	0x1f, 2	; 31

	SBI EECR, 1 ; Write to EEPROM
     108:	f9 9a       	sbi	0x1f, 1	; 31
	
	; Writes to the EEPROM...

	SEI 
     10a:	78 94       	sei

	RCALL EEPROM_Wait
     10c:	df df       	rcall	.-66     	; 0xcc <EEPROM_Wait>

	ldi r25, 1 ; return 1, EEPROM write successful
     10e:	91 e0       	ldi	r25, 0x01	; 1

	RET
     110:	08 95       	ret

00000112 <__vector_22>:

volatile bool EEPROM_Ready = false; // Not used
volatile uint16_t EEPROM_Address = 0;
volatile bool EEPROM_Enabled = false;

ISR(EE_READY_vect){ // Not used
     112:	1f 92       	push	r1
     114:	0f 92       	push	r0
     116:	0f b6       	in	r0, 0x3f	; 63
     118:	0f 92       	push	r0
     11a:	11 24       	eor	r1, r1
     11c:	8f 93       	push	r24
	
	EEPROM_Ready = true;
     11e:	81 e0       	ldi	r24, 0x01	; 1
     120:	80 93 5b 01 	sts	0x015B, r24	; 0x80015b <EEPROM_Ready>
		
     124:	8f 91       	pop	r24
     126:	0f 90       	pop	r0
     128:	0f be       	out	0x3f, r0	; 63
     12a:	0f 90       	pop	r0
     12c:	1f 90       	pop	r1
     12e:	18 95       	reti

00000130 <Log_Error>:
#include "../Headers/Includes.h"
#include "../Headers/I2C.h"
#include "../Headers/Dynamic_Ring_Buffer.h"
#include "../Headers/EEPROM.h"

void Log_Error(Error_Log* Error){
     130:	ef 92       	push	r14
     132:	ff 92       	push	r15
     134:	0f 93       	push	r16
     136:	1f 93       	push	r17
     138:	cf 93       	push	r28
     13a:	df 93       	push	r29
     13c:	ec 01       	movw	r28, r24
	
	TWI_Add_W_To_Queue(p_TWI_Buffer, MCP23017_Address, 0x00, 0b11101111);
     13e:	2f ee       	ldi	r18, 0xEF	; 239
     140:	40 e0       	ldi	r20, 0x00	; 0
     142:	60 e2       	ldi	r22, 0x20	; 32
     144:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <p_TWI_Buffer>
     148:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <p_TWI_Buffer+0x1>
     14c:	0e 94 16 05 	call	0xa2c	; 0xa2c <TWI_Add_W_To_Queue>
	TWI_Add_W_To_Queue(p_TWI_Buffer, MCP23017_Address, 0x14, 0b00010000); // Turn on fault led
     150:	20 e1       	ldi	r18, 0x10	; 16
     152:	44 e1       	ldi	r20, 0x14	; 20
     154:	60 e2       	ldi	r22, 0x20	; 32
     156:	80 91 a9 01 	lds	r24, 0x01A9	; 0x8001a9 <p_TWI_Buffer>
     15a:	90 91 aa 01 	lds	r25, 0x01AA	; 0x8001aa <p_TWI_Buffer+0x1>
     15e:	0e 94 16 05 	call	0xa2c	; 0xa2c <TWI_Add_W_To_Queue>
     162:	8e 01       	movw	r16, r28
     164:	08 5f       	subi	r16, 0xF8	; 248
     166:	1f 4f       	sbci	r17, 0xFF	; 255
     168:	78 01       	movw	r14, r16
	
	for(int8_t i = 7; i >= 0; i--){ // Big endian, MSB first.
		
		while(!EEPROM_Ready);
     16a:	80 91 5b 01 	lds	r24, 0x015B	; 0x80015b <EEPROM_Ready>
     16e:	88 23       	and	r24, r24
     170:	e1 f3       	breq	.-8      	; 0x16a <Log_Error+0x3a>
		
		if(Error->Message[i] == '\0') break;
     172:	f7 01       	movw	r30, r14
     174:	62 91       	ld	r22, -Z
     176:	7f 01       	movw	r14, r30
     178:	66 23       	and	r22, r22
     17a:	91 f0       	breq	.+36     	; 0x1a0 <Log_Error+0x70>
		
		EEPROM_Write(EEPROM_Address, Error->Message[i]);
     17c:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <EEPROM_Address>
     180:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <EEPROM_Address+0x1>
     184:	0e 94 7e 00 	call	0xfc	; 0xfc <EEPROM_Write>
		EEPROM_Address++;
     188:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <EEPROM_Address>
     18c:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <EEPROM_Address+0x1>
     190:	01 96       	adiw	r24, 0x01	; 1
     192:	90 93 5a 01 	sts	0x015A, r25	; 0x80015a <EEPROM_Address+0x1>
     196:	80 93 59 01 	sts	0x0159, r24	; 0x800159 <EEPROM_Address>
void Log_Error(Error_Log* Error){
	
	TWI_Add_W_To_Queue(p_TWI_Buffer, MCP23017_Address, 0x00, 0b11101111);
	TWI_Add_W_To_Queue(p_TWI_Buffer, MCP23017_Address, 0x14, 0b00010000); // Turn on fault led
	
	for(int8_t i = 7; i >= 0; i--){ // Big endian, MSB first.
     19a:	ce 15       	cp	r28, r14
     19c:	df 05       	cpc	r29, r15
     19e:	29 f7       	brne	.-54     	; 0x16a <Log_Error+0x3a>
     1a0:	60 96       	adiw	r28, 0x10	; 16
	
	uint8_t* Time_Ptr = (uint8_t*)&(Error->Time);
	
	for(int8_t i = 7; i >= 0; i--){
		
		while(!EEPROM_Ready);
     1a2:	90 91 5b 01 	lds	r25, 0x015B	; 0x80015b <EEPROM_Ready>
     1a6:	99 23       	and	r25, r25
     1a8:	e1 f3       	breq	.-8      	; 0x1a2 <Log_Error+0x72>
		EEPROM_Write(EEPROM_Address, Time_Ptr[i]);
     1aa:	80 91 59 01 	lds	r24, 0x0159	; 0x800159 <EEPROM_Address>
     1ae:	90 91 5a 01 	lds	r25, 0x015A	; 0x80015a <EEPROM_Address+0x1>
     1b2:	6a 91       	ld	r22, -Y
     1b4:	0e 94 7e 00 	call	0xfc	; 0xfc <EEPROM_Write>
		EEPROM_Address++;
     1b8:	20 91 59 01 	lds	r18, 0x0159	; 0x800159 <EEPROM_Address>
     1bc:	30 91 5a 01 	lds	r19, 0x015A	; 0x80015a <EEPROM_Address+0x1>
     1c0:	2f 5f       	subi	r18, 0xFF	; 255
     1c2:	3f 4f       	sbci	r19, 0xFF	; 255
     1c4:	30 93 5a 01 	sts	0x015A, r19	; 0x80015a <EEPROM_Address+0x1>
     1c8:	20 93 59 01 	sts	0x0159, r18	; 0x800159 <EEPROM_Address>
		
	}
	
	uint8_t* Time_Ptr = (uint8_t*)&(Error->Time);
	
	for(int8_t i = 7; i >= 0; i--){
     1cc:	0c 17       	cp	r16, r28
     1ce:	1d 07       	cpc	r17, r29
     1d0:	41 f7       	brne	.-48     	; 0x1a2 <Log_Error+0x72>
		EEPROM_Write(EEPROM_Address, Time_Ptr[i]);
		EEPROM_Address++;
		
	}
		
     1d2:	df 91       	pop	r29
     1d4:	cf 91       	pop	r28
     1d6:	1f 91       	pop	r17
     1d8:	0f 91       	pop	r16
     1da:	ff 90       	pop	r15
     1dc:	ef 90       	pop	r14
     1de:	08 95       	ret

000001e0 <__vector_24>:
	TWBR = 17; // 12 = 400 kHz SCL frequency at F_CLK = 16MHZ, 17 at F_CLK = 20MHz 0 = 1.25Mhz @ F_CLK = 20MHz // 22 worked well
	
	while (TWCR & (1 << TWSTO)); // Okay, so even though the Next I2C is TWI IDLE stop MAY just MAY not have actually been COMPLETED....
		
	Next_I2C_State = TWI_ADDRESS_WRITE;
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE) | (1 << TWSTA); // Send start
     1e0:	1f 92       	push	r1
     1e2:	0f 92       	push	r0
     1e4:	0f b6       	in	r0, 0x3f	; 63
     1e6:	0f 92       	push	r0
     1e8:	11 24       	eor	r1, r1
     1ea:	2f 93       	push	r18
     1ec:	3f 93       	push	r19
     1ee:	4f 93       	push	r20
     1f0:	5f 93       	push	r21
     1f2:	6f 93       	push	r22
     1f4:	7f 93       	push	r23
     1f6:	8f 93       	push	r24
     1f8:	9f 93       	push	r25
     1fa:	af 93       	push	r26
     1fc:	bf 93       	push	r27
     1fe:	ef 93       	push	r30
     200:	ff 93       	push	r31
     202:	e0 91 07 01 	lds	r30, 0x0107	; 0x800107 <Next_I2C_State>
     206:	8e 2f       	mov	r24, r30
     208:	90 e0       	ldi	r25, 0x00	; 0
     20a:	89 30       	cpi	r24, 0x09	; 9
     20c:	91 05       	cpc	r25, r1
     20e:	b8 f0       	brcs	.+46     	; 0x23e <__vector_24+0x5e>
     210:	85 e9       	ldi	r24, 0x95	; 149
     212:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     216:	88 e0       	ldi	r24, 0x08	; 8
     218:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     21c:	ff 91       	pop	r31
     21e:	ef 91       	pop	r30
     220:	bf 91       	pop	r27
     222:	af 91       	pop	r26
     224:	9f 91       	pop	r25
     226:	8f 91       	pop	r24
     228:	7f 91       	pop	r23
     22a:	6f 91       	pop	r22
     22c:	5f 91       	pop	r21
     22e:	4f 91       	pop	r20
     230:	3f 91       	pop	r19
     232:	2f 91       	pop	r18
     234:	0f 90       	pop	r0
     236:	0f be       	out	0x3f, r0	; 63
     238:	0f 90       	pop	r0
     23a:	1f 90       	pop	r1
     23c:	18 95       	reti
     23e:	fc 01       	movw	r30, r24
     240:	ec 5c       	subi	r30, 0xCC	; 204
     242:	ff 4f       	sbci	r31, 0xFF	; 255
     244:	0c 94 43 0e 	jmp	0x1c86	; 0x1c86 <__tablejump2__>
     248:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     24c:	88 7f       	andi	r24, 0xF8	; 248
     24e:	80 31       	cpi	r24, 0x10	; 16
     250:	09 f0       	breq	.+2      	; 0x254 <__vector_24+0x74>
     252:	68 c0       	rjmp	.+208    	; 0x324 <__vector_24+0x144>
     254:	85 e0       	ldi	r24, 0x05	; 5
     256:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     25a:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <I2C_Data>
     25e:	88 0f       	add	r24, r24
     260:	8f 5f       	subi	r24, 0xFF	; 255
     262:	80 93 bb 00 	sts	0x00BB, r24	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
     266:	85 e8       	ldi	r24, 0x85	; 133
     268:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     26c:	81 e0       	ldi	r24, 0x01	; 1
     26e:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <I2C_Status>
     272:	d4 cf       	rjmp	.-88     	; 0x21c <__vector_24+0x3c>
     274:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <I2C_Status>
     278:	d1 cf       	rjmp	.-94     	; 0x21c <__vector_24+0x3c>
     27a:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     27e:	88 7f       	andi	r24, 0xF8	; 248
     280:	88 32       	cpi	r24, 0x28	; 40
     282:	09 f0       	breq	.+2      	; 0x286 <__vector_24+0xa6>
     284:	4f c0       	rjmp	.+158    	; 0x324 <__vector_24+0x144>
     286:	81 e0       	ldi	r24, 0x01	; 1
     288:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     28c:	95 ea       	ldi	r25, 0xA5	; 165
     28e:	90 93 bc 00 	sts	0x00BC, r25	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     292:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <I2C_Status>
     296:	c2 cf       	rjmp	.-124    	; 0x21c <__vector_24+0x3c>
     298:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     29c:	88 7f       	andi	r24, 0xF8	; 248
     29e:	88 30       	cpi	r24, 0x08	; 8
     2a0:	09 f0       	breq	.+2      	; 0x2a4 <__vector_24+0xc4>
     2a2:	40 c0       	rjmp	.+128    	; 0x324 <__vector_24+0x144>
     2a4:	83 e0       	ldi	r24, 0x03	; 3
     2a6:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     2aa:	80 91 5c 01 	lds	r24, 0x015C	; 0x80015c <I2C_Data>
     2ae:	88 0f       	add	r24, r24
     2b0:	d8 cf       	rjmp	.-80     	; 0x262 <__vector_24+0x82>
     2b2:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     2b6:	88 7f       	andi	r24, 0xF8	; 248
     2b8:	88 31       	cpi	r24, 0x18	; 24
     2ba:	a1 f5       	brne	.+104    	; 0x324 <__vector_24+0x144>
     2bc:	80 91 5e 01 	lds	r24, 0x015E	; 0x80015e <I2C_Data+0x2>
     2c0:	88 23       	and	r24, r24
     2c2:	b1 f1       	breq	.+108    	; 0x330 <__vector_24+0x150>
     2c4:	84 e0       	ldi	r24, 0x04	; 4
     2c6:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     2ca:	80 91 5d 01 	lds	r24, 0x015D	; 0x80015d <I2C_Data+0x1>
     2ce:	c9 cf       	rjmp	.-110    	; 0x262 <__vector_24+0x82>
     2d0:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     2d4:	88 7f       	andi	r24, 0xF8	; 248
     2d6:	88 32       	cpi	r24, 0x28	; 40
     2d8:	29 f5       	brne	.+74     	; 0x324 <__vector_24+0x144>
     2da:	86 e0       	ldi	r24, 0x06	; 6
     2dc:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     2e0:	80 91 5f 01 	lds	r24, 0x015F	; 0x80015f <I2C_Data+0x3>
     2e4:	be cf       	rjmp	.-132    	; 0x262 <__vector_24+0x82>
     2e6:	80 91 b9 00 	lds	r24, 0x00B9	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
     2ea:	88 7f       	andi	r24, 0xF8	; 248
     2ec:	80 34       	cpi	r24, 0x40	; 64
     2ee:	09 f4       	brne	.+2      	; 0x2f2 <__vector_24+0x112>
     2f0:	ba cf       	rjmp	.-140    	; 0x266 <__vector_24+0x86>
     2f2:	88 35       	cpi	r24, 0x58	; 88
     2f4:	b9 f4       	brne	.+46     	; 0x324 <__vector_24+0x144>
     2f6:	e0 91 60 01 	lds	r30, 0x0160	; 0x800160 <I2C_Data+0x4>
     2fa:	f0 91 61 01 	lds	r31, 0x0161	; 0x800161 <I2C_Data+0x5>
     2fe:	80 91 bb 00 	lds	r24, 0x00BB	; 0x8000bb <__TEXT_REGION_LENGTH__+0x7f80bb>
     302:	80 83       	st	Z, r24
     304:	81 e0       	ldi	r24, 0x01	; 1
     306:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <I2C_Status>
     30a:	80 91 62 01 	lds	r24, 0x0162	; 0x800162 <I2C_Data+0x6>
     30e:	90 91 63 01 	lds	r25, 0x0163	; 0x800163 <I2C_Data+0x7>
     312:	89 2b       	or	r24, r25
     314:	09 f4       	brne	.+2      	; 0x318 <__vector_24+0x138>
     316:	7c cf       	rjmp	.-264    	; 0x210 <__vector_24+0x30>
     318:	e0 91 62 01 	lds	r30, 0x0162	; 0x800162 <I2C_Data+0x6>
     31c:	f0 91 63 01 	lds	r31, 0x0163	; 0x800163 <I2C_Data+0x7>
     320:	09 95       	icall
     322:	76 cf       	rjmp	.-276    	; 0x210 <__vector_24+0x30>
     324:	86 e0       	ldi	r24, 0x06	; 6
     326:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
     32a:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <I2C_Status>
     32e:	76 cf       	rjmp	.-276    	; 0x21c <__vector_24+0x3c>
     330:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <Next_I2C_State>
     334:	ca cf       	rjmp	.-108    	; 0x2ca <__vector_24+0xea>

00000336 <TWI_Write>:
}


TWI_Status TWI_Write(uint8_t Device_Address, uint8_t Register_Address, uint8_t Data){
	
	while(Next_I2C_State != TWI_IDLE); // Blocking! Remove later....
     336:	90 91 07 01 	lds	r25, 0x0107	; 0x800107 <Next_I2C_State>
     33a:	98 30       	cpi	r25, 0x08	; 8
     33c:	e1 f7       	brne	.-8      	; 0x336 <TWI_Write>
	
	I2C_Data.Device_Address = Device_Address;
     33e:	80 93 5c 01 	sts	0x015C, r24	; 0x80015c <I2C_Data>
	I2C_Data.Register_Address = Register_Address;
     342:	60 93 5d 01 	sts	0x015D, r22	; 0x80015d <I2C_Data+0x1>
	I2C_Data.Data = Data;
     346:	40 93 5f 01 	sts	0x015F, r20	; 0x80015f <I2C_Data+0x3>
	
	I2C_Data.Mode = WRITING_MODE;
     34a:	81 e0       	ldi	r24, 0x01	; 1
     34c:	80 93 5e 01 	sts	0x015E, r24	; 0x80015e <I2C_Data+0x2>
	
}

void Start_TWI(void){
	
	TWSR = 0x00;
     350:	10 92 b9 00 	sts	0x00B9, r1	; 0x8000b9 <__TEXT_REGION_LENGTH__+0x7f80b9>
	TWBR = 17; // 12 = 400 kHz SCL frequency at F_CLK = 16MHZ, 17 at F_CLK = 20MHz 0 = 1.25Mhz @ F_CLK = 20MHz // 22 worked well
     354:	81 e1       	ldi	r24, 0x11	; 17
     356:	80 93 b8 00 	sts	0x00B8, r24	; 0x8000b8 <__TEXT_REGION_LENGTH__+0x7f80b8>
	
	while (TWCR & (1 << TWSTO)); // Okay, so even though the Next I2C is TWI IDLE stop MAY just MAY not have actually been COMPLETED....
     35a:	80 91 bc 00 	lds	r24, 0x00BC	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
     35e:	84 fd       	sbrc	r24, 4
     360:	fc cf       	rjmp	.-8      	; 0x35a <TWI_Write+0x24>
		
	Next_I2C_State = TWI_ADDRESS_WRITE;
     362:	82 e0       	ldi	r24, 0x02	; 2
     364:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <Next_I2C_State>
	TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWIE) | (1 << TWSTA); // Send start
     368:	85 ea       	ldi	r24, 0xA5	; 165
     36a:	80 93 bc 00 	sts	0x00BC, r24	; 0x8000bc <__TEXT_REGION_LENGTH__+0x7f80bc>
	
	Start_TWI();
	
	return TWI_OK;

}
     36e:	81 e0       	ldi	r24, 0x01	; 1
     370:	08 95       	ret

00000372 <main>:
const Timers Global_Timer = _8_bit2;

Ring_Buffer* p_TWI_Buffer;

int main(void)
{
     372:	cf 93       	push	r28
     374:	df 93       	push	r29
     376:	cd b7       	in	r28, 0x3d	; 61
     378:	de b7       	in	r29, 0x3e	; 62
     37a:	60 97       	sbiw	r28, 0x10	; 16
     37c:	0f b6       	in	r0, 0x3f	; 63
     37e:	f8 94       	cli
     380:	de bf       	out	0x3e, r29	; 62
     382:	0f be       	out	0x3f, r0	; 63
     384:	cd bf       	out	0x3d, r28	; 61
	sei(); // Enable global interrupts
     386:	78 94       	sei
	
	MCUCR |= (1 << PUD); // Disable pull up resistors
     388:	85 b7       	in	r24, 0x35	; 53
     38a:	80 61       	ori	r24, 0x10	; 16
     38c:	85 bf       	out	0x35, r24	; 53
	
	Timer_Status Timer1_Set = Configure_Timer(1, u_MiliSeconds, Global_Timer); // 8 bit2 is free in my case, not needed for PWM
     38e:	22 e0       	ldi	r18, 0x02	; 2
     390:	48 ee       	ldi	r20, 0xE8	; 232
     392:	53 e0       	ldi	r21, 0x03	; 3
     394:	60 e0       	ldi	r22, 0x00	; 0
     396:	70 e0       	ldi	r23, 0x00	; 0
     398:	81 e0       	ldi	r24, 0x01	; 1
     39a:	90 e0       	ldi	r25, 0x00	; 0
     39c:	0e 94 9e 08 	call	0x113c	; 0x113c <Configure_Timer>
	
	if(!Timer1_Set){
     3a0:	81 11       	cpse	r24, r1
     3a2:	0d c0       	rjmp	.+26     	; 0x3be <main+0x4c>
			
		Error_Log Timer_Error = {
     3a4:	80 e1       	ldi	r24, 0x10	; 16
     3a6:	e0 e1       	ldi	r30, 0x10	; 16
     3a8:	f1 e0       	ldi	r31, 0x01	; 1
     3aa:	de 01       	movw	r26, r28
     3ac:	11 96       	adiw	r26, 0x01	; 1
     3ae:	01 90       	ld	r0, Z+
     3b0:	0d 92       	st	X+, r0
     3b2:	8a 95       	dec	r24
     3b4:	e1 f7       	brne	.-8      	; 0x3ae <main+0x3c>
			.Message = "TIMER1",
			.Time = 0
		};
			
		Log_Error(&Timer_Error);
     3b6:	ce 01       	movw	r24, r28
     3b8:	01 96       	adiw	r24, 0x01	; 1
     3ba:	0e 94 98 00 	call	0x130	; 0x130 <Log_Error>
	}
	
	//TWI_Write(MCP23017_Address, 0x00, 0b11101111); 
	//TWI_Write(MCP23017_Address, 0x14, 0b00010000); // Turn on fault led
	
	Motor_Status Motor_Setup = Init_Motor();
     3be:	0e 94 4f 03 	call	0x69e	; 0x69e <Init_Motor>
	
	if(Motor_Setup == Motor_FAULT) return 1;
     3c2:	81 30       	cpi	r24, 0x01	; 1
     3c4:	59 f0       	breq	.+22     	; 0x3dc <main+0x6a>
	//uint8_t Received_Data = 0;
	//
	Ring_Buffer TWI_Buffer;
	Ring_Buffer* p_TWI_Buffer = &TWI_Buffer; 
	
	TWI_Buffer_Enabled = true;
     3c6:	81 e0       	ldi	r24, 0x01	; 1
     3c8:	80 93 66 01 	sts	0x0166, r24	; 0x800166 <TWI_Buffer_Enabled>
	
	Init_Buffer(p_TWI_Buffer, 25, 25);
     3cc:	49 e1       	ldi	r20, 0x19	; 25
     3ce:	69 e1       	ldi	r22, 0x19	; 25
     3d0:	70 e0       	ldi	r23, 0x00	; 0
     3d2:	ce 01       	movw	r24, r28
     3d4:	01 96       	adiw	r24, 0x01	; 1
     3d6:	0e 94 cb 04 	call	0x996	; 0x996 <Init_Buffer>
     3da:	ff cf       	rjmp	.-2      	; 0x3da <main+0x68>
		//}
	//
	//} // Part of TWI_Old
	
	return 0;
}
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	90 e0       	ldi	r25, 0x00	; 0
     3e0:	60 96       	adiw	r28, 0x10	; 16
     3e2:	0f b6       	in	r0, 0x3f	; 63
     3e4:	f8 94       	cli
     3e6:	de bf       	out	0x3e, r29	; 62
     3e8:	0f be       	out	0x3f, r0	; 63
     3ea:	cd bf       	out	0x3d, r28	; 61
     3ec:	df 91       	pop	r29
     3ee:	cf 91       	pop	r28
     3f0:	08 95       	ret

000003f2 <__vector_4>:
			 
			PORTD &= ~(1 << SD_U1); // SD U1 (Phase B)
			
			//DDRD &= ~(1 << DDD5); // IN2 as input
			
			PORTD |= (1 << SD_U2) | (1 << SD_U3); // Enable PhaseA, PhaseC
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	ef 92       	push	r14
     3fe:	ff 92       	push	r15
     400:	0f 93       	push	r16
     402:	1f 93       	push	r17
     404:	2f 93       	push	r18
     406:	3f 93       	push	r19
     408:	4f 93       	push	r20
     40a:	5f 93       	push	r21
     40c:	6f 93       	push	r22
     40e:	7f 93       	push	r23
     410:	8f 93       	push	r24
     412:	9f 93       	push	r25
     414:	af 93       	push	r26
     416:	bf 93       	push	r27
     418:	ef 93       	push	r30
     41a:	ff 93       	push	r31
     41c:	cf 93       	push	r28
     41e:	df 93       	push	r29
     420:	cd b7       	in	r28, 0x3d	; 61
     422:	de b7       	in	r29, 0x3e	; 62
     424:	a8 97       	sbiw	r28, 0x28	; 40
     426:	de bf       	out	0x3e, r29	; 62
     428:	cd bf       	out	0x3d, r28	; 61
     42a:	26 b1       	in	r18, 0x06	; 6
     42c:	93 b1       	in	r25, 0x03	; 3
     42e:	43 b1       	in	r20, 0x03	; 3
     430:	28 70       	andi	r18, 0x08	; 8
     432:	30 e0       	ldi	r19, 0x00	; 0
     434:	35 95       	asr	r19
     436:	27 95       	ror	r18
     438:	90 78       	andi	r25, 0x80	; 128
     43a:	89 2f       	mov	r24, r25
     43c:	90 e0       	ldi	r25, 0x00	; 0
     43e:	08 2e       	mov	r0, r24
     440:	89 2f       	mov	r24, r25
     442:	00 0c       	add	r0, r0
     444:	88 1f       	adc	r24, r24
     446:	99 0b       	sbc	r25, r25
     448:	00 0c       	add	r0, r0
     44a:	88 1f       	adc	r24, r24
     44c:	99 1f       	adc	r25, r25
     44e:	82 2b       	or	r24, r18
     450:	42 fb       	bst	r20, 2
     452:	99 27       	eor	r25, r25
     454:	90 f9       	bld	r25, 0
     456:	89 2b       	or	r24, r25
     458:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <Hall_State>
     45c:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <Motor_Enabled>
     460:	81 11       	cpse	r24, r1
     462:	1d c0       	rjmp	.+58     	; 0x49e <__EEPROM_REGION_LENGTH__+0x9e>
     464:	a8 96       	adiw	r28, 0x28	; 40
     466:	0f b6       	in	r0, 0x3f	; 63
     468:	f8 94       	cli
     46a:	de bf       	out	0x3e, r29	; 62
     46c:	0f be       	out	0x3f, r0	; 63
     46e:	cd bf       	out	0x3d, r28	; 61
     470:	df 91       	pop	r29
     472:	cf 91       	pop	r28
     474:	ff 91       	pop	r31
     476:	ef 91       	pop	r30
     478:	bf 91       	pop	r27
     47a:	af 91       	pop	r26
     47c:	9f 91       	pop	r25
     47e:	8f 91       	pop	r24
     480:	7f 91       	pop	r23
     482:	6f 91       	pop	r22
     484:	5f 91       	pop	r21
     486:	4f 91       	pop	r20
     488:	3f 91       	pop	r19
     48a:	2f 91       	pop	r18
     48c:	1f 91       	pop	r17
     48e:	0f 91       	pop	r16
     490:	ff 90       	pop	r15
     492:	ef 90       	pop	r14
     494:	0f 90       	pop	r0
     496:	0f be       	out	0x3f, r0	; 63
     498:	0f 90       	pop	r0
     49a:	1f 90       	pop	r1
     49c:	18 95       	reti
     49e:	88 e1       	ldi	r24, 0x18	; 24
     4a0:	e0 e2       	ldi	r30, 0x20	; 32
     4a2:	f1 e0       	ldi	r31, 0x01	; 1
     4a4:	de 01       	movw	r26, r28
     4a6:	11 96       	adiw	r26, 0x01	; 1
     4a8:	01 90       	ld	r0, Z+
     4aa:	0d 92       	st	X+, r0
     4ac:	8a 95       	dec	r24
     4ae:	e1 f7       	brne	.-8      	; 0x4a8 <__EEPROM_REGION_LENGTH__+0xa8>
     4b0:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <Commutation_Busy>
     4b4:	81 30       	cpi	r24, 0x01	; 1
     4b6:	09 f4       	brne	.+2      	; 0x4ba <__EEPROM_REGION_LENGTH__+0xba>
     4b8:	a0 c0       	rjmp	.+320    	; 0x5fa <__EEPROM_REGION_LENGTH__+0x1fa>
     4ba:	81 e0       	ldi	r24, 0x01	; 1
     4bc:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <Commutation_Busy>
     4c0:	00 91 65 01 	lds	r16, 0x0165	; 0x800165 <Hall_State>
     4c4:	07 30       	cpi	r16, 0x07	; 7
     4c6:	09 f4       	brne	.+2      	; 0x4ca <__EEPROM_REGION_LENGTH__+0xca>
     4c8:	53 c0       	rjmp	.+166    	; 0x570 <__EEPROM_REGION_LENGTH__+0x170>
     4ca:	00 23       	and	r16, r16
     4cc:	09 f4       	brne	.+2      	; 0x4d0 <__EEPROM_REGION_LENGTH__+0xd0>
     4ce:	50 c0       	rjmp	.+160    	; 0x570 <__EEPROM_REGION_LENGTH__+0x170>
     4d0:	10 e0       	ldi	r17, 0x00	; 0
     4d2:	78 01       	movw	r14, r16
     4d4:	ee 0c       	add	r14, r14
     4d6:	ff 1c       	adc	r15, r15
     4d8:	f7 01       	movw	r30, r14
     4da:	e0 0f       	add	r30, r16
     4dc:	f1 1f       	adc	r31, r17
     4de:	81 e0       	ldi	r24, 0x01	; 1
     4e0:	90 e0       	ldi	r25, 0x00	; 0
     4e2:	8c 0f       	add	r24, r28
     4e4:	9d 1f       	adc	r25, r29
     4e6:	e8 0f       	add	r30, r24
     4e8:	f9 1f       	adc	r31, r25
     4ea:	80 81       	ld	r24, Z
     4ec:	82 30       	cpi	r24, 0x02	; 2
     4ee:	09 f4       	brne	.+2      	; 0x4f2 <__EEPROM_REGION_LENGTH__+0xf2>
     4f0:	6d c0       	rjmp	.+218    	; 0x5cc <__EEPROM_REGION_LENGTH__+0x1cc>
     4f2:	83 30       	cpi	r24, 0x03	; 3
     4f4:	09 f4       	brne	.+2      	; 0x4f8 <__EEPROM_REGION_LENGTH__+0xf8>
     4f6:	63 c0       	rjmp	.+198    	; 0x5be <__EEPROM_REGION_LENGTH__+0x1be>
     4f8:	81 30       	cpi	r24, 0x01	; 1
     4fa:	09 f0       	breq	.+2      	; 0x4fe <__EEPROM_REGION_LENGTH__+0xfe>
     4fc:	b3 cf       	rjmp	.-154    	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
     4fe:	61 e0       	ldi	r22, 0x01	; 1
     500:	8d ea       	ldi	r24, 0xAD	; 173
     502:	91 e0       	ldi	r25, 0x01	; 1
     504:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     508:	56 9a       	sbi	0x0a, 6	; 10
     50a:	f7 01       	movw	r30, r14
     50c:	e0 0f       	add	r30, r16
     50e:	f1 1f       	adc	r31, r17
     510:	81 e0       	ldi	r24, 0x01	; 1
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	8c 0f       	add	r24, r28
     516:	9d 1f       	adc	r25, r29
     518:	e8 0f       	add	r30, r24
     51a:	f9 1f       	adc	r31, r25
     51c:	81 81       	ldd	r24, Z+1	; 0x01
     51e:	82 30       	cpi	r24, 0x02	; 2
     520:	09 f4       	brne	.+2      	; 0x524 <__EEPROM_REGION_LENGTH__+0x124>
     522:	63 c0       	rjmp	.+198    	; 0x5ea <__EEPROM_REGION_LENGTH__+0x1ea>
     524:	83 30       	cpi	r24, 0x03	; 3
     526:	09 f4       	brne	.+2      	; 0x52a <__EEPROM_REGION_LENGTH__+0x12a>
     528:	58 c0       	rjmp	.+176    	; 0x5da <__EEPROM_REGION_LENGTH__+0x1da>
     52a:	81 30       	cpi	r24, 0x01	; 1
     52c:	09 f0       	breq	.+2      	; 0x530 <__EEPROM_REGION_LENGTH__+0x130>
     52e:	9a cf       	rjmp	.-204    	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
     530:	60 e0       	ldi	r22, 0x00	; 0
     532:	8d ea       	ldi	r24, 0xAD	; 173
     534:	91 e0       	ldi	r25, 0x01	; 1
     536:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     53a:	5e 98       	cbi	0x0b, 6	; 11
     53c:	56 9a       	sbi	0x0a, 6	; 10
     53e:	0e 0d       	add	r16, r14
     540:	1f 1d       	adc	r17, r15
     542:	e1 e0       	ldi	r30, 0x01	; 1
     544:	f0 e0       	ldi	r31, 0x00	; 0
     546:	ec 0f       	add	r30, r28
     548:	fd 1f       	adc	r31, r29
     54a:	e0 0f       	add	r30, r16
     54c:	f1 1f       	adc	r31, r17
     54e:	82 81       	ldd	r24, Z+2	; 0x02
     550:	82 30       	cpi	r24, 0x02	; 2
     552:	09 f4       	brne	.+2      	; 0x556 <__EEPROM_REGION_LENGTH__+0x156>
     554:	7b c0       	rjmp	.+246    	; 0x64c <__EEPROM_REGION_LENGTH__+0x24c>
     556:	83 30       	cpi	r24, 0x03	; 3
     558:	09 f4       	brne	.+2      	; 0x55c <__EEPROM_REGION_LENGTH__+0x15c>
     55a:	73 c0       	rjmp	.+230    	; 0x642 <__EEPROM_REGION_LENGTH__+0x242>
     55c:	81 30       	cpi	r24, 0x01	; 1
     55e:	09 f0       	breq	.+2      	; 0x562 <__EEPROM_REGION_LENGTH__+0x162>
     560:	81 cf       	rjmp	.-254    	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
     562:	5c 98       	cbi	0x0b, 4	; 11
     564:	8b b1       	in	r24, 0x0b	; 11
     566:	83 60       	ori	r24, 0x03	; 3
     568:	8b b9       	out	0x0b, r24	; 11
     56a:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <Commutation_Busy>
     56e:	7a cf       	rjmp	.-268    	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
     570:	88 e0       	ldi	r24, 0x08	; 8
     572:	ef e4       	ldi	r30, 0x4F	; 79
     574:	f1 e0       	ldi	r31, 0x01	; 1
     576:	de 01       	movw	r26, r28
     578:	59 96       	adiw	r26, 0x19	; 25
     57a:	01 90       	ld	r0, Z+
     57c:	0d 92       	st	X+, r0
     57e:	8a 95       	dec	r24
     580:	e1 f7       	brne	.-8      	; 0x57a <__EEPROM_REGION_LENGTH__+0x17a>
     582:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <Global_Timer>
     586:	89 a3       	std	Y+33, r24	; 0x21
     588:	1a a2       	std	Y+34, r1	; 0x22
     58a:	1b a2       	std	Y+35, r1	; 0x23
     58c:	1c a2       	std	Y+36, r1	; 0x24
     58e:	1d a2       	std	Y+37, r1	; 0x25
     590:	1e a2       	std	Y+38, r1	; 0x26
     592:	1f a2       	std	Y+39, r1	; 0x27
     594:	18 a6       	std	Y+40, r1	; 0x28
     596:	ce 01       	movw	r24, r28
     598:	49 96       	adiw	r24, 0x19	; 25
     59a:	0e 94 98 00 	call	0x130	; 0x130 <Log_Error>
     59e:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
     5a2:	8b 7f       	andi	r24, 0xFB	; 251
     5a4:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
     5a8:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>
     5ac:	87 7f       	andi	r24, 0xF7	; 247
     5ae:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>
     5b2:	8b b1       	in	r24, 0x0b	; 11
     5b4:	8c 7e       	andi	r24, 0xEC	; 236
     5b6:	8b b9       	out	0x0b, r24	; 11
     5b8:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <Motor_Enabled>
     5bc:	53 cf       	rjmp	.-346    	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
     5be:	61 e0       	ldi	r22, 0x01	; 1
     5c0:	8e ea       	ldi	r24, 0xAE	; 174
     5c2:	91 e0       	ldi	r25, 0x01	; 1
     5c4:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     5c8:	21 9a       	sbi	0x04, 1	; 4
     5ca:	9f cf       	rjmp	.-194    	; 0x50a <__EEPROM_REGION_LENGTH__+0x10a>
     5cc:	61 e0       	ldi	r22, 0x01	; 1
     5ce:	8c ea       	ldi	r24, 0xAC	; 172
     5d0:	91 e0       	ldi	r25, 0x01	; 1
     5d2:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     5d6:	55 9a       	sbi	0x0a, 5	; 10
     5d8:	98 cf       	rjmp	.-208    	; 0x50a <__EEPROM_REGION_LENGTH__+0x10a>
     5da:	60 e0       	ldi	r22, 0x00	; 0
     5dc:	8e ea       	ldi	r24, 0xAE	; 174
     5de:	91 e0       	ldi	r25, 0x01	; 1
     5e0:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     5e4:	29 98       	cbi	0x05, 1	; 5
     5e6:	21 9a       	sbi	0x04, 1	; 4
     5e8:	aa cf       	rjmp	.-172    	; 0x53e <__EEPROM_REGION_LENGTH__+0x13e>
     5ea:	60 e0       	ldi	r22, 0x00	; 0
     5ec:	8c ea       	ldi	r24, 0xAC	; 172
     5ee:	91 e0       	ldi	r25, 0x01	; 1
     5f0:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     5f4:	5d 98       	cbi	0x0b, 5	; 11
     5f6:	55 9a       	sbi	0x0a, 5	; 10
     5f8:	a2 cf       	rjmp	.-188    	; 0x53e <__EEPROM_REGION_LENGTH__+0x13e>
     5fa:	86 e0       	ldi	r24, 0x06	; 6
     5fc:	e8 e3       	ldi	r30, 0x38	; 56
     5fe:	f1 e0       	ldi	r31, 0x01	; 1
     600:	de 01       	movw	r26, r28
     602:	59 96       	adiw	r26, 0x19	; 25
     604:	01 90       	ld	r0, Z+
     606:	0d 92       	st	X+, r0
     608:	8a 95       	dec	r24
     60a:	e1 f7       	brne	.-8      	; 0x604 <__EEPROM_REGION_LENGTH__+0x204>
     60c:	18 a2       	std	Y+32, r1	; 0x20
     60e:	1f 8e       	std	Y+31, r1	; 0x1f
     610:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <Global_Timer>
     614:	89 a3       	std	Y+33, r24	; 0x21
     616:	1a a2       	std	Y+34, r1	; 0x22
     618:	1b a2       	std	Y+35, r1	; 0x23
     61a:	1c a2       	std	Y+36, r1	; 0x24
     61c:	1d a2       	std	Y+37, r1	; 0x25
     61e:	1e a2       	std	Y+38, r1	; 0x26
     620:	1f a2       	std	Y+39, r1	; 0x27
     622:	18 a6       	std	Y+40, r1	; 0x28
     624:	ce 01       	movw	r24, r28
     626:	49 96       	adiw	r24, 0x19	; 25
     628:	0e 94 98 00 	call	0x130	; 0x130 <Log_Error>
     62c:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f8069>
     630:	8d 7f       	andi	r24, 0xFD	; 253
     632:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f8069>
     636:	8b b1       	in	r24, 0x0b	; 11
     638:	8c 7e       	andi	r24, 0xEC	; 236
     63a:	8b b9       	out	0x0b, r24	; 11
     63c:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <Motor_Enabled>
     640:	11 cf       	rjmp	.-478    	; 0x464 <__EEPROM_REGION_LENGTH__+0x64>
     642:	59 98       	cbi	0x0b, 1	; 11
     644:	8b b1       	in	r24, 0x0b	; 11
     646:	81 61       	ori	r24, 0x11	; 17
     648:	8b b9       	out	0x0b, r24	; 11
     64a:	8f cf       	rjmp	.-226    	; 0x56a <__EEPROM_REGION_LENGTH__+0x16a>
     64c:	58 98       	cbi	0x0b, 0	; 11
     64e:	8b b1       	in	r24, 0x0b	; 11
     650:	82 61       	ori	r24, 0x12	; 18
     652:	8b b9       	out	0x0b, r24	; 11
     654:	8a cf       	rjmp	.-236    	; 0x56a <__EEPROM_REGION_LENGTH__+0x16a>

00000656 <__vector_3>:
     656:	1f 92       	push	r1
     658:	0f 92       	push	r0
     65a:	0f b6       	in	r0, 0x3f	; 63
     65c:	0f 92       	push	r0
     65e:	11 24       	eor	r1, r1
     660:	2f 93       	push	r18
     662:	3f 93       	push	r19
     664:	4f 93       	push	r20
     666:	5f 93       	push	r21
     668:	6f 93       	push	r22
     66a:	7f 93       	push	r23
     66c:	8f 93       	push	r24
     66e:	9f 93       	push	r25
     670:	af 93       	push	r26
     672:	bf 93       	push	r27
     674:	ef 93       	push	r30
     676:	ff 93       	push	r31
     678:	0e 94 f9 01 	call	0x3f2	; 0x3f2 <__vector_4>
     67c:	ff 91       	pop	r31
     67e:	ef 91       	pop	r30
     680:	bf 91       	pop	r27
     682:	af 91       	pop	r26
     684:	9f 91       	pop	r25
     686:	8f 91       	pop	r24
     688:	7f 91       	pop	r23
     68a:	6f 91       	pop	r22
     68c:	5f 91       	pop	r21
     68e:	4f 91       	pop	r20
     690:	3f 91       	pop	r19
     692:	2f 91       	pop	r18
     694:	0f 90       	pop	r0
     696:	0f be       	out	0x3f, r0	; 63
     698:	0f 90       	pop	r0
     69a:	1f 90       	pop	r1
     69c:	18 95       	reti

0000069e <Init_Motor>:
	//Motor_Enabled = false;
	
	return;
}

Motor_Status Init_Motor(void){
     69e:	ef 92       	push	r14
     6a0:	ff 92       	push	r15
     6a2:	0f 93       	push	r16
     6a4:	1f 93       	push	r17
     6a6:	cf 93       	push	r28
     6a8:	df 93       	push	r29
     6aa:	cd b7       	in	r28, 0x3d	; 61
     6ac:	de b7       	in	r29, 0x3e	; 62
     6ae:	a8 97       	sbiw	r28, 0x28	; 40
     6b0:	0f b6       	in	r0, 0x3f	; 63
     6b2:	f8 94       	cli
     6b4:	de bf       	out	0x3e, r29	; 62
     6b6:	0f be       	out	0x3f, r0	; 63
     6b8:	cd bf       	out	0x3d, r28	; 61
	
	
	DDRB |= (1 << DDB4); // Set MOS_DRIVER as an output
     6ba:	24 9a       	sbi	0x04, 4	; 4
	DDRD |= (1 << DDD7) | (1 << DDD0) | (1 << DDD1) | (1 << DDD4); // Set RELAYS, SD_U1, SD_U3, SD_U2 as outputs
     6bc:	8a b1       	in	r24, 0x0a	; 10
     6be:	83 69       	ori	r24, 0x93	; 147
     6c0:	8a b9       	out	0x0a, r24	; 10
	
	PORTD &= ~((1 << SD_U1) | (1 << SD_U2) | (1 << SD_U3)); // Ensure all IR2014's are in shutdown state
     6c2:	8b b1       	in	r24, 0x0b	; 11
     6c4:	8c 7e       	andi	r24, 0xEC	; 236
     6c6:	8b b9       	out	0x0b, r24	; 11
	
	DDRD &= ~((1 << DDD5) | (1 << DDD6));
     6c8:	8a b1       	in	r24, 0x0a	; 10
     6ca:	8f 79       	andi	r24, 0x9F	; 159
     6cc:	8a b9       	out	0x0a, r24	; 10
	DDRB &= ~(1<<DDB1); // Set IN_1, IN_2 and IN_3 as High-Z
     6ce:	21 98       	cbi	0x04, 1	; 4
	
	DDRC &= ~(1 << DDC3); // Ensure Port C3 is an input
     6d0:	3b 98       	cbi	0x07, 3	; 7
	DDRB &= ~((1 << DDB7) | (1 << DDB2));
     6d2:	84 b1       	in	r24, 0x04	; 4
     6d4:	8b 77       	andi	r24, 0x7B	; 123
     6d6:	84 b9       	out	0x04, r24	; 4

	IN_1.Pin = PD6_OC0A;
     6d8:	83 e0       	ldi	r24, 0x03	; 3
     6da:	80 93 ad 01 	sts	0x01AD, r24	; 0x8001ad <IN_1>
	
	Timer_Status Timer1_Set = Toggle_PWM(&IN_1, OFF); // Just to make sure the pin can be toggled, and to have the pin initialized in a safe state
     6de:	60 e0       	ldi	r22, 0x00	; 0
     6e0:	8d ea       	ldi	r24, 0xAD	; 173
     6e2:	91 e0       	ldi	r25, 0x01	; 1
     6e4:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     6e8:	18 2f       	mov	r17, r24
	
	Timer_Status Timer1_Config = Configure_PWM(&IN_1, PWM_Prescaler, Duty_Cylce);
     6ea:	60 91 09 01 	lds	r22, 0x0109	; 0x800109 <PWM_Prescaler>
     6ee:	70 91 0a 01 	lds	r23, 0x010A	; 0x80010a <PWM_Prescaler+0x1>
     6f2:	40 91 0b 01 	lds	r20, 0x010B	; 0x80010b <Duty_Cylce>
     6f6:	8d ea       	ldi	r24, 0xAD	; 173
     6f8:	91 e0       	ldi	r25, 0x01	; 1
     6fa:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <Configure_PWM>
	
	if(Timer1_Set == TIMER_FAULT || Timer1_Config == TIMER_FAULT) return Motor_FAULT;
     6fe:	11 23       	and	r17, r17
     700:	11 f0       	breq	.+4      	; 0x706 <Init_Motor+0x68>
     702:	81 11       	cpse	r24, r1
     704:	0e c0       	rjmp	.+28     	; 0x722 <Init_Motor+0x84>
     706:	81 e0       	ldi	r24, 0x01	; 1
	Update_Commutation(); // Time critical task. Appropriate to do in ISR. Like literally the #1 thing it has to do quickly.
	
	
	return Motor_OK;
	
}
     708:	a8 96       	adiw	r28, 0x28	; 40
     70a:	0f b6       	in	r0, 0x3f	; 63
     70c:	f8 94       	cli
     70e:	de bf       	out	0x3e, r29	; 62
     710:	0f be       	out	0x3f, r0	; 63
     712:	cd bf       	out	0x3d, r28	; 61
     714:	df 91       	pop	r29
     716:	cf 91       	pop	r28
     718:	1f 91       	pop	r17
     71a:	0f 91       	pop	r16
     71c:	ff 90       	pop	r15
     71e:	ef 90       	pop	r14
     720:	08 95       	ret
	
	Timer_Status Timer1_Config = Configure_PWM(&IN_1, PWM_Prescaler, Duty_Cylce);
	
	if(Timer1_Set == TIMER_FAULT || Timer1_Config == TIMER_FAULT) return Motor_FAULT;
	
	IN_2.Pin = PD5_OC0B;
     722:	82 e0       	ldi	r24, 0x02	; 2
     724:	80 93 ac 01 	sts	0x01AC, r24	; 0x8001ac <IN_2>
	
	Timer_Status Timer2_Set = Toggle_PWM(&IN_2, OFF); // Bugged
     728:	60 e0       	ldi	r22, 0x00	; 0
     72a:	8c ea       	ldi	r24, 0xAC	; 172
     72c:	91 e0       	ldi	r25, 0x01	; 1
     72e:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     732:	18 2f       	mov	r17, r24
	
	Timer_Status Timer2_Config = Configure_PWM(&IN_2, PWM_Prescaler, Duty_Cylce);
     734:	60 91 09 01 	lds	r22, 0x0109	; 0x800109 <PWM_Prescaler>
     738:	70 91 0a 01 	lds	r23, 0x010A	; 0x80010a <PWM_Prescaler+0x1>
     73c:	40 91 0b 01 	lds	r20, 0x010B	; 0x80010b <Duty_Cylce>
     740:	8c ea       	ldi	r24, 0xAC	; 172
     742:	91 e0       	ldi	r25, 0x01	; 1
     744:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <Configure_PWM>

	if(Timer2_Set == TIMER_FAULT || Timer2_Config == TIMER_FAULT) return Motor_FAULT;
     748:	11 23       	and	r17, r17
     74a:	e9 f2       	breq	.-70     	; 0x706 <Init_Motor+0x68>
     74c:	88 23       	and	r24, r24
     74e:	d9 f2       	breq	.-74     	; 0x706 <Init_Motor+0x68>
	
	IN_3.Pin = PB1_OC1A;
     750:	10 92 ae 01 	sts	0x01AE, r1	; 0x8001ae <IN_3>
	
	Timer_Status Timer3_Set = Toggle_PWM(&IN_3, OFF);
     754:	60 e0       	ldi	r22, 0x00	; 0
     756:	8e ea       	ldi	r24, 0xAE	; 174
     758:	91 e0       	ldi	r25, 0x01	; 1
     75a:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
     75e:	18 2f       	mov	r17, r24
	
	Timer_Status Timer3_Config = Configure_PWM(&IN_3, PWM_Prescaler, Duty_Cylce);
     760:	60 91 09 01 	lds	r22, 0x0109	; 0x800109 <PWM_Prescaler>
     764:	70 91 0a 01 	lds	r23, 0x010A	; 0x80010a <PWM_Prescaler+0x1>
     768:	40 91 0b 01 	lds	r20, 0x010B	; 0x80010b <Duty_Cylce>
     76c:	8e ea       	ldi	r24, 0xAE	; 174
     76e:	91 e0       	ldi	r25, 0x01	; 1
     770:	0e 94 15 0d 	call	0x1a2a	; 0x1a2a <Configure_PWM>
	
	if(Timer3_Set == TIMER_FAULT || Timer3_Config == TIMER_FAULT) return Motor_FAULT;
     774:	11 23       	and	r17, r17
     776:	39 f2       	breq	.-114    	; 0x706 <Init_Motor+0x68>
     778:	88 23       	and	r24, r24
     77a:	29 f2       	breq	.-118    	; 0x706 <Init_Motor+0x68>
	
	sei(); // Ensure global interrupt enable bit is set
     77c:	78 94       	sei
	
	PCICR |= (1 << PCIE0) | (1 << PCIE1); // Enable PCINT0 and PCINT1 interrupts
     77e:	80 91 68 00 	lds	r24, 0x0068	; 0x800068 <__TEXT_REGION_LENGTH__+0x7f8068>
     782:	83 60       	ori	r24, 0x03	; 3
     784:	80 93 68 00 	sts	0x0068, r24	; 0x800068 <__TEXT_REGION_LENGTH__+0x7f8068>
	
	//PCMSK0 |= (1 << PCINT2); // Mask PCINT2 (enables hall C to trigger an interrupt) but NOT hall B
	
	PCMSK0 |= (1 << PCINT2);  // PB2 (Hall C)
     788:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
     78c:	84 60       	ori	r24, 0x04	; 4
     78e:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
	
	PCMSK1 |= (1 << PCINT11); // Mask PCINT11 but NOT PCINT7 (enables hall A to trigger an interrupt)
     792:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>
     796:	88 60       	ori	r24, 0x08	; 8
     798:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>
	
	Hall_State = ((PINC & (1 << PINC3)) >> 1) | ((PINB & (1 << PINB7)) >> 6)  | ((PINB & (1 << PINB2)) >> 2);
     79c:	26 b1       	in	r18, 0x06	; 6
     79e:	93 b1       	in	r25, 0x03	; 3
     7a0:	43 b1       	in	r20, 0x03	; 3
     7a2:	28 70       	andi	r18, 0x08	; 8
     7a4:	30 e0       	ldi	r19, 0x00	; 0
     7a6:	35 95       	asr	r19
     7a8:	27 95       	ror	r18
     7aa:	90 78       	andi	r25, 0x80	; 128
     7ac:	89 2f       	mov	r24, r25
     7ae:	90 e0       	ldi	r25, 0x00	; 0
     7b0:	08 2e       	mov	r0, r24
     7b2:	89 2f       	mov	r24, r25
     7b4:	00 0c       	add	r0, r0
     7b6:	88 1f       	adc	r24, r24
     7b8:	99 0b       	sbc	r25, r25
     7ba:	00 0c       	add	r0, r0
     7bc:	88 1f       	adc	r24, r24
     7be:	99 1f       	adc	r25, r25
     7c0:	82 2b       	or	r24, r18
     7c2:	42 fb       	bst	r20, 2
     7c4:	99 27       	eor	r25, r25
     7c6:	90 f9       	bld	r25, 0
     7c8:	89 2b       	or	r24, r25
     7ca:	80 93 65 01 	sts	0x0165, r24	; 0x800165 <Hall_State>

}

void Update_Commutation(void){
	
	if(!Motor_Enabled) return;
     7ce:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <Motor_Enabled>
     7d2:	81 11       	cpse	r24, r1
     7d4:	02 c0       	rjmp	.+4      	; 0x7da <Init_Motor+0x13c>
	
	Hall_State = ((PINC & (1 << PINC3)) >> 1) | ((PINB & (1 << PINB7)) >> 6)  | ((PINB & (1 << PINB2)) >> 2);
	Update_Commutation(); // Time critical task. Appropriate to do in ISR. Like literally the #1 thing it has to do quickly.
	
	
	return Motor_OK;
     7d6:	80 e0       	ldi	r24, 0x00	; 0
     7d8:	97 cf       	rjmp	.-210    	; 0x708 <Init_Motor+0x6a>
	if(!Motor_Enabled) return;
	
	//TWI_Write(MCP23017_Address, 0x00, 0b11101111);
	//TWI_Write(MCP23017_Address, 0x14, 0b00010000); // Turn on fault led
	
	const Phase_Logic Commutation_LUT[8] = {
     7da:	88 e1       	ldi	r24, 0x18	; 24
     7dc:	e0 e2       	ldi	r30, 0x20	; 32
     7de:	f1 e0       	ldi	r31, 0x01	; 1
     7e0:	de 01       	movw	r26, r28
     7e2:	11 96       	adiw	r26, 0x01	; 1
     7e4:	01 90       	ld	r0, Z+
     7e6:	0d 92       	st	X+, r0
     7e8:	8a 95       	dec	r24
     7ea:	e1 f7       	brne	.-8      	; 0x7e4 <Init_Motor+0x146>
		[0b111] = {Phase_Invalid, Phase_Invalid, Phase_Invalid}
	};
	
	// 001 101
	
	if(Commutation_Busy == true){
     7ec:	80 91 64 01 	lds	r24, 0x0164	; 0x800164 <Commutation_Busy>
     7f0:	81 30       	cpi	r24, 0x01	; 1
     7f2:	09 f4       	brne	.+2      	; 0x7f6 <Init_Motor+0x158>
     7f4:	91 c0       	rjmp	.+290    	; 0x918 <__stack+0x19>
		
		return;
		
	}
	
	Commutation_Busy = true;
     7f6:	81 e0       	ldi	r24, 0x01	; 1
     7f8:	80 93 64 01 	sts	0x0164, r24	; 0x800164 <Commutation_Busy>
	
	// Error state -> Will add error flag and error handling
		
	// ^ Yeah this really slows things down. Design mistake.
	
	uint8_t Phase_Index = Hall_State; // Used to be different. 
     7fc:	00 91 65 01 	lds	r16, 0x0165	; 0x800165 <Hall_State>
	
	if(Phase_Index == 7 || Phase_Index == 0){
     800:	07 30       	cpi	r16, 0x07	; 7
     802:	09 f4       	brne	.+2      	; 0x806 <__DATA_REGION_LENGTH__+0x6>
     804:	53 c0       	rjmp	.+166    	; 0x8ac <__DATA_REGION_LENGTH__+0xac>
     806:	00 23       	and	r16, r16
     808:	09 f4       	brne	.+2      	; 0x80c <__DATA_REGION_LENGTH__+0xc>
     80a:	50 c0       	rjmp	.+160    	; 0x8ac <__DATA_REGION_LENGTH__+0xac>
		Motor_Enabled = false;
		
		return; 
	}
			
	const Phase_Logic* Current_Phase = &Commutation_LUT[Phase_Index]; // Not checking for out of bounds. Mask GPB5-3.
     80c:	10 e0       	ldi	r17, 0x00	; 0
		
	// Phase A is IN_1 or U2, Phase B is IN_2 or U1, Phase C is IN_3 or U3
	
	switch(Current_Phase->High){ // Reminder: IN1 and IN2 share the same timer. Changing 
     80e:	78 01       	movw	r14, r16
     810:	ee 0c       	add	r14, r14
     812:	ff 1c       	adc	r15, r15
     814:	f7 01       	movw	r30, r14
     816:	e0 0f       	add	r30, r16
     818:	f1 1f       	adc	r31, r17
     81a:	81 e0       	ldi	r24, 0x01	; 1
     81c:	90 e0       	ldi	r25, 0x00	; 0
     81e:	8c 0f       	add	r24, r28
     820:	9d 1f       	adc	r25, r29
     822:	e8 0f       	add	r30, r24
     824:	f9 1f       	adc	r31, r25
     826:	80 81       	ld	r24, Z
     828:	82 30       	cpi	r24, 0x02	; 2
     82a:	09 f4       	brne	.+2      	; 0x82e <__DATA_REGION_LENGTH__+0x2e>
     82c:	6e c0       	rjmp	.+220    	; 0x90a <__stack+0xb>
     82e:	83 30       	cpi	r24, 0x03	; 3
     830:	09 f4       	brne	.+2      	; 0x834 <__DATA_REGION_LENGTH__+0x34>
     832:	64 c0       	rjmp	.+200    	; 0x8fc <__DATA_REGION_LENGTH__+0xfc>
     834:	81 30       	cpi	r24, 0x01	; 1
     836:	79 f6       	brne	.-98     	; 0x7d6 <Init_Motor+0x138>
		
		case Phase_A:
		
			Toggle_PWM(&IN_1, ON);
     838:	61 e0       	ldi	r22, 0x01	; 1
     83a:	8d ea       	ldi	r24, 0xAD	; 173
     83c:	91 e0       	ldi	r25, 0x01	; 1
     83e:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
			DDRD |= (1 << DDD6); // IN1 as output (U2)
     842:	56 9a       	sbi	0x0a, 6	; 10
		
			return; // Error state
			
	}
	
	switch(Current_Phase->Low){
     844:	f7 01       	movw	r30, r14
     846:	e0 0f       	add	r30, r16
     848:	f1 1f       	adc	r31, r17
     84a:	81 e0       	ldi	r24, 0x01	; 1
     84c:	90 e0       	ldi	r25, 0x00	; 0
     84e:	8c 0f       	add	r24, r28
     850:	9d 1f       	adc	r25, r29
     852:	e8 0f       	add	r30, r24
     854:	f9 1f       	adc	r31, r25
     856:	81 81       	ldd	r24, Z+1	; 0x01
     858:	82 30       	cpi	r24, 0x02	; 2
     85a:	09 f4       	brne	.+2      	; 0x85e <__DATA_REGION_LENGTH__+0x5e>
     85c:	8a c0       	rjmp	.+276    	; 0x972 <__stack+0x73>
     85e:	83 30       	cpi	r24, 0x03	; 3
     860:	09 f4       	brne	.+2      	; 0x864 <__DATA_REGION_LENGTH__+0x64>
     862:	7f c0       	rjmp	.+254    	; 0x962 <__stack+0x63>
     864:	81 30       	cpi	r24, 0x01	; 1
     866:	09 f0       	breq	.+2      	; 0x86a <__DATA_REGION_LENGTH__+0x6a>
     868:	b6 cf       	rjmp	.-148    	; 0x7d6 <Init_Motor+0x138>
		
		case Phase_A:
		
			Toggle_PWM(&IN_1, OFF); // Note: if the COMnX bit(s) are set, the functionality of the PORTx register is overridden
     86a:	60 e0       	ldi	r22, 0x00	; 0
     86c:	8d ea       	ldi	r24, 0xAD	; 173
     86e:	91 e0       	ldi	r25, 0x01	; 1
     870:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
			
			PORTD &= ~(1 << PORTD6); // IN1 digital LOW
     874:	5e 98       	cbi	0x0b, 6	; 11
			
			DDRD |= (1 << DDD6); // Set output
     876:	56 9a       	sbi	0x0a, 6	; 10
		
			return; // Error state
		
	}
	
	switch(Current_Phase->High_Z){ 
     878:	0e 0d       	add	r16, r14
     87a:	1f 1d       	adc	r17, r15
     87c:	e1 e0       	ldi	r30, 0x01	; 1
     87e:	f0 e0       	ldi	r31, 0x00	; 0
     880:	ec 0f       	add	r30, r28
     882:	fd 1f       	adc	r31, r29
     884:	e0 0f       	add	r30, r16
     886:	f1 1f       	adc	r31, r17
     888:	82 81       	ldd	r24, Z+2	; 0x02
     88a:	82 30       	cpi	r24, 0x02	; 2
     88c:	09 f4       	brne	.+2      	; 0x890 <__DATA_REGION_LENGTH__+0x90>
     88e:	7e c0       	rjmp	.+252    	; 0x98c <__stack+0x8d>
     890:	83 30       	cpi	r24, 0x03	; 3
     892:	09 f4       	brne	.+2      	; 0x896 <__DATA_REGION_LENGTH__+0x96>
     894:	76 c0       	rjmp	.+236    	; 0x982 <__stack+0x83>
     896:	81 30       	cpi	r24, 0x01	; 1
     898:	09 f0       	breq	.+2      	; 0x89c <__DATA_REGION_LENGTH__+0x9c>
     89a:	9d cf       	rjmp	.-198    	; 0x7d6 <Init_Motor+0x138>
		
		case Phase_A: // Shutdown U1 IR2104
			
			// Toggle_PWM(&IN_1, OFF); 
			
			PORTD &= ~(1 << SD_U2); // SD U2 (Phase A)
     89c:	5c 98       	cbi	0x0b, 4	; 11

			//DDRD &= ~(1 << DDD6); // IN1 as an input			
			PORTD |= (1 << SD_U1) | (1 << SD_U3); // Enable PhaseB (IN2), PhaseC (IN3)
     89e:	8b b1       	in	r24, 0x0b	; 11
     8a0:	83 60       	ori	r24, 0x03	; 3
     8a2:	8b b9       	out	0x0b, r24	; 11
		
			return; // Error state
			
	}
	
	Commutation_Busy = false;
     8a4:	10 92 64 01 	sts	0x0164, r1	; 0x800164 <Commutation_Busy>
	
	Hall_State = ((PINC & (1 << PINC3)) >> 1) | ((PINB & (1 << PINB7)) >> 6)  | ((PINB & (1 << PINB2)) >> 2);
	Update_Commutation(); // Time critical task. Appropriate to do in ISR. Like literally the #1 thing it has to do quickly.
	
	
	return Motor_OK;
     8a8:	80 e0       	ldi	r24, 0x00	; 0
     8aa:	2e cf       	rjmp	.-420    	; 0x708 <Init_Motor+0x6a>
	
	uint8_t Phase_Index = Hall_State; // Used to be different. 
	
	if(Phase_Index == 7 || Phase_Index == 0){
		
		Error_Log Motor_Error = {
     8ac:	88 e0       	ldi	r24, 0x08	; 8
     8ae:	ef e4       	ldi	r30, 0x4F	; 79
     8b0:	f1 e0       	ldi	r31, 0x01	; 1
     8b2:	de 01       	movw	r26, r28
     8b4:	59 96       	adiw	r26, 0x19	; 25
     8b6:	01 90       	ld	r0, Z+
     8b8:	0d 92       	st	X+, r0
     8ba:	8a 95       	dec	r24
     8bc:	e1 f7       	brne	.-8      	; 0x8b6 <__DATA_REGION_LENGTH__+0xb6>
     8be:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <Global_Timer>
     8c2:	89 a3       	std	Y+33, r24	; 0x21
     8c4:	1a a2       	std	Y+34, r1	; 0x22
     8c6:	1b a2       	std	Y+35, r1	; 0x23
     8c8:	1c a2       	std	Y+36, r1	; 0x24
     8ca:	1d a2       	std	Y+37, r1	; 0x25
     8cc:	1e a2       	std	Y+38, r1	; 0x26
     8ce:	1f a2       	std	Y+39, r1	; 0x27
     8d0:	18 a6       	std	Y+40, r1	; 0x28
			.Message = "MOTOR H",
			.Time = Global_Timer
			
		};
		
		Log_Error(&Motor_Error);
     8d2:	ce 01       	movw	r24, r28
     8d4:	49 96       	adiw	r24, 0x19	; 25
     8d6:	0e 94 98 00 	call	0x130	; 0x130 <Log_Error>
		
		PCMSK0 &= ~(1 << PCINT2); // Disable PCINT2
     8da:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
     8de:	8b 7f       	andi	r24, 0xFB	; 251
     8e0:	80 93 6b 00 	sts	0x006B, r24	; 0x80006b <__TEXT_REGION_LENGTH__+0x7f806b>
			
		PCMSK1 &= ~(1 << PCINT11);
     8e4:	80 91 6c 00 	lds	r24, 0x006C	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>
     8e8:	87 7f       	andi	r24, 0xF7	; 247
     8ea:	80 93 6c 00 	sts	0x006C, r24	; 0x80006c <__TEXT_REGION_LENGTH__+0x7f806c>
		
		PORTD &= ~((1 << SD_U1) | (1 << SD_U2) | (1 << SD_U3)); // Ensure all IR2014's are in shutdown state
     8ee:	8b b1       	in	r24, 0x0b	; 11
     8f0:	8c 7e       	andi	r24, 0xEC	; 236
     8f2:	8b b9       	out	0x0b, r24	; 11
		
		Motor_Enabled = false;
     8f4:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <Motor_Enabled>
	
	Hall_State = ((PINC & (1 << PINC3)) >> 1) | ((PINB & (1 << PINB7)) >> 6)  | ((PINB & (1 << PINB2)) >> 2);
	Update_Commutation(); // Time critical task. Appropriate to do in ISR. Like literally the #1 thing it has to do quickly.
	
	
	return Motor_OK;
     8f8:	80 e0       	ldi	r24, 0x00	; 0
     8fa:	06 cf       	rjmp	.-500    	; 0x708 <Init_Motor+0x6a>
			
			break;
			
		case Phase_C:
			
			Toggle_PWM(&IN_3, ON);
     8fc:	61 e0       	ldi	r22, 0x01	; 1
     8fe:	8e ea       	ldi	r24, 0xAE	; 174
     900:	91 e0       	ldi	r25, 0x01	; 1
     902:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
			DDRB |= (1<< DDB1); // IN3 (U3)
     906:	21 9a       	sbi	0x04, 1	; 4
     908:	9d cf       	rjmp	.-198    	; 0x844 <__DATA_REGION_LENGTH__+0x44>
			
			break;
		
		case Phase_B:
			
			Toggle_PWM(&IN_2, ON);
     90a:	61 e0       	ldi	r22, 0x01	; 1
     90c:	8c ea       	ldi	r24, 0xAC	; 172
     90e:	91 e0       	ldi	r25, 0x01	; 1
     910:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
			DDRD |= (1 << DDD5); // IN2 (U1)
     914:	55 9a       	sbi	0x0a, 5	; 10
     916:	96 cf       	rjmp	.-212    	; 0x844 <__DATA_REGION_LENGTH__+0x44>
	
	// 001 101
	
	if(Commutation_Busy == true){
		
		Error_Log Motor_Error = {
     918:	86 e0       	ldi	r24, 0x06	; 6
     91a:	e8 e3       	ldi	r30, 0x38	; 56
     91c:	f1 e0       	ldi	r31, 0x01	; 1
     91e:	de 01       	movw	r26, r28
     920:	59 96       	adiw	r26, 0x19	; 25
     922:	01 90       	ld	r0, Z+
     924:	0d 92       	st	X+, r0
     926:	8a 95       	dec	r24
     928:	e1 f7       	brne	.-8      	; 0x922 <__stack+0x23>
     92a:	18 a2       	std	Y+32, r1	; 0x20
     92c:	1f 8e       	std	Y+31, r1	; 0x1f
     92e:	80 91 4a 01 	lds	r24, 0x014A	; 0x80014a <Global_Timer>
     932:	89 a3       	std	Y+33, r24	; 0x21
     934:	1a a2       	std	Y+34, r1	; 0x22
     936:	1b a2       	std	Y+35, r1	; 0x23
     938:	1c a2       	std	Y+36, r1	; 0x24
     93a:	1d a2       	std	Y+37, r1	; 0x25
     93c:	1e a2       	std	Y+38, r1	; 0x26
     93e:	1f a2       	std	Y+39, r1	; 0x27
     940:	18 a6       	std	Y+40, r1	; 0x28
			.Message = "MOTOR",
			.Time = Global_Timer
			
		};
		
		Log_Error(&Motor_Error);
     942:	ce 01       	movw	r24, r28
     944:	49 96       	adiw	r24, 0x19	; 25
     946:	0e 94 98 00 	call	0x130	; 0x130 <Log_Error>
		
		EICRA &= ~(1 << ISC01); // Disable INT0
     94a:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f8069>
     94e:	8d 7f       	andi	r24, 0xFD	; 253
     950:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x7f8069>
		
		PORTD &= ~((1 << SD_U1) | (1 << SD_U2) | (1 << SD_U3)); // Ensure all IR2014's are in shutdown state
     954:	8b b1       	in	r24, 0x0b	; 11
     956:	8c 7e       	andi	r24, 0xEC	; 236
     958:	8b b9       	out	0x0b, r24	; 11
		
		Motor_Enabled = false;
     95a:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <Motor_Enabled>
	
	Hall_State = ((PINC & (1 << PINC3)) >> 1) | ((PINB & (1 << PINB7)) >> 6)  | ((PINB & (1 << PINB2)) >> 2);
	Update_Commutation(); // Time critical task. Appropriate to do in ISR. Like literally the #1 thing it has to do quickly.
	
	
	return Motor_OK;
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	d3 ce       	rjmp	.-602    	; 0x708 <Init_Motor+0x6a>
					
			break;
		
		case Phase_C:
		
			Toggle_PWM(&IN_3, OFF);
     962:	60 e0       	ldi	r22, 0x00	; 0
     964:	8e ea       	ldi	r24, 0xAE	; 174
     966:	91 e0       	ldi	r25, 0x01	; 1
     968:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
			
			PORTB &= ~(1 << PORTB1); // IN3 digital LOW
     96c:	29 98       	cbi	0x05, 1	; 5
			
			DDRB |= (1 << DDB1);
     96e:	21 9a       	sbi	0x04, 1	; 4
     970:	83 cf       	rjmp	.-250    	; 0x878 <__DATA_REGION_LENGTH__+0x78>
		
			break;
		
		case Phase_B:
		
			Toggle_PWM(&IN_2, OFF);
     972:	60 e0       	ldi	r22, 0x00	; 0
     974:	8c ea       	ldi	r24, 0xAC	; 172
     976:	91 e0       	ldi	r25, 0x01	; 1
     978:	0e 94 15 0c 	call	0x182a	; 0x182a <Toggle_PWM>
			
			PORTD &= ~(1 << PORTD5); // IN2 digital LOW
     97c:	5d 98       	cbi	0x0b, 5	; 11
			
			DDRD |= (1 << DDD5);
     97e:	55 9a       	sbi	0x0a, 5	; 10
     980:	7b cf       	rjmp	.-266    	; 0x878 <__DATA_REGION_LENGTH__+0x78>
				
		case Phase_C: // Shutdown U3
			
			// Toggle_PWM(&IN_3, OFF);   
			
			PORTD &= ~(1 << SD_U3); // Shutdown U3 (Phase C)
     982:	59 98       	cbi	0x0b, 1	; 11
		
			//DDRB &= ~(1 << DDB1); // IN_3 as an input
	
			PORTD |= (1 << SD_U1) | (1 << SD_U2); // Enable PhaseA, PhaseB
     984:	8b b1       	in	r24, 0x0b	; 11
     986:	81 61       	ori	r24, 0x11	; 17
     988:	8b b9       	out	0x0b, r24	; 11
     98a:	8c cf       	rjmp	.-232    	; 0x8a4 <__DATA_REGION_LENGTH__+0xa4>
			
		case Phase_B: // Shutdown U2 
			
			// Toggle_PWM(&IN_2, OFF); 
			 
			PORTD &= ~(1 << SD_U1); // SD U1 (Phase B)
     98c:	58 98       	cbi	0x0b, 0	; 11
			
			//DDRD &= ~(1 << DDD5); // IN2 as input
			
			PORTD |= (1 << SD_U2) | (1 << SD_U3); // Enable PhaseA, PhaseC
     98e:	8b b1       	in	r24, 0x0b	; 11
     990:	82 61       	ori	r24, 0x12	; 18
     992:	8b b9       	out	0x0b, r24	; 11
     994:	87 cf       	rjmp	.-242    	; 0x8a4 <__DATA_REGION_LENGTH__+0xa4>

00000996 <Init_Buffer>:
				Ring_Buffer->Read_Index = 0;
								
			}else if(RB_Read_Index == Ring_Buffer->Overflow_Index - 1){
				
				Ring_Buffer->Read_Index = Ring_Buffer->Wrap_Index;
				Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
     996:	cf 92       	push	r12
     998:	df 92       	push	r13
     99a:	ef 92       	push	r14
     99c:	ff 92       	push	r15
     99e:	0f 93       	push	r16
     9a0:	1f 93       	push	r17
     9a2:	cf 93       	push	r28
     9a4:	df 93       	push	r29
     9a6:	61 15       	cp	r22, r1
     9a8:	71 05       	cpc	r23, r1
     9aa:	a1 f0       	breq	.+40     	; 0x9d4 <Init_Buffer+0x3e>
     9ac:	44 23       	and	r20, r20
     9ae:	91 f0       	breq	.+36     	; 0x9d4 <Init_Buffer+0x3e>
     9b0:	8b 01       	movw	r16, r22
     9b2:	20 e0       	ldi	r18, 0x00	; 0
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	68 01       	movw	r12, r16
     9b8:	79 01       	movw	r14, r18
     9ba:	cc 0c       	add	r12, r12
     9bc:	dd 1c       	adc	r13, r13
     9be:	ee 1c       	adc	r14, r14
     9c0:	ff 1c       	adc	r15, r15
     9c2:	0c 0d       	add	r16, r12
     9c4:	1d 1d       	adc	r17, r13
     9c6:	2e 1d       	adc	r18, r14
     9c8:	3f 1d       	adc	r19, r15
     9ca:	01 15       	cp	r16, r1
     9cc:	18 40       	sbci	r17, 0x08	; 8
     9ce:	21 05       	cpc	r18, r1
     9d0:	31 05       	cpc	r19, r1
     9d2:	50 f0       	brcs	.+20     	; 0x9e8 <Init_Buffer+0x52>
     9d4:	80 e0       	ldi	r24, 0x00	; 0
     9d6:	df 91       	pop	r29
     9d8:	cf 91       	pop	r28
     9da:	1f 91       	pop	r17
     9dc:	0f 91       	pop	r16
     9de:	ff 90       	pop	r15
     9e0:	ef 90       	pop	r14
     9e2:	df 90       	pop	r13
     9e4:	cf 90       	pop	r12
     9e6:	08 95       	ret
     9e8:	14 2f       	mov	r17, r20
     9ea:	7c 01       	movw	r14, r24
     9ec:	eb 01       	movw	r28, r22
     9ee:	cc 0f       	add	r28, r28
     9f0:	dd 1f       	adc	r29, r29
     9f2:	c6 0f       	add	r28, r22
     9f4:	d7 1f       	adc	r29, r23
     9f6:	ce 01       	movw	r24, r28
     9f8:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <malloc>
     9fc:	00 97       	sbiw	r24, 0x00	; 0
     9fe:	51 f3       	breq	.-44     	; 0x9d4 <Init_Buffer+0x3e>
     a00:	f7 01       	movw	r30, r14
     a02:	91 83       	std	Z+1, r25	; 0x01
     a04:	80 83       	st	Z, r24
     a06:	13 82       	std	Z+3, r1	; 0x03
     a08:	12 82       	std	Z+2, r1	; 0x02
     a0a:	15 82       	std	Z+5, r1	; 0x05
     a0c:	14 82       	std	Z+4, r1	; 0x04
     a0e:	d7 83       	std	Z+7, r29	; 0x07
     a10:	c6 83       	std	Z+6, r28	; 0x06
     a12:	41 2f       	mov	r20, r17
     a14:	44 0f       	add	r20, r20
     a16:	41 0f       	add	r20, r17
     a18:	40 87       	std	Z+8, r20	; 0x08
     a1a:	12 86       	std	Z+10, r1	; 0x0a
     a1c:	11 86       	std	Z+9, r1	; 0x09
     a1e:	14 86       	std	Z+12, r1	; 0x0c
     a20:	13 86       	std	Z+11, r1	; 0x0b
     a22:	16 86       	std	Z+14, r1	; 0x0e
     a24:	15 86       	std	Z+13, r1	; 0x0d
     a26:	17 86       	std	Z+15, r1	; 0x0f
     a28:	81 e0       	ldi	r24, 0x01	; 1
     a2a:	d5 cf       	rjmp	.-86     	; 0x9d6 <Init_Buffer+0x40>

00000a2c <TWI_Add_W_To_Queue>:
	
	return BUFFER_OK;
	
}

Ring_Buffer_Status TWI_Add_W_To_Queue(Ring_Buffer* Buffer, uint8_t Device_Address, uint8_t Register_Address, uint8_t Data){
     a2c:	8f 92       	push	r8
     a2e:	9f 92       	push	r9
     a30:	af 92       	push	r10
     a32:	bf 92       	push	r11
     a34:	cf 92       	push	r12
     a36:	df 92       	push	r13
     a38:	ef 92       	push	r14
     a3a:	ff 92       	push	r15
     a3c:	0f 93       	push	r16
     a3e:	1f 93       	push	r17
     a40:	cf 93       	push	r28
     a42:	df 93       	push	r29
     a44:	ec 01       	movw	r28, r24
     a46:	e6 2e       	mov	r14, r22
     a48:	b4 2e       	mov	r11, r20
     a4a:	a2 2e       	mov	r10, r18
	
}

bool IsEmpty(Ring_Buffer* Ring_Buffer){
	
	if(Ring_Buffer->Indexing_State == NONE
     a4c:	8f 85       	ldd	r24, Y+15	; 0x0f
     a4e:	88 23       	and	r24, r24
     a50:	71 f0       	breq	.+28     	; 0xa6e <TWI_Add_W_To_Queue+0x42>
	
}

Ring_Buffer_Status Write_to_Buffer(Ring_Buffer* Ring_Buffer, Buffer_Item* Data){
	
	uint16_t RB_Write_Index = Ring_Buffer->Write_Index;
     a52:	0c 81       	ldd	r16, Y+4	; 0x04
     a54:	1d 81       	ldd	r17, Y+5	; 0x05
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
     a56:	2a 81       	ldd	r18, Y+2	; 0x02
     a58:	3b 81       	ldd	r19, Y+3	; 0x03
	uint16_t RB_Size = Ring_Buffer->Size;
     a5a:	ce 80       	ldd	r12, Y+6	; 0x06
     a5c:	df 80       	ldd	r13, Y+7	; 0x07
	
	if(RB_Write_Index == RB_Size){ 
     a5e:	0c 15       	cp	r16, r12
     a60:	1d 05       	cpc	r17, r13
     a62:	09 f4       	brne	.+2      	; 0xa66 <TWI_Add_W_To_Queue+0x3a>
     a64:	9c c0       	rjmp	.+312    	; 0xb9e <TWI_Add_W_To_Queue+0x172>
		Ring_Buffer->Write_Index = 0;
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     a66:	81 30       	cpi	r24, 0x01	; 1
     a68:	81 f4       	brne	.+32     	; 0xa8a <TWI_Add_W_To_Queue+0x5e>
     a6a:	f8 01       	movw	r30, r16
     a6c:	9f c0       	rjmp	.+318    	; 0xbac <TWI_Add_W_To_Queue+0x180>
}

bool IsEmpty(Ring_Buffer* Ring_Buffer){
	
	if(Ring_Buffer->Indexing_State == NONE
	 && Ring_Buffer->Read_Index == Ring_Buffer->Write_Index){
     a6e:	2a 81       	ldd	r18, Y+2	; 0x02
     a70:	3b 81       	ldd	r19, Y+3	; 0x03
     a72:	0c 81       	ldd	r16, Y+4	; 0x04
     a74:	1d 81       	ldd	r17, Y+5	; 0x05
     a76:	20 17       	cp	r18, r16
     a78:	31 07       	cpc	r19, r17
     a7a:	09 f4       	brne	.+2      	; 0xa7e <TWI_Add_W_To_Queue+0x52>
     a7c:	78 c0       	rjmp	.+240    	; 0xb6e <TWI_Add_W_To_Queue+0x142>
	
	uint16_t RB_Write_Index = Ring_Buffer->Write_Index;
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
	uint16_t RB_Size = Ring_Buffer->Size;
	
	if(RB_Write_Index == RB_Size){ 
     a7e:	8e 81       	ldd	r24, Y+6	; 0x06
     a80:	9f 81       	ldd	r25, Y+7	; 0x07
     a82:	80 17       	cp	r24, r16
     a84:	91 07       	cpc	r25, r17
     a86:	09 f4       	brne	.+2      	; 0xa8a <TWI_Add_W_To_Queue+0x5e>
     a88:	8a c0       	rjmp	.+276    	; 0xb9e <TWI_Add_W_To_Queue+0x172>
     a8a:	88 81       	ld	r24, Y
     a8c:	99 81       	ldd	r25, Y+1	; 0x01
     a8e:	f8 01       	movw	r30, r16
			
		}
		
	}
	
	Ring_Buffer->Buffer[Ring_Buffer->Write_Index] = *Data;
     a90:	ff 24       	eor	r15, r15
     a92:	f3 94       	inc	r15
     a94:	9f 01       	movw	r18, r30
     a96:	22 0f       	add	r18, r18
     a98:	33 1f       	adc	r19, r19
     a9a:	e2 0f       	add	r30, r18
     a9c:	f3 1f       	adc	r31, r19
     a9e:	e8 0f       	add	r30, r24
     aa0:	f9 1f       	adc	r31, r25
     aa2:	f0 82       	st	Z, r15
     aa4:	f1 82       	std	Z+1, r15	; 0x01
     aa6:	12 82       	std	Z+2, r1	; 0x02
	Ring_Buffer->Write_Index++;
     aa8:	0c 81       	ldd	r16, Y+4	; 0x04
     aaa:	1d 81       	ldd	r17, Y+5	; 0x05
     aac:	0f 5f       	subi	r16, 0xFF	; 255
     aae:	1f 4f       	sbci	r17, 0xFF	; 255
     ab0:	1d 83       	std	Y+5, r17	; 0x05
     ab2:	0c 83       	std	Y+4, r16	; 0x04
}

Ring_Buffer_Status Write_to_Buffer(Ring_Buffer* Ring_Buffer, Buffer_Item* Data){
	
	uint16_t RB_Write_Index = Ring_Buffer->Write_Index;
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
     ab4:	8a 81       	ldd	r24, Y+2	; 0x02
     ab6:	9b 81       	ldd	r25, Y+3	; 0x03
	uint16_t RB_Size = Ring_Buffer->Size;
     ab8:	ce 80       	ldd	r12, Y+6	; 0x06
     aba:	df 80       	ldd	r13, Y+7	; 0x07
	
	if(RB_Write_Index == RB_Size){ 
     abc:	0c 15       	cp	r16, r12
     abe:	1d 05       	cpc	r17, r13
     ac0:	09 f4       	brne	.+2      	; 0xac4 <TWI_Add_W_To_Queue+0x98>
     ac2:	7a c0       	rjmp	.+244    	; 0xbb8 <TWI_Add_W_To_Queue+0x18c>
		Ring_Buffer->Write_Index = 0;
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     ac4:	2f 85       	ldd	r18, Y+15	; 0x0f
     ac6:	21 30       	cpi	r18, 0x01	; 1
     ac8:	09 f4       	brne	.+2      	; 0xacc <TWI_Add_W_To_Queue+0xa0>
     aca:	71 c1       	rjmp	.+738    	; 0xdae <TWI_Add_W_To_Queue+0x382>
     acc:	88 81       	ld	r24, Y
     ace:	99 81       	ldd	r25, Y+1	; 0x01
			
		}
		
	}
	
	Ring_Buffer->Buffer[Ring_Buffer->Write_Index] = *Data;
     ad0:	f8 01       	movw	r30, r16
     ad2:	ee 0f       	add	r30, r30
     ad4:	ff 1f       	adc	r31, r31
     ad6:	0e 0f       	add	r16, r30
     ad8:	1f 1f       	adc	r17, r31
     ada:	fc 01       	movw	r30, r24
     adc:	e0 0f       	add	r30, r16
     ade:	f1 1f       	adc	r31, r17
     ae0:	f0 82       	st	Z, r15
     ae2:	e1 82       	std	Z+1, r14	; 0x01
     ae4:	12 82       	std	Z+2, r1	; 0x02
	Ring_Buffer->Write_Index++;
     ae6:	0c 81       	ldd	r16, Y+4	; 0x04
     ae8:	1d 81       	ldd	r17, Y+5	; 0x05
     aea:	0f 5f       	subi	r16, 0xFF	; 255
     aec:	1f 4f       	sbci	r17, 0xFF	; 255
     aee:	1d 83       	std	Y+5, r17	; 0x05
     af0:	0c 83       	std	Y+4, r16	; 0x04
}

Ring_Buffer_Status Write_to_Buffer(Ring_Buffer* Ring_Buffer, Buffer_Item* Data){
	
	uint16_t RB_Write_Index = Ring_Buffer->Write_Index;
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
     af2:	8a 81       	ldd	r24, Y+2	; 0x02
     af4:	9b 81       	ldd	r25, Y+3	; 0x03
	uint16_t RB_Size = Ring_Buffer->Size;
     af6:	ce 80       	ldd	r12, Y+6	; 0x06
     af8:	df 80       	ldd	r13, Y+7	; 0x07
	
	if(RB_Write_Index == RB_Size){ 
     afa:	0c 15       	cp	r16, r12
     afc:	1d 05       	cpc	r17, r13
     afe:	09 f4       	brne	.+2      	; 0xb02 <TWI_Add_W_To_Queue+0xd6>
     b00:	69 c0       	rjmp	.+210    	; 0xbd4 <TWI_Add_W_To_Queue+0x1a8>
		Ring_Buffer->Write_Index = 0;
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     b02:	2f 85       	ldd	r18, Y+15	; 0x0f
     b04:	21 30       	cpi	r18, 0x01	; 1
     b06:	09 f4       	brne	.+2      	; 0xb0a <TWI_Add_W_To_Queue+0xde>
     b08:	4c c1       	rjmp	.+664    	; 0xda2 <TWI_Add_W_To_Queue+0x376>
     b0a:	88 81       	ld	r24, Y
     b0c:	99 81       	ldd	r25, Y+1	; 0x01
			
		}
		
	}
	
	Ring_Buffer->Buffer[Ring_Buffer->Write_Index] = *Data;
     b0e:	f8 01       	movw	r30, r16
     b10:	ee 0f       	add	r30, r30
     b12:	ff 1f       	adc	r31, r31
     b14:	0e 0f       	add	r16, r30
     b16:	1f 1f       	adc	r17, r31
     b18:	fc 01       	movw	r30, r24
     b1a:	e0 0f       	add	r30, r16
     b1c:	f1 1f       	adc	r31, r17
     b1e:	f0 82       	st	Z, r15
     b20:	b1 82       	std	Z+1, r11	; 0x01
     b22:	12 82       	std	Z+2, r1	; 0x02
	Ring_Buffer->Write_Index++;
     b24:	0c 81       	ldd	r16, Y+4	; 0x04
     b26:	1d 81       	ldd	r17, Y+5	; 0x05
     b28:	0f 5f       	subi	r16, 0xFF	; 255
     b2a:	1f 4f       	sbci	r17, 0xFF	; 255
     b2c:	1d 83       	std	Y+5, r17	; 0x05
     b2e:	0c 83       	std	Y+4, r16	; 0x04
}

Ring_Buffer_Status Write_to_Buffer(Ring_Buffer* Ring_Buffer, Buffer_Item* Data){
	
	uint16_t RB_Write_Index = Ring_Buffer->Write_Index;
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
     b30:	8a 81       	ldd	r24, Y+2	; 0x02
     b32:	9b 81       	ldd	r25, Y+3	; 0x03
	uint16_t RB_Size = Ring_Buffer->Size;
     b34:	ce 80       	ldd	r12, Y+6	; 0x06
     b36:	df 80       	ldd	r13, Y+7	; 0x07
	
	if(RB_Write_Index == RB_Size){ 
     b38:	0c 15       	cp	r16, r12
     b3a:	1d 05       	cpc	r17, r13
     b3c:	09 f4       	brne	.+2      	; 0xb40 <TWI_Add_W_To_Queue+0x114>
     b3e:	8b c0       	rjmp	.+278    	; 0xc56 <TWI_Add_W_To_Queue+0x22a>
		Ring_Buffer->Write_Index = 0;
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     b40:	2f 85       	ldd	r18, Y+15	; 0x0f
     b42:	21 30       	cpi	r18, 0x01	; 1
     b44:	09 f4       	brne	.+2      	; 0xb48 <TWI_Add_W_To_Queue+0x11c>
     b46:	30 c1       	rjmp	.+608    	; 0xda8 <TWI_Add_W_To_Queue+0x37c>
			
		}
		
	}
	
	Ring_Buffer->Buffer[Ring_Buffer->Write_Index] = *Data;
     b48:	f8 01       	movw	r30, r16
     b4a:	ee 0f       	add	r30, r30
     b4c:	ff 1f       	adc	r31, r31
     b4e:	0e 0f       	add	r16, r30
     b50:	1f 1f       	adc	r17, r31
     b52:	e8 81       	ld	r30, Y
     b54:	f9 81       	ldd	r31, Y+1	; 0x01
     b56:	e0 0f       	add	r30, r16
     b58:	f1 1f       	adc	r31, r17
     b5a:	f0 82       	st	Z, r15
     b5c:	a1 82       	std	Z+1, r10	; 0x01
     b5e:	12 82       	std	Z+2, r1	; 0x02
	Ring_Buffer->Write_Index++;
     b60:	8c 81       	ldd	r24, Y+4	; 0x04
     b62:	9d 81       	ldd	r25, Y+5	; 0x05
     b64:	01 96       	adiw	r24, 0x01	; 1
     b66:	9d 83       	std	Y+5, r25	; 0x05
     b68:	8c 83       	std	Y+4, r24	; 0x04
	
	Ring_Buffer_Status d = Write_to_Buffer(Buffer, &Temp_Item);
	
	if(d == BUFFER_FAULT) return BUFFER_FAULT;
	
	return BUFFER_OK;
     b6a:	81 e0       	ldi	r24, 0x01	; 1
     b6c:	0b c0       	rjmp	.+22     	; 0xb84 <TWI_Add_W_To_Queue+0x158>
	
}

Ring_Buffer_Status TWI_Add_W_To_Queue(Ring_Buffer* Buffer, uint8_t Device_Address, uint8_t Register_Address, uint8_t Data){
	
	if(IsEmpty(Buffer) && Next_I2C_State == TWI_IDLE){ // Nothing in queue, and TWI ready
     b6e:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <Next_I2C_State>
     b72:	88 30       	cpi	r24, 0x08	; 8
     b74:	09 f0       	breq	.+2      	; 0xb78 <TWI_Add_W_To_Queue+0x14c>
     b76:	83 cf       	rjmp	.-250    	; 0xa7e <TWI_Add_W_To_Queue+0x52>
		TWI_Write(Device_Address, Register_Address, Data);
     b78:	4a 2d       	mov	r20, r10
     b7a:	6b 2d       	mov	r22, r11
     b7c:	8e 2d       	mov	r24, r14
     b7e:	0e 94 9b 01 	call	0x336	; 0x336 <TWI_Write>
		return BUFFER_OK;
     b82:	81 e0       	ldi	r24, 0x01	; 1
	
	if(d == BUFFER_FAULT) return BUFFER_FAULT;
	
	return BUFFER_OK;
	
}
     b84:	df 91       	pop	r29
     b86:	cf 91       	pop	r28
     b88:	1f 91       	pop	r17
     b8a:	0f 91       	pop	r16
     b8c:	ff 90       	pop	r15
     b8e:	ef 90       	pop	r14
     b90:	df 90       	pop	r13
     b92:	cf 90       	pop	r12
     b94:	bf 90       	pop	r11
     b96:	af 90       	pop	r10
     b98:	9f 90       	pop	r9
     b9a:	8f 90       	pop	r8
     b9c:	08 95       	ret
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
	uint16_t RB_Size = Ring_Buffer->Size;
	
	if(RB_Write_Index == RB_Size){ 
		
		Ring_Buffer->Write_Index = 0;
     b9e:	1d 82       	std	Y+5, r1	; 0x05
     ba0:	1c 82       	std	Y+4, r1	; 0x04
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
     ba2:	81 e0       	ldi	r24, 0x01	; 1
     ba4:	8f 87       	std	Y+15, r24	; 0x0f
     ba6:	68 01       	movw	r12, r16
     ba8:	e0 e0       	ldi	r30, 0x00	; 0
     baa:	f0 e0       	ldi	r31, 0x00	; 0
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     bac:	02 17       	cp	r16, r18
     bae:	13 07       	cpc	r17, r19
     bb0:	01 f1       	breq	.+64     	; 0xbf2 <TWI_Add_W_To_Queue+0x1c6>
     bb2:	88 81       	ld	r24, Y
     bb4:	99 81       	ldd	r25, Y+1	; 0x01
     bb6:	6c cf       	rjmp	.-296    	; 0xa90 <TWI_Add_W_To_Queue+0x64>
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
	uint16_t RB_Size = Ring_Buffer->Size;
	
	if(RB_Write_Index == RB_Size){ 
		
		Ring_Buffer->Write_Index = 0;
     bb8:	1d 82       	std	Y+5, r1	; 0x05
     bba:	1c 82       	std	Y+4, r1	; 0x04
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
     bbc:	ff 86       	std	Y+15, r15	; 0x0f
     bbe:	30 e0       	ldi	r19, 0x00	; 0
     bc0:	20 e0       	ldi	r18, 0x00	; 0
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     bc2:	08 17       	cp	r16, r24
     bc4:	19 07       	cpc	r17, r25
     bc6:	09 f4       	brne	.+2      	; 0xbca <TWI_Add_W_To_Queue+0x19e>
     bc8:	53 c0       	rjmp	.+166    	; 0xc70 <TWI_Add_W_To_Queue+0x244>
     bca:	88 81       	ld	r24, Y
     bcc:	99 81       	ldd	r25, Y+1	; 0x01
     bce:	03 2f       	mov	r16, r19
     bd0:	12 2f       	mov	r17, r18
     bd2:	7e cf       	rjmp	.-260    	; 0xad0 <TWI_Add_W_To_Queue+0xa4>
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
	uint16_t RB_Size = Ring_Buffer->Size;
	
	if(RB_Write_Index == RB_Size){ 
		
		Ring_Buffer->Write_Index = 0;
     bd4:	1d 82       	std	Y+5, r1	; 0x05
     bd6:	1c 82       	std	Y+4, r1	; 0x04
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
     bd8:	21 e0       	ldi	r18, 0x01	; 1
     bda:	2f 87       	std	Y+15, r18	; 0x0f
     bdc:	30 e0       	ldi	r19, 0x00	; 0
     bde:	20 e0       	ldi	r18, 0x00	; 0
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     be0:	08 17       	cp	r16, r24
     be2:	19 07       	cpc	r17, r25
     be4:	09 f4       	brne	.+2      	; 0xbe8 <TWI_Add_W_To_Queue+0x1bc>
     be6:	75 c0       	rjmp	.+234    	; 0xcd2 <TWI_Add_W_To_Queue+0x2a6>
     be8:	88 81       	ld	r24, Y
     bea:	99 81       	ldd	r25, Y+1	; 0x01
     bec:	03 2f       	mov	r16, r19
     bee:	12 2f       	mov	r17, r18
     bf0:	8e cf       	rjmp	.-228    	; 0xb0e <TWI_Add_W_To_Queue+0xe2>
	
}

Ring_Buffer_Status Increase_Buffer(Ring_Buffer* Ring_Buffer){
	
	if(Ring_Buffer == NULL){
     bf2:	20 97       	sbiw	r28, 0x00	; 0
     bf4:	89 f0       	breq	.+34     	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	uint16_t RB_Size = Ring_Buffer->Size;
	uint8_t RB_Increment = Ring_Buffer->Increment;
     bf6:	28 85       	ldd	r18, Y+8	; 0x08
	
	if((uint32_t)RB_Size + RB_Increment > 65535 || RB_Size >= 2048){ // Overflow protection 
     bf8:	82 2f       	mov	r24, r18
     bfa:	90 e0       	ldi	r25, 0x00	; 0
     bfc:	a0 e0       	ldi	r26, 0x00	; 0
     bfe:	b0 e0       	ldi	r27, 0x00	; 0
     c00:	8c 0d       	add	r24, r12
     c02:	9d 1d       	adc	r25, r13
     c04:	a1 1d       	adc	r26, r1
     c06:	b1 1d       	adc	r27, r1
     c08:	00 97       	sbiw	r24, 0x00	; 0
     c0a:	a1 40       	sbci	r26, 0x01	; 1
     c0c:	b1 05       	cpc	r27, r1
     c0e:	20 f4       	brcc	.+8      	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
     c10:	c1 14       	cp	r12, r1
     c12:	88 e0       	ldi	r24, 0x08	; 8
     c14:	d8 06       	cpc	r13, r24
     c16:	10 f0       	brcs	.+4      	; 0xc1c <TWI_Add_W_To_Queue+0x1f0>
		.Item.Byte = WRITING_MODE
	};
	
	Ring_Buffer_Status a = Write_to_Buffer(Buffer, &Temp_Item); 
	
	if(a == BUFFER_FAULT) return BUFFER_FAULT;
     c18:	80 e0       	ldi	r24, 0x00	; 0
     c1a:	b4 cf       	rjmp	.-152    	; 0xb84 <TWI_Add_W_To_Queue+0x158>
	
	if((uint32_t)RB_Size + RB_Increment > 65535 || RB_Size >= 2048){ // Overflow protection 
		return BUFFER_FAULT;
	}
	
	Buffer_Item* p = (Buffer_Item*)realloc( Ring_Buffer->Buffer, (RB_Size + RB_Increment));
     c1c:	46 01       	movw	r8, r12
     c1e:	82 0e       	add	r8, r18
     c20:	91 1c       	adc	r9, r1
     c22:	b4 01       	movw	r22, r8
     c24:	88 81       	ld	r24, Y
     c26:	99 81       	ldd	r25, Y+1	; 0x01
     c28:	0e 94 5e 10 	call	0x20bc	; 0x20bc <realloc>
	
	if(p == NULL){
     c2c:	00 97       	sbiw	r24, 0x00	; 0
     c2e:	a1 f3       	breq	.-24     	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Ring_Buffer->Buffer = p;
     c30:	99 83       	std	Y+1, r25	; 0x01
     c32:	88 83       	st	Y, r24
	Ring_Buffer->Size = RB_Size + RB_Increment;
     c34:	9f 82       	std	Y+7, r9	; 0x07
     c36:	8e 82       	std	Y+6, r8	; 0x06
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
	RB_Read_Index == RB_Write_Index){
		
		if(Increase_Buffer(Ring_Buffer) == BUFFER_OK){
			
			Ring_Buffer->Indexing_State = OVERFLOW;
     c38:	22 e0       	ldi	r18, 0x02	; 2
     c3a:	2f 87       	std	Y+15, r18	; 0x0f
			
			Ring_Buffer->Overflow_Index = RB_Write_Index;
     c3c:	1e 87       	std	Y+14, r17	; 0x0e
     c3e:	0d 87       	std	Y+13, r16	; 0x0d
			
			Ring_Buffer->Adjusted_Size = RB_Size;
     c40:	da 86       	std	Y+10, r13	; 0x0a
     c42:	c9 86       	std	Y+9, r12	; 0x09
			
			Ring_Buffer->Wrap_Index = RB_Size;
     c44:	dc 86       	std	Y+12, r13	; 0x0c
     c46:	cb 86       	std	Y+11, r12	; 0x0b
	
			Ring_Buffer->Write_Index = Ring_Buffer->Size - Ring_Buffer->Increment;
     c48:	28 85       	ldd	r18, Y+8	; 0x08
     c4a:	f4 01       	movw	r30, r8
     c4c:	e2 1b       	sub	r30, r18
     c4e:	f1 09       	sbc	r31, r1
     c50:	fd 83       	std	Y+5, r31	; 0x05
     c52:	ec 83       	std	Y+4, r30	; 0x04
     c54:	1d cf       	rjmp	.-454    	; 0xa90 <TWI_Add_W_To_Queue+0x64>
	uint16_t RB_Read_Index = Ring_Buffer->Read_Index;
	uint16_t RB_Size = Ring_Buffer->Size;
	
	if(RB_Write_Index == RB_Size){ 
		
		Ring_Buffer->Write_Index = 0;
     c56:	1d 82       	std	Y+5, r1	; 0x05
     c58:	1c 82       	std	Y+4, r1	; 0x04
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
     c5a:	21 e0       	ldi	r18, 0x01	; 1
     c5c:	2f 87       	std	Y+15, r18	; 0x0f
     c5e:	30 e0       	ldi	r19, 0x00	; 0
     c60:	20 e0       	ldi	r18, 0x00	; 0
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     c62:	08 17       	cp	r16, r24
     c64:	19 07       	cpc	r17, r25
     c66:	09 f4       	brne	.+2      	; 0xc6a <TWI_Add_W_To_Queue+0x23e>
     c68:	68 c0       	rjmp	.+208    	; 0xd3a <TWI_Add_W_To_Queue+0x30e>
     c6a:	03 2f       	mov	r16, r19
     c6c:	12 2f       	mov	r17, r18
     c6e:	6c cf       	rjmp	.-296    	; 0xb48 <TWI_Add_W_To_Queue+0x11c>
	
}

Ring_Buffer_Status Increase_Buffer(Ring_Buffer* Ring_Buffer){
	
	if(Ring_Buffer == NULL){
     c70:	20 97       	sbiw	r28, 0x00	; 0
     c72:	91 f2       	breq	.-92     	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	uint16_t RB_Size = Ring_Buffer->Size;
	uint8_t RB_Increment = Ring_Buffer->Increment;
     c74:	28 85       	ldd	r18, Y+8	; 0x08
	
	if((uint32_t)RB_Size + RB_Increment > 65535 || RB_Size >= 2048){ // Overflow protection 
     c76:	82 2f       	mov	r24, r18
     c78:	90 e0       	ldi	r25, 0x00	; 0
     c7a:	a0 e0       	ldi	r26, 0x00	; 0
     c7c:	b0 e0       	ldi	r27, 0x00	; 0
     c7e:	8c 0d       	add	r24, r12
     c80:	9d 1d       	adc	r25, r13
     c82:	a1 1d       	adc	r26, r1
     c84:	b1 1d       	adc	r27, r1
     c86:	00 97       	sbiw	r24, 0x00	; 0
     c88:	a1 40       	sbci	r26, 0x01	; 1
     c8a:	b1 05       	cpc	r27, r1
     c8c:	28 f6       	brcc	.-118    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
     c8e:	c1 14       	cp	r12, r1
     c90:	88 e0       	ldi	r24, 0x08	; 8
     c92:	d8 06       	cpc	r13, r24
     c94:	08 f6       	brcc	.-126    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Buffer_Item* p = (Buffer_Item*)realloc( Ring_Buffer->Buffer, (RB_Size + RB_Increment));
     c96:	46 01       	movw	r8, r12
     c98:	82 0e       	add	r8, r18
     c9a:	91 1c       	adc	r9, r1
     c9c:	b4 01       	movw	r22, r8
     c9e:	88 81       	ld	r24, Y
     ca0:	99 81       	ldd	r25, Y+1	; 0x01
     ca2:	0e 94 5e 10 	call	0x20bc	; 0x20bc <realloc>
	
	if(p == NULL){
     ca6:	00 97       	sbiw	r24, 0x00	; 0
     ca8:	09 f4       	brne	.+2      	; 0xcac <TWI_Add_W_To_Queue+0x280>
     caa:	b6 cf       	rjmp	.-148    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Ring_Buffer->Buffer = p;
     cac:	99 83       	std	Y+1, r25	; 0x01
     cae:	88 83       	st	Y, r24
	Ring_Buffer->Size = RB_Size + RB_Increment;
     cb0:	9f 82       	std	Y+7, r9	; 0x07
     cb2:	8e 82       	std	Y+6, r8	; 0x06
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
	RB_Read_Index == RB_Write_Index){
		
		if(Increase_Buffer(Ring_Buffer) == BUFFER_OK){
			
			Ring_Buffer->Indexing_State = OVERFLOW;
     cb4:	22 e0       	ldi	r18, 0x02	; 2
     cb6:	2f 87       	std	Y+15, r18	; 0x0f
			
			Ring_Buffer->Overflow_Index = RB_Write_Index;
     cb8:	1e 87       	std	Y+14, r17	; 0x0e
     cba:	0d 87       	std	Y+13, r16	; 0x0d
			
			Ring_Buffer->Adjusted_Size = RB_Size;
     cbc:	da 86       	std	Y+10, r13	; 0x0a
     cbe:	c9 86       	std	Y+9, r12	; 0x09
			
			Ring_Buffer->Wrap_Index = RB_Size;
     cc0:	dc 86       	std	Y+12, r13	; 0x0c
     cc2:	cb 86       	std	Y+11, r12	; 0x0b
	
			Ring_Buffer->Write_Index = Ring_Buffer->Size - Ring_Buffer->Increment;
     cc4:	28 85       	ldd	r18, Y+8	; 0x08
     cc6:	84 01       	movw	r16, r8
     cc8:	02 1b       	sub	r16, r18
     cca:	11 09       	sbc	r17, r1
     ccc:	1d 83       	std	Y+5, r17	; 0x05
     cce:	0c 83       	std	Y+4, r16	; 0x04
     cd0:	ff ce       	rjmp	.-514    	; 0xad0 <TWI_Add_W_To_Queue+0xa4>
	
}

Ring_Buffer_Status Increase_Buffer(Ring_Buffer* Ring_Buffer){
	
	if(Ring_Buffer == NULL){
     cd2:	20 97       	sbiw	r28, 0x00	; 0
     cd4:	09 f4       	brne	.+2      	; 0xcd8 <TWI_Add_W_To_Queue+0x2ac>
     cd6:	a0 cf       	rjmp	.-192    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	uint16_t RB_Size = Ring_Buffer->Size;
	uint8_t RB_Increment = Ring_Buffer->Increment;
     cd8:	28 85       	ldd	r18, Y+8	; 0x08
	
	if((uint32_t)RB_Size + RB_Increment > 65535 || RB_Size >= 2048){ // Overflow protection 
     cda:	82 2f       	mov	r24, r18
     cdc:	90 e0       	ldi	r25, 0x00	; 0
     cde:	a0 e0       	ldi	r26, 0x00	; 0
     ce0:	b0 e0       	ldi	r27, 0x00	; 0
     ce2:	8c 0d       	add	r24, r12
     ce4:	9d 1d       	adc	r25, r13
     ce6:	a1 1d       	adc	r26, r1
     ce8:	b1 1d       	adc	r27, r1
     cea:	00 97       	sbiw	r24, 0x00	; 0
     cec:	a1 40       	sbci	r26, 0x01	; 1
     cee:	b1 05       	cpc	r27, r1
     cf0:	08 f0       	brcs	.+2      	; 0xcf4 <TWI_Add_W_To_Queue+0x2c8>
     cf2:	92 cf       	rjmp	.-220    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
     cf4:	c1 14       	cp	r12, r1
     cf6:	88 e0       	ldi	r24, 0x08	; 8
     cf8:	d8 06       	cpc	r13, r24
     cfa:	08 f0       	brcs	.+2      	; 0xcfe <TWI_Add_W_To_Queue+0x2d2>
     cfc:	8d cf       	rjmp	.-230    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Buffer_Item* p = (Buffer_Item*)realloc( Ring_Buffer->Buffer, (RB_Size + RB_Increment));
     cfe:	46 01       	movw	r8, r12
     d00:	82 0e       	add	r8, r18
     d02:	91 1c       	adc	r9, r1
     d04:	b4 01       	movw	r22, r8
     d06:	88 81       	ld	r24, Y
     d08:	99 81       	ldd	r25, Y+1	; 0x01
     d0a:	0e 94 5e 10 	call	0x20bc	; 0x20bc <realloc>
	
	if(p == NULL){
     d0e:	00 97       	sbiw	r24, 0x00	; 0
     d10:	09 f4       	brne	.+2      	; 0xd14 <TWI_Add_W_To_Queue+0x2e8>
     d12:	82 cf       	rjmp	.-252    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Ring_Buffer->Buffer = p;
     d14:	99 83       	std	Y+1, r25	; 0x01
     d16:	88 83       	st	Y, r24
	Ring_Buffer->Size = RB_Size + RB_Increment;
     d18:	9f 82       	std	Y+7, r9	; 0x07
     d1a:	8e 82       	std	Y+6, r8	; 0x06
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
	RB_Read_Index == RB_Write_Index){
		
		if(Increase_Buffer(Ring_Buffer) == BUFFER_OK){
			
			Ring_Buffer->Indexing_State = OVERFLOW;
     d1c:	22 e0       	ldi	r18, 0x02	; 2
     d1e:	2f 87       	std	Y+15, r18	; 0x0f
			
			Ring_Buffer->Overflow_Index = RB_Write_Index;
     d20:	1e 87       	std	Y+14, r17	; 0x0e
     d22:	0d 87       	std	Y+13, r16	; 0x0d
			
			Ring_Buffer->Adjusted_Size = RB_Size;
     d24:	da 86       	std	Y+10, r13	; 0x0a
     d26:	c9 86       	std	Y+9, r12	; 0x09
			
			Ring_Buffer->Wrap_Index = RB_Size;
     d28:	dc 86       	std	Y+12, r13	; 0x0c
     d2a:	cb 86       	std	Y+11, r12	; 0x0b
	
			Ring_Buffer->Write_Index = Ring_Buffer->Size - Ring_Buffer->Increment;
     d2c:	28 85       	ldd	r18, Y+8	; 0x08
     d2e:	84 01       	movw	r16, r8
     d30:	02 1b       	sub	r16, r18
     d32:	11 09       	sbc	r17, r1
     d34:	1d 83       	std	Y+5, r17	; 0x05
     d36:	0c 83       	std	Y+4, r16	; 0x04
     d38:	ea ce       	rjmp	.-556    	; 0xb0e <TWI_Add_W_To_Queue+0xe2>
	
}

Ring_Buffer_Status Increase_Buffer(Ring_Buffer* Ring_Buffer){
	
	if(Ring_Buffer == NULL){
     d3a:	20 97       	sbiw	r28, 0x00	; 0
     d3c:	09 f4       	brne	.+2      	; 0xd40 <TWI_Add_W_To_Queue+0x314>
     d3e:	6c cf       	rjmp	.-296    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	uint16_t RB_Size = Ring_Buffer->Size;
	uint8_t RB_Increment = Ring_Buffer->Increment;
     d40:	28 85       	ldd	r18, Y+8	; 0x08
	
	if((uint32_t)RB_Size + RB_Increment > 65535 || RB_Size >= 2048){ // Overflow protection 
     d42:	82 2f       	mov	r24, r18
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	a0 e0       	ldi	r26, 0x00	; 0
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	8c 0d       	add	r24, r12
     d4c:	9d 1d       	adc	r25, r13
     d4e:	a1 1d       	adc	r26, r1
     d50:	b1 1d       	adc	r27, r1
     d52:	00 97       	sbiw	r24, 0x00	; 0
     d54:	a1 40       	sbci	r26, 0x01	; 1
     d56:	b1 05       	cpc	r27, r1
     d58:	08 f0       	brcs	.+2      	; 0xd5c <TWI_Add_W_To_Queue+0x330>
     d5a:	5e cf       	rjmp	.-324    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
     d5c:	c1 14       	cp	r12, r1
     d5e:	88 e0       	ldi	r24, 0x08	; 8
     d60:	d8 06       	cpc	r13, r24
     d62:	08 f0       	brcs	.+2      	; 0xd66 <TWI_Add_W_To_Queue+0x33a>
     d64:	59 cf       	rjmp	.-334    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Buffer_Item* p = (Buffer_Item*)realloc( Ring_Buffer->Buffer, (RB_Size + RB_Increment));
     d66:	46 01       	movw	r8, r12
     d68:	82 0e       	add	r8, r18
     d6a:	91 1c       	adc	r9, r1
     d6c:	b4 01       	movw	r22, r8
     d6e:	88 81       	ld	r24, Y
     d70:	99 81       	ldd	r25, Y+1	; 0x01
     d72:	0e 94 5e 10 	call	0x20bc	; 0x20bc <realloc>
	
	if(p == NULL){
     d76:	00 97       	sbiw	r24, 0x00	; 0
     d78:	09 f4       	brne	.+2      	; 0xd7c <TWI_Add_W_To_Queue+0x350>
     d7a:	4e cf       	rjmp	.-356    	; 0xc18 <TWI_Add_W_To_Queue+0x1ec>
		return BUFFER_FAULT;
	}
	
	Ring_Buffer->Buffer = p;
     d7c:	99 83       	std	Y+1, r25	; 0x01
     d7e:	88 83       	st	Y, r24
	Ring_Buffer->Size = RB_Size + RB_Increment;
     d80:	9f 82       	std	Y+7, r9	; 0x07
     d82:	8e 82       	std	Y+6, r8	; 0x06
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
	RB_Read_Index == RB_Write_Index){
		
		if(Increase_Buffer(Ring_Buffer) == BUFFER_OK){
			
			Ring_Buffer->Indexing_State = OVERFLOW;
     d84:	82 e0       	ldi	r24, 0x02	; 2
     d86:	8f 87       	std	Y+15, r24	; 0x0f
			
			Ring_Buffer->Overflow_Index = RB_Write_Index;
     d88:	1e 87       	std	Y+14, r17	; 0x0e
     d8a:	0d 87       	std	Y+13, r16	; 0x0d
			
			Ring_Buffer->Adjusted_Size = RB_Size;
     d8c:	da 86       	std	Y+10, r13	; 0x0a
     d8e:	c9 86       	std	Y+9, r12	; 0x09
			
			Ring_Buffer->Wrap_Index = RB_Size;
     d90:	dc 86       	std	Y+12, r13	; 0x0c
     d92:	cb 86       	std	Y+11, r12	; 0x0b
	
			Ring_Buffer->Write_Index = Ring_Buffer->Size - Ring_Buffer->Increment;
     d94:	88 85       	ldd	r24, Y+8	; 0x08
     d96:	84 01       	movw	r16, r8
     d98:	08 1b       	sub	r16, r24
     d9a:	11 09       	sbc	r17, r1
     d9c:	1d 83       	std	Y+5, r17	; 0x05
     d9e:	0c 83       	std	Y+4, r16	; 0x04
     da0:	d3 ce       	rjmp	.-602    	; 0xb48 <TWI_Add_W_To_Queue+0x11c>
		Ring_Buffer->Write_Index = 0;
		Ring_Buffer->Indexing_State = WRITE_LEADS_READ;
		
	}
	
	if( Ring_Buffer->Indexing_State == WRITE_LEADS_READ && 
     da2:	30 2f       	mov	r19, r16
     da4:	21 2f       	mov	r18, r17
     da6:	1c cf       	rjmp	.-456    	; 0xbe0 <TWI_Add_W_To_Queue+0x1b4>
     da8:	30 2f       	mov	r19, r16
     daa:	21 2f       	mov	r18, r17
     dac:	5a cf       	rjmp	.-332    	; 0xc62 <TWI_Add_W_To_Queue+0x236>
     dae:	30 2f       	mov	r19, r16
     db0:	21 2f       	mov	r18, r17
     db2:	07 cf       	rjmp	.-498    	; 0xbc2 <TWI_Add_W_To_Queue+0x196>

00000db4 <__vector_14>:

//------- Timer Definitions:

const uint8_t Max_ISR_Cycles = 150; // Max time the ISR will take to increment System_Ticks.

ISR(TIMER0_COMPA_vect){
     db4:	1f 92       	push	r1
     db6:	0f 92       	push	r0
     db8:	0f b6       	in	r0, 0x3f	; 63
     dba:	0f 92       	push	r0
     dbc:	11 24       	eor	r1, r1
     dbe:	4f 93       	push	r20
     dc0:	5f 93       	push	r21
     dc2:	6f 93       	push	r22
     dc4:	7f 93       	push	r23
     dc6:	8f 93       	push	r24
     dc8:	9f 93       	push	r25
     dca:	af 93       	push	r26
     dcc:	bf 93       	push	r27
		
	if(Remaining_Ticks[_8_bit1] == 0){
     dce:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <Remaining_Ticks+0x4>
     dd2:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <Remaining_Ticks+0x5>
     dd6:	a0 91 7f 01 	lds	r26, 0x017F	; 0x80017f <Remaining_Ticks+0x6>
     dda:	b0 91 80 01 	lds	r27, 0x0180	; 0x800180 <Remaining_Ticks+0x7>
     dde:	89 2b       	or	r24, r25
     de0:	8a 2b       	or	r24, r26
     de2:	8b 2b       	or	r24, r27
     de4:	59 f5       	brne	.+86     	; 0xe3c <__vector_14+0x88>
		
		//PORTD ^= (1 << PORTD6);
				
		if(Calculated_Ticks[_8_bit1] > 0){
     de6:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <Calculated_Ticks+0x4>
     dea:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <Calculated_Ticks+0x5>
     dee:	a0 91 8b 01 	lds	r26, 0x018B	; 0x80018b <Calculated_Ticks+0x6>
     df2:	b0 91 8c 01 	lds	r27, 0x018C	; 0x80018c <Calculated_Ticks+0x7>
     df6:	89 2b       	or	r24, r25
     df8:	8a 2b       	or	r24, r26
     dfa:	8b 2b       	or	r24, r27
     dfc:	91 f0       	breq	.+36     	; 0xe22 <__vector_14+0x6e>
			
			Remaining_Ticks[_8_bit1] = Calculated_Ticks[_8_bit1]; // Reset the counter
     dfe:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <Calculated_Ticks+0x4>
     e02:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <Calculated_Ticks+0x5>
     e06:	a0 91 8b 01 	lds	r26, 0x018B	; 0x80018b <Calculated_Ticks+0x6>
     e0a:	b0 91 8c 01 	lds	r27, 0x018C	; 0x80018c <Calculated_Ticks+0x7>
     e0e:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <Remaining_Ticks+0x4>
     e12:	90 93 7e 01 	sts	0x017E, r25	; 0x80017e <Remaining_Ticks+0x5>
     e16:	a0 93 7f 01 	sts	0x017F, r26	; 0x80017f <Remaining_Ticks+0x6>
     e1a:	b0 93 80 01 	sts	0x0180, r27	; 0x800180 <Remaining_Ticks+0x7>
			OCR0A = 0xFF;
     e1e:	8f ef       	ldi	r24, 0xFF	; 255
     e20:	87 bd       	out	0x27, r24	; 39
		OCR0A = NextOCR;
		Remaining_Ticks[_8_bit1] -= NextOCR;
		
	}
	
}
     e22:	bf 91       	pop	r27
     e24:	af 91       	pop	r26
     e26:	9f 91       	pop	r25
     e28:	8f 91       	pop	r24
     e2a:	7f 91       	pop	r23
     e2c:	6f 91       	pop	r22
     e2e:	5f 91       	pop	r21
     e30:	4f 91       	pop	r20
     e32:	0f 90       	pop	r0
     e34:	0f be       	out	0x3f, r0	; 63
     e36:	0f 90       	pop	r0
     e38:	1f 90       	pop	r1
     e3a:	18 95       	reti
			
		}
		
	}else{

		uint8_t NextOCR = (Remaining_Ticks[_8_bit1] > 0xFF) ? 0xFF : (uint8_t)Remaining_Ticks[_8_bit1];
     e3c:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <Remaining_Ticks+0x4>
     e40:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <Remaining_Ticks+0x5>
     e44:	a0 91 7f 01 	lds	r26, 0x017F	; 0x80017f <Remaining_Ticks+0x6>
     e48:	b0 91 80 01 	lds	r27, 0x0180	; 0x800180 <Remaining_Ticks+0x7>
     e4c:	8f 3f       	cpi	r24, 0xFF	; 255
     e4e:	91 05       	cpc	r25, r1
     e50:	a1 05       	cpc	r26, r1
     e52:	b1 05       	cpc	r27, r1
     e54:	e1 f0       	breq	.+56     	; 0xe8e <__vector_14+0xda>
     e56:	d8 f0       	brcs	.+54     	; 0xe8e <__vector_14+0xda>
     e58:	4f ef       	ldi	r20, 0xFF	; 255
     e5a:	50 e0       	ldi	r21, 0x00	; 0
     e5c:	60 e0       	ldi	r22, 0x00	; 0
     e5e:	70 e0       	ldi	r23, 0x00	; 0
     e60:	8f ef       	ldi	r24, 0xFF	; 255

		OCR0A = NextOCR;
     e62:	87 bd       	out	0x27, r24	; 39
		Remaining_Ticks[_8_bit1] -= NextOCR;
     e64:	80 91 7d 01 	lds	r24, 0x017D	; 0x80017d <Remaining_Ticks+0x4>
     e68:	90 91 7e 01 	lds	r25, 0x017E	; 0x80017e <Remaining_Ticks+0x5>
     e6c:	a0 91 7f 01 	lds	r26, 0x017F	; 0x80017f <Remaining_Ticks+0x6>
     e70:	b0 91 80 01 	lds	r27, 0x0180	; 0x800180 <Remaining_Ticks+0x7>
     e74:	84 1b       	sub	r24, r20
     e76:	95 0b       	sbc	r25, r21
     e78:	a6 0b       	sbc	r26, r22
     e7a:	b7 0b       	sbc	r27, r23
     e7c:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <Remaining_Ticks+0x4>
     e80:	90 93 7e 01 	sts	0x017E, r25	; 0x80017e <Remaining_Ticks+0x5>
     e84:	a0 93 7f 01 	sts	0x017F, r26	; 0x80017f <Remaining_Ticks+0x6>
     e88:	b0 93 80 01 	sts	0x0180, r27	; 0x800180 <Remaining_Ticks+0x7>
		
	}
	
}
     e8c:	ca cf       	rjmp	.-108    	; 0xe22 <__vector_14+0x6e>
			
		}
		
	}else{

		uint8_t NextOCR = (Remaining_Ticks[_8_bit1] > 0xFF) ? 0xFF : (uint8_t)Remaining_Ticks[_8_bit1];
     e8e:	40 91 7d 01 	lds	r20, 0x017D	; 0x80017d <Remaining_Ticks+0x4>
     e92:	50 91 7e 01 	lds	r21, 0x017E	; 0x80017e <Remaining_Ticks+0x5>
     e96:	60 91 7f 01 	lds	r22, 0x017F	; 0x80017f <Remaining_Ticks+0x6>
     e9a:	70 91 80 01 	lds	r23, 0x0180	; 0x800180 <Remaining_Ticks+0x7>
     e9e:	84 2f       	mov	r24, r20
     ea0:	55 27       	eor	r21, r21
     ea2:	66 27       	eor	r22, r22
     ea4:	77 27       	eor	r23, r23
     ea6:	dd cf       	rjmp	.-70     	; 0xe62 <__vector_14+0xae>

00000ea8 <__vector_7>:
		
	}
	
}

ISR(TIMER2_COMPA_vect){
     ea8:	1f 92       	push	r1
     eaa:	0f 92       	push	r0
     eac:	0f b6       	in	r0, 0x3f	; 63
     eae:	0f 92       	push	r0
     eb0:	11 24       	eor	r1, r1
     eb2:	2f 93       	push	r18
     eb4:	3f 93       	push	r19
     eb6:	4f 93       	push	r20
     eb8:	5f 93       	push	r21
     eba:	6f 93       	push	r22
     ebc:	7f 93       	push	r23
     ebe:	8f 93       	push	r24
     ec0:	9f 93       	push	r25
     ec2:	af 93       	push	r26
     ec4:	bf 93       	push	r27
	
	if(Remaining_Ticks[_8_bit2] == 0){
     ec6:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <Remaining_Ticks+0x8>
     eca:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <Remaining_Ticks+0x9>
     ece:	a0 91 83 01 	lds	r26, 0x0183	; 0x800183 <Remaining_Ticks+0xa>
     ed2:	b0 91 84 01 	lds	r27, 0x0184	; 0x800184 <Remaining_Ticks+0xb>
     ed6:	89 2b       	or	r24, r25
     ed8:	8a 2b       	or	r24, r26
     eda:	8b 2b       	or	r24, r27
     edc:	09 f0       	breq	.+2      	; 0xee0 <__vector_7+0x38>
     ede:	51 c0       	rjmp	.+162    	; 0xf82 <__vector_7+0xda>
		
		//PORTD ^= (1 << PORTD7);
		
		System_Ticks[_8_bit2]++; 
     ee0:	20 91 a1 01 	lds	r18, 0x01A1	; 0x8001a1 <System_Ticks+0x10>
     ee4:	30 91 a2 01 	lds	r19, 0x01A2	; 0x8001a2 <System_Ticks+0x11>
     ee8:	40 91 a3 01 	lds	r20, 0x01A3	; 0x8001a3 <System_Ticks+0x12>
     eec:	50 91 a4 01 	lds	r21, 0x01A4	; 0x8001a4 <System_Ticks+0x13>
     ef0:	60 91 a5 01 	lds	r22, 0x01A5	; 0x8001a5 <System_Ticks+0x14>
     ef4:	70 91 a6 01 	lds	r23, 0x01A6	; 0x8001a6 <System_Ticks+0x15>
     ef8:	80 91 a7 01 	lds	r24, 0x01A7	; 0x8001a7 <System_Ticks+0x16>
     efc:	90 91 a8 01 	lds	r25, 0x01A8	; 0x8001a8 <System_Ticks+0x17>
     f00:	a1 e0       	ldi	r26, 0x01	; 1
     f02:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <__adddi3_s8>
     f06:	20 93 a1 01 	sts	0x01A1, r18	; 0x8001a1 <System_Ticks+0x10>
     f0a:	30 93 a2 01 	sts	0x01A2, r19	; 0x8001a2 <System_Ticks+0x11>
     f0e:	40 93 a3 01 	sts	0x01A3, r20	; 0x8001a3 <System_Ticks+0x12>
     f12:	50 93 a4 01 	sts	0x01A4, r21	; 0x8001a4 <System_Ticks+0x13>
     f16:	60 93 a5 01 	sts	0x01A5, r22	; 0x8001a5 <System_Ticks+0x14>
     f1a:	70 93 a6 01 	sts	0x01A6, r23	; 0x8001a6 <System_Ticks+0x15>
     f1e:	80 93 a7 01 	sts	0x01A7, r24	; 0x8001a7 <System_Ticks+0x16>
     f22:	90 93 a8 01 	sts	0x01A8, r25	; 0x8001a8 <System_Ticks+0x17>

		if(Calculated_Ticks[_8_bit2] > 0){
     f26:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <Calculated_Ticks+0x8>
     f2a:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <Calculated_Ticks+0x9>
     f2e:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <Calculated_Ticks+0xa>
     f32:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <Calculated_Ticks+0xb>
     f36:	89 2b       	or	r24, r25
     f38:	8a 2b       	or	r24, r26
     f3a:	8b 2b       	or	r24, r27
     f3c:	99 f0       	breq	.+38     	; 0xf64 <__vector_7+0xbc>
			
			Remaining_Ticks[_8_bit2] = Calculated_Ticks[_8_bit2]; 
     f3e:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <Calculated_Ticks+0x8>
     f42:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <Calculated_Ticks+0x9>
     f46:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <Calculated_Ticks+0xa>
     f4a:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <Calculated_Ticks+0xb>
     f4e:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <Remaining_Ticks+0x8>
     f52:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <Remaining_Ticks+0x9>
     f56:	a0 93 83 01 	sts	0x0183, r26	; 0x800183 <Remaining_Ticks+0xa>
     f5a:	b0 93 84 01 	sts	0x0184, r27	; 0x800184 <Remaining_Ticks+0xb>
			OCR2A = 0xFF;
     f5e:	8f ef       	ldi	r24, 0xFF	; 255
     f60:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
		OCR2A = NextOCR;
		Remaining_Ticks[_8_bit2] -= NextOCR;
		
	}

}
     f64:	bf 91       	pop	r27
     f66:	af 91       	pop	r26
     f68:	9f 91       	pop	r25
     f6a:	8f 91       	pop	r24
     f6c:	7f 91       	pop	r23
     f6e:	6f 91       	pop	r22
     f70:	5f 91       	pop	r21
     f72:	4f 91       	pop	r20
     f74:	3f 91       	pop	r19
     f76:	2f 91       	pop	r18
     f78:	0f 90       	pop	r0
     f7a:	0f be       	out	0x3f, r0	; 63
     f7c:	0f 90       	pop	r0
     f7e:	1f 90       	pop	r1
     f80:	18 95       	reti
			
		}
		
	}else{

		uint8_t NextOCR = (Remaining_Ticks[_8_bit2] > 0xFF) ? 0xFF : (uint8_t)Remaining_Ticks[_8_bit2];
     f82:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <Remaining_Ticks+0x8>
     f86:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <Remaining_Ticks+0x9>
     f8a:	a0 91 83 01 	lds	r26, 0x0183	; 0x800183 <Remaining_Ticks+0xa>
     f8e:	b0 91 84 01 	lds	r27, 0x0184	; 0x800184 <Remaining_Ticks+0xb>
     f92:	8f 3f       	cpi	r24, 0xFF	; 255
     f94:	91 05       	cpc	r25, r1
     f96:	a1 05       	cpc	r26, r1
     f98:	b1 05       	cpc	r27, r1
     f9a:	e9 f0       	breq	.+58     	; 0xfd6 <__vector_7+0x12e>
     f9c:	e0 f0       	brcs	.+56     	; 0xfd6 <__vector_7+0x12e>
     f9e:	4f ef       	ldi	r20, 0xFF	; 255
     fa0:	50 e0       	ldi	r21, 0x00	; 0
     fa2:	60 e0       	ldi	r22, 0x00	; 0
     fa4:	70 e0       	ldi	r23, 0x00	; 0
     fa6:	8f ef       	ldi	r24, 0xFF	; 255

		OCR2A = NextOCR;
     fa8:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
		Remaining_Ticks[_8_bit2] -= NextOCR;
     fac:	80 91 81 01 	lds	r24, 0x0181	; 0x800181 <Remaining_Ticks+0x8>
     fb0:	90 91 82 01 	lds	r25, 0x0182	; 0x800182 <Remaining_Ticks+0x9>
     fb4:	a0 91 83 01 	lds	r26, 0x0183	; 0x800183 <Remaining_Ticks+0xa>
     fb8:	b0 91 84 01 	lds	r27, 0x0184	; 0x800184 <Remaining_Ticks+0xb>
     fbc:	84 1b       	sub	r24, r20
     fbe:	95 0b       	sbc	r25, r21
     fc0:	a6 0b       	sbc	r26, r22
     fc2:	b7 0b       	sbc	r27, r23
     fc4:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <Remaining_Ticks+0x8>
     fc8:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <Remaining_Ticks+0x9>
     fcc:	a0 93 83 01 	sts	0x0183, r26	; 0x800183 <Remaining_Ticks+0xa>
     fd0:	b0 93 84 01 	sts	0x0184, r27	; 0x800184 <Remaining_Ticks+0xb>
		
	}

}
     fd4:	c7 cf       	rjmp	.-114    	; 0xf64 <__vector_7+0xbc>
			
		}
		
	}else{

		uint8_t NextOCR = (Remaining_Ticks[_8_bit2] > 0xFF) ? 0xFF : (uint8_t)Remaining_Ticks[_8_bit2];
     fd6:	40 91 81 01 	lds	r20, 0x0181	; 0x800181 <Remaining_Ticks+0x8>
     fda:	50 91 82 01 	lds	r21, 0x0182	; 0x800182 <Remaining_Ticks+0x9>
     fde:	60 91 83 01 	lds	r22, 0x0183	; 0x800183 <Remaining_Ticks+0xa>
     fe2:	70 91 84 01 	lds	r23, 0x0184	; 0x800184 <Remaining_Ticks+0xb>
     fe6:	84 2f       	mov	r24, r20
     fe8:	55 27       	eor	r21, r21
     fea:	66 27       	eor	r22, r22
     fec:	77 27       	eor	r23, r23
     fee:	dc cf       	rjmp	.-72     	; 0xfa8 <__vector_7+0x100>

00000ff0 <__vector_11>:
	}

}


ISR(TIMER1_COMPA_vect){
     ff0:	1f 92       	push	r1
     ff2:	0f 92       	push	r0
     ff4:	0f b6       	in	r0, 0x3f	; 63
     ff6:	0f 92       	push	r0
     ff8:	11 24       	eor	r1, r1
     ffa:	2f 93       	push	r18
     ffc:	3f 93       	push	r19
     ffe:	4f 93       	push	r20
    1000:	5f 93       	push	r21
    1002:	6f 93       	push	r22
    1004:	7f 93       	push	r23
    1006:	8f 93       	push	r24
    1008:	9f 93       	push	r25
    100a:	af 93       	push	r26
    100c:	bf 93       	push	r27
	
	if(Remaining_Ticks[_16_bit] == 0){
    100e:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <Remaining_Ticks>
    1012:	90 91 7a 01 	lds	r25, 0x017A	; 0x80017a <Remaining_Ticks+0x1>
    1016:	a0 91 7b 01 	lds	r26, 0x017B	; 0x80017b <Remaining_Ticks+0x2>
    101a:	b0 91 7c 01 	lds	r27, 0x017C	; 0x80017c <Remaining_Ticks+0x3>
    101e:	89 2b       	or	r24, r25
    1020:	8a 2b       	or	r24, r26
    1022:	8b 2b       	or	r24, r27
    1024:	09 f0       	breq	.+2      	; 0x1028 <__vector_11+0x38>
    1026:	53 c0       	rjmp	.+166    	; 0x10ce <__vector_11+0xde>
		
		//PORTB ^= (1 << PORTB0);
		
		System_Ticks[_16_bit]++;
    1028:	20 91 91 01 	lds	r18, 0x0191	; 0x800191 <System_Ticks>
    102c:	30 91 92 01 	lds	r19, 0x0192	; 0x800192 <System_Ticks+0x1>
    1030:	40 91 93 01 	lds	r20, 0x0193	; 0x800193 <System_Ticks+0x2>
    1034:	50 91 94 01 	lds	r21, 0x0194	; 0x800194 <System_Ticks+0x3>
    1038:	60 91 95 01 	lds	r22, 0x0195	; 0x800195 <System_Ticks+0x4>
    103c:	70 91 96 01 	lds	r23, 0x0196	; 0x800196 <System_Ticks+0x5>
    1040:	80 91 97 01 	lds	r24, 0x0197	; 0x800197 <System_Ticks+0x6>
    1044:	90 91 98 01 	lds	r25, 0x0198	; 0x800198 <System_Ticks+0x7>
    1048:	a1 e0       	ldi	r26, 0x01	; 1
    104a:	0e 94 05 0f 	call	0x1e0a	; 0x1e0a <__adddi3_s8>
    104e:	20 93 91 01 	sts	0x0191, r18	; 0x800191 <System_Ticks>
    1052:	30 93 92 01 	sts	0x0192, r19	; 0x800192 <System_Ticks+0x1>
    1056:	40 93 93 01 	sts	0x0193, r20	; 0x800193 <System_Ticks+0x2>
    105a:	50 93 94 01 	sts	0x0194, r21	; 0x800194 <System_Ticks+0x3>
    105e:	60 93 95 01 	sts	0x0195, r22	; 0x800195 <System_Ticks+0x4>
    1062:	70 93 96 01 	sts	0x0196, r23	; 0x800196 <System_Ticks+0x5>
    1066:	80 93 97 01 	sts	0x0197, r24	; 0x800197 <System_Ticks+0x6>
    106a:	90 93 98 01 	sts	0x0198, r25	; 0x800198 <System_Ticks+0x7>
		
		if(Calculated_Ticks[_16_bit] > 0){
    106e:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <Calculated_Ticks>
    1072:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <Calculated_Ticks+0x1>
    1076:	a0 91 87 01 	lds	r26, 0x0187	; 0x800187 <Calculated_Ticks+0x2>
    107a:	b0 91 88 01 	lds	r27, 0x0188	; 0x800188 <Calculated_Ticks+0x3>
    107e:	89 2b       	or	r24, r25
    1080:	8a 2b       	or	r24, r26
    1082:	8b 2b       	or	r24, r27
    1084:	a9 f0       	breq	.+42     	; 0x10b0 <__vector_11+0xc0>
			
			Remaining_Ticks[_16_bit] = Calculated_Ticks[_16_bit];
    1086:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <Calculated_Ticks>
    108a:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <Calculated_Ticks+0x1>
    108e:	a0 91 87 01 	lds	r26, 0x0187	; 0x800187 <Calculated_Ticks+0x2>
    1092:	b0 91 88 01 	lds	r27, 0x0188	; 0x800188 <Calculated_Ticks+0x3>
    1096:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <Remaining_Ticks>
    109a:	90 93 7a 01 	sts	0x017A, r25	; 0x80017a <Remaining_Ticks+0x1>
    109e:	a0 93 7b 01 	sts	0x017B, r26	; 0x80017b <Remaining_Ticks+0x2>
    10a2:	b0 93 7c 01 	sts	0x017C, r27	; 0x80017c <Remaining_Ticks+0x3>
			OCR1AH = 0xFF;
    10a6:	8f ef       	ldi	r24, 0xFF	; 255
    10a8:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
			OCR1AL = 0xFF;
    10ac:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
		OCR1A = NextOCR;
		Remaining_Ticks[_16_bit] -= NextOCR;
		
	}
	
}
    10b0:	bf 91       	pop	r27
    10b2:	af 91       	pop	r26
    10b4:	9f 91       	pop	r25
    10b6:	8f 91       	pop	r24
    10b8:	7f 91       	pop	r23
    10ba:	6f 91       	pop	r22
    10bc:	5f 91       	pop	r21
    10be:	4f 91       	pop	r20
    10c0:	3f 91       	pop	r19
    10c2:	2f 91       	pop	r18
    10c4:	0f 90       	pop	r0
    10c6:	0f be       	out	0x3f, r0	; 63
    10c8:	0f 90       	pop	r0
    10ca:	1f 90       	pop	r1
    10cc:	18 95       	reti
			
		}
		
	}else{
		
		uint16_t NextOCR = (Remaining_Ticks[_16_bit] > 0xFFFF) ? 0xFFFF : (uint16_t)Remaining_Ticks[_16_bit];
    10ce:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <Remaining_Ticks>
    10d2:	90 91 7a 01 	lds	r25, 0x017A	; 0x80017a <Remaining_Ticks+0x1>
    10d6:	a0 91 7b 01 	lds	r26, 0x017B	; 0x80017b <Remaining_Ticks+0x2>
    10da:	b0 91 7c 01 	lds	r27, 0x017C	; 0x80017c <Remaining_Ticks+0x3>
    10de:	00 97       	sbiw	r24, 0x00	; 0
    10e0:	a1 40       	sbci	r26, 0x01	; 1
    10e2:	b1 05       	cpc	r27, r1
    10e4:	f8 f0       	brcs	.+62     	; 0x1124 <__vector_11+0x134>
    10e6:	4f ef       	ldi	r20, 0xFF	; 255
    10e8:	5f ef       	ldi	r21, 0xFF	; 255
    10ea:	60 e0       	ldi	r22, 0x00	; 0
    10ec:	70 e0       	ldi	r23, 0x00	; 0
    10ee:	8f ef       	ldi	r24, 0xFF	; 255
    10f0:	9f ef       	ldi	r25, 0xFF	; 255
		
		OCR1A = NextOCR;
    10f2:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    10f6:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
		Remaining_Ticks[_16_bit] -= NextOCR;
    10fa:	80 91 79 01 	lds	r24, 0x0179	; 0x800179 <Remaining_Ticks>
    10fe:	90 91 7a 01 	lds	r25, 0x017A	; 0x80017a <Remaining_Ticks+0x1>
    1102:	a0 91 7b 01 	lds	r26, 0x017B	; 0x80017b <Remaining_Ticks+0x2>
    1106:	b0 91 7c 01 	lds	r27, 0x017C	; 0x80017c <Remaining_Ticks+0x3>
    110a:	84 1b       	sub	r24, r20
    110c:	95 0b       	sbc	r25, r21
    110e:	a6 0b       	sbc	r26, r22
    1110:	b7 0b       	sbc	r27, r23
    1112:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <Remaining_Ticks>
    1116:	90 93 7a 01 	sts	0x017A, r25	; 0x80017a <Remaining_Ticks+0x1>
    111a:	a0 93 7b 01 	sts	0x017B, r26	; 0x80017b <Remaining_Ticks+0x2>
    111e:	b0 93 7c 01 	sts	0x017C, r27	; 0x80017c <Remaining_Ticks+0x3>
		
	}
	
}
    1122:	c6 cf       	rjmp	.-116    	; 0x10b0 <__vector_11+0xc0>
			
		}
		
	}else{
		
		uint16_t NextOCR = (Remaining_Ticks[_16_bit] > 0xFFFF) ? 0xFFFF : (uint16_t)Remaining_Ticks[_16_bit];
    1124:	40 91 79 01 	lds	r20, 0x0179	; 0x800179 <Remaining_Ticks>
    1128:	50 91 7a 01 	lds	r21, 0x017A	; 0x80017a <Remaining_Ticks+0x1>
    112c:	60 91 7b 01 	lds	r22, 0x017B	; 0x80017b <Remaining_Ticks+0x2>
    1130:	70 91 7c 01 	lds	r23, 0x017C	; 0x80017c <Remaining_Ticks+0x3>
    1134:	ca 01       	movw	r24, r20
    1136:	66 27       	eor	r22, r22
    1138:	77 27       	eor	r23, r23
    113a:	db cf       	rjmp	.-74     	; 0x10f2 <__vector_11+0x102>

0000113c <Configure_Timer>:
	return TIMER_OK;
	
}


Timer_Status Configure_Timer(uint16_t Step, Timer_Units Unit, Timers Selected_Timer){ // All relevent types were optimized by calculating the largest possible values to Configure_Timer_Step()
    113c:	2f 92       	push	r2
    113e:	3f 92       	push	r3
    1140:	4f 92       	push	r4
    1142:	5f 92       	push	r5
    1144:	6f 92       	push	r6
    1146:	7f 92       	push	r7
    1148:	8f 92       	push	r8
    114a:	9f 92       	push	r9
    114c:	af 92       	push	r10
    114e:	bf 92       	push	r11
    1150:	cf 92       	push	r12
    1152:	df 92       	push	r13
    1154:	ef 92       	push	r14
    1156:	ff 92       	push	r15
    1158:	0f 93       	push	r16
    115a:	1f 93       	push	r17
    115c:	cf 93       	push	r28
    115e:	df 93       	push	r29
    1160:	cd b7       	in	r28, 0x3d	; 61
    1162:	de b7       	in	r29, 0x3e	; 62
    1164:	a1 97       	sbiw	r28, 0x21	; 33
    1166:	0f b6       	in	r0, 0x3f	; 63
    1168:	f8 94       	cli
    116a:	de bf       	out	0x3e, r29	; 62
    116c:	0f be       	out	0x3f, r0	; 63
    116e:	cd bf       	out	0x3d, r28	; 61
	
	if(TC_CLK == 0){ 
    1170:	40 90 4b 01 	lds	r4, 0x014B	; 0x80014b <TC_CLK>
    1174:	50 90 4c 01 	lds	r5, 0x014C	; 0x80014c <TC_CLK+0x1>
    1178:	60 90 4d 01 	lds	r6, 0x014D	; 0x80014d <TC_CLK+0x2>
    117c:	70 90 4e 01 	lds	r7, 0x014E	; 0x80014e <TC_CLK+0x3>
    1180:	41 14       	cp	r4, r1
    1182:	51 04       	cpc	r5, r1
    1184:	61 04       	cpc	r6, r1
    1186:	71 04       	cpc	r7, r1
    1188:	09 f4       	brne	.+2      	; 0x118c <Configure_Timer+0x50>
    118a:	ed c0       	rjmp	.+474    	; 0x1366 <Configure_Timer+0x22a>
		return TIMER_FAULT;
	}
	
	if(Unit == 0){
    118c:	41 15       	cp	r20, r1
    118e:	51 05       	cpc	r21, r1
    1190:	61 05       	cpc	r22, r1
    1192:	71 05       	cpc	r23, r1
    1194:	09 f4       	brne	.+2      	; 0x1198 <Configure_Timer+0x5c>
    1196:	e7 c0       	rjmp	.+462    	; 0x1366 <Configure_Timer+0x22a>
    1198:	2b 8f       	std	Y+27, r18	; 0x1b
    119a:	4c 8f       	std	Y+28, r20	; 0x1c
    119c:	5d 8f       	std	Y+29, r21	; 0x1d
    119e:	6e 8f       	std	Y+30, r22	; 0x1e
    11a0:	7f 8f       	std	Y+31, r23	; 0x1f
    11a2:	1c 01       	movw	r2, r24
		return TIMER_FAULT;
	}
	
	if((uint64_t)TC_CLK * Step/Unit <= Max_ISR_Cycles){ // If the requested tick is shorter than or equal to the max time it takes to increment System_Ticks, return error state
    11a4:	5a 01       	movw	r10, r20
    11a6:	6b 01       	movw	r12, r22
    11a8:	e1 2c       	mov	r14, r1
    11aa:	f1 2c       	mov	r15, r1
    11ac:	87 01       	movw	r16, r14
    11ae:	4b 87       	std	Y+11, r20	; 0x0b
    11b0:	bc 86       	std	Y+12, r11	; 0x0c
    11b2:	cd 86       	std	Y+13, r12	; 0x0d
    11b4:	de 86       	std	Y+14, r13	; 0x0e
    11b6:	ef 86       	std	Y+15, r14	; 0x0f
    11b8:	f8 8a       	std	Y+16, r15	; 0x10
    11ba:	09 8b       	std	Y+17, r16	; 0x11
    11bc:	1a 8b       	std	Y+18, r17	; 0x12
    11be:	7c 01       	movw	r14, r24
    11c0:	00 e0       	ldi	r16, 0x00	; 0
    11c2:	10 e0       	ldi	r17, 0x00	; 0
    11c4:	eb 8a       	std	Y+19, r14	; 0x13
    11c6:	fc 8a       	std	Y+20, r15	; 0x14
    11c8:	0d 8b       	std	Y+21, r16	; 0x15
    11ca:	1e 8b       	std	Y+22, r17	; 0x16
    11cc:	c8 01       	movw	r24, r16
    11ce:	b7 01       	movw	r22, r14
    11d0:	a3 01       	movw	r20, r6
    11d2:	92 01       	movw	r18, r4
    11d4:	0e 94 54 0e 	call	0x1ca8	; 0x1ca8 <__umulsidi3>
    11d8:	e1 2c       	mov	r14, r1
    11da:	f1 2c       	mov	r15, r1
    11dc:	00 e0       	ldi	r16, 0x00	; 0
    11de:	10 e0       	ldi	r17, 0x00	; 0
    11e0:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__udivdi3>
    11e4:	26 39       	cpi	r18, 0x96	; 150
    11e6:	31 05       	cpc	r19, r1
    11e8:	41 05       	cpc	r20, r1
    11ea:	51 05       	cpc	r21, r1
    11ec:	61 05       	cpc	r22, r1
    11ee:	71 05       	cpc	r23, r1
    11f0:	81 05       	cpc	r24, r1
    11f2:	91 05       	cpc	r25, r1
    11f4:	09 f0       	breq	.+2      	; 0x11f8 <Configure_Timer+0xbc>
    11f6:	08 f4       	brcc	.+2      	; 0x11fa <Configure_Timer+0xbe>
    11f8:	b6 c0       	rjmp	.+364    	; 0x1366 <Configure_Timer+0x22a>
		Adjusted_Cycles = ((F_CLK + (TC_CLK/2))/TC_CLK) * Avg_ISR_Cycles;
	}else{
		Adjusted_Cycles = ((TC_CLK + (F_CLK/2))/F_CLK) * Avg_ISR_Cycles;
	} */

	uint64_t Numerator = Step * TC_CLK;
    11fa:	2b 89       	ldd	r18, Y+19	; 0x13
    11fc:	3c 89       	ldd	r19, Y+20	; 0x14
    11fe:	4d 89       	ldd	r20, Y+21	; 0x15
    1200:	5e 89       	ldd	r21, Y+22	; 0x16
    1202:	c3 01       	movw	r24, r6
    1204:	b2 01       	movw	r22, r4
    1206:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <__mulsi3>
    120a:	5b 01       	movw	r10, r22
    120c:	6c 01       	movw	r12, r24
    120e:	e1 2c       	mov	r14, r1
    1210:	f1 2c       	mov	r15, r1
    1212:	87 01       	movw	r16, r14
    1214:	6b 8b       	std	Y+19, r22	; 0x13
    1216:	bc 8a       	std	Y+20, r11	; 0x14
    1218:	cd 8a       	std	Y+21, r12	; 0x15
    121a:	de 8a       	std	Y+22, r13	; 0x16
    121c:	ef 8a       	std	Y+23, r14	; 0x17
    121e:	f8 8e       	std	Y+24, r15	; 0x18
    1220:	09 8f       	std	Y+25, r16	; 0x19
    1222:	1a 8f       	std	Y+26, r17	; 0x1a
	uint64_t Scaled_Ticks = Numerator / Unit; // How many times we have to count for the requested time to have passed at the current clock frequency
    1224:	ab 84       	ldd	r10, Y+11	; 0x0b
    1226:	bc 84       	ldd	r11, Y+12	; 0x0c
    1228:	cd 84       	ldd	r12, Y+13	; 0x0d
    122a:	de 84       	ldd	r13, Y+14	; 0x0e
    122c:	e1 2c       	mov	r14, r1
    122e:	f1 2c       	mov	r15, r1
    1230:	00 e0       	ldi	r16, 0x00	; 0
    1232:	10 e0       	ldi	r17, 0x00	; 0
    1234:	2b 89       	ldd	r18, Y+19	; 0x13
    1236:	3c 89       	ldd	r19, Y+20	; 0x14
    1238:	4d 89       	ldd	r20, Y+21	; 0x15
    123a:	5e 89       	ldd	r21, Y+22	; 0x16
    123c:	60 e0       	ldi	r22, 0x00	; 0
    123e:	70 e0       	ldi	r23, 0x00	; 0
    1240:	80 e0       	ldi	r24, 0x00	; 0
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__udivdi3>
    1248:	2b 87       	std	Y+11, r18	; 0x0b
    124a:	83 2e       	mov	r8, r19
    124c:	94 2e       	mov	r9, r20
    124e:	45 2e       	mov	r4, r21
    1250:	56 2e       	mov	r5, r22
    1252:	67 2e       	mov	r6, r23
    1254:	78 2e       	mov	r7, r24
    1256:	98 a3       	std	Y+32, r25	; 0x20
	
	uint16_t Prescaler = 0;
	uint32_t Calculated_Prescaler = 0; // Ensures that OCRxA is <= (2^n - 1)
		
	switch(Selected_Timer){
    1258:	0b 8d       	ldd	r16, Y+27	; 0x1b
    125a:	01 30       	cpi	r16, 0x01	; 1
    125c:	09 f4       	brne	.+2      	; 0x1260 <Configure_Timer+0x124>
    125e:	9d c0       	rjmp	.+314    	; 0x139a <Configure_Timer+0x25e>
    1260:	08 f4       	brcc	.+2      	; 0x1264 <Configure_Timer+0x128>
    1262:	16 c1       	rjmp	.+556    	; 0x1490 <Configure_Timer+0x354>
    1264:	02 30       	cpi	r16, 0x02	; 2
    1266:	09 f0       	breq	.+2      	; 0x126a <Configure_Timer+0x12e>
    1268:	7e c0       	rjmp	.+252    	; 0x1366 <Configure_Timer+0x22a>
			
			break;
			
		case _8_bit2:
			
			TIMSK2 = TIMSK2 & ~(1 << OCIE2A);
    126a:	80 91 70 00 	lds	r24, 0x0070	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
    126e:	8d 7f       	andi	r24, 0xFD	; 253
    1270:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
			
			Calculated_Prescaler = (Scaled_Ticks+254)/255;
    1274:	2b 85       	ldd	r18, Y+11	; 0x0b
    1276:	38 2d       	mov	r19, r8
    1278:	49 2d       	mov	r20, r9
    127a:	54 2d       	mov	r21, r4
    127c:	65 2d       	mov	r22, r5
    127e:	76 2d       	mov	r23, r6
    1280:	87 2d       	mov	r24, r7
    1282:	98 a1       	ldd	r25, Y+32	; 0x20
    1284:	22 50       	subi	r18, 0x02	; 2
    1286:	3f 4f       	sbci	r19, 0xFF	; 255
    1288:	4f 4f       	sbci	r20, 0xFF	; 255
    128a:	5f 4f       	sbci	r21, 0xFF	; 255
    128c:	6f 4f       	sbci	r22, 0xFF	; 255
    128e:	7f 4f       	sbci	r23, 0xFF	; 255
    1290:	8f 4f       	sbci	r24, 0xFF	; 255
    1292:	9f 4f       	sbci	r25, 0xFF	; 255
    1294:	aa 24       	eor	r10, r10
    1296:	aa 94       	dec	r10
    1298:	b1 2c       	mov	r11, r1
    129a:	c1 2c       	mov	r12, r1
    129c:	d1 2c       	mov	r13, r1
    129e:	e1 2c       	mov	r14, r1
    12a0:	f1 2c       	mov	r15, r1
    12a2:	00 e0       	ldi	r16, 0x00	; 0
    12a4:	10 e0       	ldi	r17, 0x00	; 0
    12a6:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__udivdi3>
    12aa:	94 2f       	mov	r25, r20
    12ac:	85 2f       	mov	r24, r21
    12ae:	a9 01       	movw	r20, r18
    12b0:	69 2f       	mov	r22, r25
    12b2:	78 2f       	mov	r23, r24
			return TIMER_FAULT;
		
	}


	if(Calculated_Prescaler > 1024){  // The required count will overflow the selected timer, even with the largest available prescaler
    12b4:	41 30       	cpi	r20, 0x01	; 1
    12b6:	34 e0       	ldi	r19, 0x04	; 4
    12b8:	53 07       	cpc	r21, r19
    12ba:	61 05       	cpc	r22, r1
    12bc:	71 05       	cpc	r23, r1
    12be:	08 f0       	brcs	.+2      	; 0x12c2 <Configure_Timer+0x186>
    12c0:	4b c1       	rjmp	.+662    	; 0x1558 <Configure_Timer+0x41c>
		}
		
		
	}else{
		
		Calculated_Ticks[Selected_Timer] = 0;
    12c2:	9b 8d       	ldd	r25, Y+27	; 0x1b
    12c4:	89 2f       	mov	r24, r25
    12c6:	90 e0       	ldi	r25, 0x00	; 0
    12c8:	9c 87       	std	Y+12, r25	; 0x0c
    12ca:	8b 87       	std	Y+11, r24	; 0x0b
    12cc:	88 0f       	add	r24, r24
    12ce:	99 1f       	adc	r25, r25
    12d0:	88 0f       	add	r24, r24
    12d2:	99 1f       	adc	r25, r25
    12d4:	99 a3       	std	Y+33, r25	; 0x21
    12d6:	88 a3       	std	Y+32, r24	; 0x20
    12d8:	fc 01       	movw	r30, r24
    12da:	eb 57       	subi	r30, 0x7B	; 123
    12dc:	fe 4f       	sbci	r31, 0xFE	; 254
    12de:	10 82       	st	Z, r1
    12e0:	11 82       	std	Z+1, r1	; 0x01
    12e2:	12 82       	std	Z+2, r1	; 0x02
    12e4:	13 82       	std	Z+3, r1	; 0x03
		
		uint16_t Clock_Dividers[5] = {1, 8, 64, 256, 1024}; 
    12e6:	8a e0       	ldi	r24, 0x0A	; 10
    12e8:	e0 e4       	ldi	r30, 0x40	; 64
    12ea:	f1 e0       	ldi	r31, 0x01	; 1
    12ec:	de 01       	movw	r26, r28
    12ee:	11 96       	adiw	r26, 0x01	; 1
    12f0:	01 90       	ld	r0, Z+
    12f2:	0d 92       	st	X+, r0
    12f4:	8a 95       	dec	r24
    12f6:	e1 f7       	brne	.-8      	; 0x12f0 <Configure_Timer+0x1b4>
		
		for(uint8_t i = 0; i <= 4; i++){  // Logic to ensure that the Raw_Count <= uint16_t
			
			if(Clock_Dividers[i] >= Calculated_Prescaler){
    12f8:	89 80       	ldd	r8, Y+1	; 0x01
    12fa:	9a 80       	ldd	r9, Y+2	; 0x02
    12fc:	c4 01       	movw	r24, r8
    12fe:	a0 e0       	ldi	r26, 0x00	; 0
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	84 17       	cp	r24, r20
    1304:	95 07       	cpc	r25, r21
    1306:	a6 07       	cpc	r26, r22
    1308:	b7 07       	cpc	r27, r23
    130a:	08 f0       	brcs	.+2      	; 0x130e <Configure_Timer+0x1d2>
    130c:	5f c1       	rjmp	.+702    	; 0x15cc <Configure_Timer+0x490>
    130e:	8b 80       	ldd	r8, Y+3	; 0x03
    1310:	9c 80       	ldd	r9, Y+4	; 0x04
    1312:	c4 01       	movw	r24, r8
    1314:	a0 e0       	ldi	r26, 0x00	; 0
    1316:	b0 e0       	ldi	r27, 0x00	; 0
    1318:	84 17       	cp	r24, r20
    131a:	95 07       	cpc	r25, r21
    131c:	a6 07       	cpc	r26, r22
    131e:	b7 07       	cpc	r27, r23
    1320:	08 f0       	brcs	.+2      	; 0x1324 <Configure_Timer+0x1e8>
    1322:	54 c1       	rjmp	.+680    	; 0x15cc <Configure_Timer+0x490>
    1324:	8d 80       	ldd	r8, Y+5	; 0x05
    1326:	9e 80       	ldd	r9, Y+6	; 0x06
    1328:	c4 01       	movw	r24, r8
    132a:	a0 e0       	ldi	r26, 0x00	; 0
    132c:	b0 e0       	ldi	r27, 0x00	; 0
    132e:	84 17       	cp	r24, r20
    1330:	95 07       	cpc	r25, r21
    1332:	a6 07       	cpc	r26, r22
    1334:	b7 07       	cpc	r27, r23
    1336:	08 f0       	brcs	.+2      	; 0x133a <Configure_Timer+0x1fe>
    1338:	49 c1       	rjmp	.+658    	; 0x15cc <Configure_Timer+0x490>
    133a:	8f 80       	ldd	r8, Y+7	; 0x07
    133c:	98 84       	ldd	r9, Y+8	; 0x08
    133e:	c4 01       	movw	r24, r8
    1340:	a0 e0       	ldi	r26, 0x00	; 0
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	84 17       	cp	r24, r20
    1346:	95 07       	cpc	r25, r21
    1348:	a6 07       	cpc	r26, r22
    134a:	b7 07       	cpc	r27, r23
    134c:	08 f0       	brcs	.+2      	; 0x1350 <Configure_Timer+0x214>
    134e:	3e c1       	rjmp	.+636    	; 0x15cc <Configure_Timer+0x490>
    1350:	89 84       	ldd	r8, Y+9	; 0x09
    1352:	9a 84       	ldd	r9, Y+10	; 0x0a
    1354:	c4 01       	movw	r24, r8
    1356:	a0 e0       	ldi	r26, 0x00	; 0
    1358:	b0 e0       	ldi	r27, 0x00	; 0
    135a:	84 17       	cp	r24, r20
    135c:	95 07       	cpc	r25, r21
    135e:	a6 07       	cpc	r26, r22
    1360:	b7 07       	cpc	r27, r23
    1362:	08 f0       	brcs	.+2      	; 0x1366 <Configure_Timer+0x22a>
    1364:	33 c1       	rjmp	.+614    	; 0x15cc <Configure_Timer+0x490>
		
			break;
			
		default:
		
			return TIMER_FAULT;
    1366:	80 e0       	ldi	r24, 0x00	; 0
	Timer_Mode[Selected_Timer] = TIMER_CTC;
	Timer_Unit[Selected_Timer] = Unit;
	Timer_Step[Selected_Timer] = Step;
	return TIMER_OK;

}
    1368:	a1 96       	adiw	r28, 0x21	; 33
    136a:	0f b6       	in	r0, 0x3f	; 63
    136c:	f8 94       	cli
    136e:	de bf       	out	0x3e, r29	; 62
    1370:	0f be       	out	0x3f, r0	; 63
    1372:	cd bf       	out	0x3d, r28	; 61
    1374:	df 91       	pop	r29
    1376:	cf 91       	pop	r28
    1378:	1f 91       	pop	r17
    137a:	0f 91       	pop	r16
    137c:	ff 90       	pop	r15
    137e:	ef 90       	pop	r14
    1380:	df 90       	pop	r13
    1382:	cf 90       	pop	r12
    1384:	bf 90       	pop	r11
    1386:	af 90       	pop	r10
    1388:	9f 90       	pop	r9
    138a:	8f 90       	pop	r8
    138c:	7f 90       	pop	r7
    138e:	6f 90       	pop	r6
    1390:	5f 90       	pop	r5
    1392:	4f 90       	pop	r4
    1394:	3f 90       	pop	r3
    1396:	2f 90       	pop	r2
    1398:	08 95       	ret

			break;
		
		case _8_bit1:
			
			TIMSK0 = TIMSK0 & ~(1 << OCIE0A);
    139a:	80 91 6e 00 	lds	r24, 0x006E	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
    139e:	8d 7f       	andi	r24, 0xFD	; 253
    13a0:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
			
			Calculated_Prescaler = (Scaled_Ticks+254)/255;
    13a4:	2b 85       	ldd	r18, Y+11	; 0x0b
    13a6:	38 2d       	mov	r19, r8
    13a8:	49 2d       	mov	r20, r9
    13aa:	54 2d       	mov	r21, r4
    13ac:	65 2d       	mov	r22, r5
    13ae:	76 2d       	mov	r23, r6
    13b0:	87 2d       	mov	r24, r7
    13b2:	98 a1       	ldd	r25, Y+32	; 0x20
    13b4:	22 50       	subi	r18, 0x02	; 2
    13b6:	3f 4f       	sbci	r19, 0xFF	; 255
    13b8:	4f 4f       	sbci	r20, 0xFF	; 255
    13ba:	5f 4f       	sbci	r21, 0xFF	; 255
    13bc:	6f 4f       	sbci	r22, 0xFF	; 255
    13be:	7f 4f       	sbci	r23, 0xFF	; 255
    13c0:	8f 4f       	sbci	r24, 0xFF	; 255
    13c2:	9f 4f       	sbci	r25, 0xFF	; 255
    13c4:	aa 24       	eor	r10, r10
    13c6:	aa 94       	dec	r10
    13c8:	b1 2c       	mov	r11, r1
    13ca:	c1 2c       	mov	r12, r1
    13cc:	d1 2c       	mov	r13, r1
    13ce:	e1 2c       	mov	r14, r1
    13d0:	f1 2c       	mov	r15, r1
    13d2:	00 e0       	ldi	r16, 0x00	; 0
    13d4:	10 e0       	ldi	r17, 0x00	; 0
    13d6:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__udivdi3>
    13da:	94 2f       	mov	r25, r20
    13dc:	85 2f       	mov	r24, r21
    13de:	a9 01       	movw	r20, r18
    13e0:	69 2f       	mov	r22, r25
    13e2:	78 2f       	mov	r23, r24
			return TIMER_FAULT;
		
	}


	if(Calculated_Prescaler > 1024){  // The required count will overflow the selected timer, even with the largest available prescaler
    13e4:	41 30       	cpi	r20, 0x01	; 1
    13e6:	24 e0       	ldi	r18, 0x04	; 4
    13e8:	52 07       	cpc	r21, r18
    13ea:	61 05       	cpc	r22, r1
    13ec:	71 05       	cpc	r23, r1
    13ee:	08 f4       	brcc	.+2      	; 0x13f2 <Configure_Timer+0x2b6>
    13f0:	68 cf       	rjmp	.-304    	; 0x12c2 <Configure_Timer+0x186>

		Prescaler = 1024;
		
		//Adjusted_Cycles = (((TC_CLK + (F_CLK*Prescaler/2))/F_CLK*Prescaler) * Avg_ISR_Cycles); // I may revisit this. Quite challenging to get right, and even harder to get consistently right
		
		Calculated_Ticks[Selected_Timer] = (Scaled_Ticks >> 10);
    13f2:	2b 85       	ldd	r18, Y+11	; 0x0b
    13f4:	38 2d       	mov	r19, r8
    13f6:	49 2d       	mov	r20, r9
    13f8:	54 2d       	mov	r21, r4
    13fa:	65 2d       	mov	r22, r5
    13fc:	76 2d       	mov	r23, r6
    13fe:	87 2d       	mov	r24, r7
    1400:	98 a1       	ldd	r25, Y+32	; 0x20
    1402:	0a e0       	ldi	r16, 0x0A	; 10
    1404:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <__lshrdi3>
    1408:	c9 01       	movw	r24, r18
    140a:	da 01       	movw	r26, r20
    140c:	80 93 89 01 	sts	0x0189, r24	; 0x800189 <Calculated_Ticks+0x4>
    1410:	90 93 8a 01 	sts	0x018A, r25	; 0x80018a <Calculated_Ticks+0x5>
    1414:	a0 93 8b 01 	sts	0x018B, r26	; 0x80018b <Calculated_Ticks+0x6>
    1418:	b0 93 8c 01 	sts	0x018C, r27	; 0x80018c <Calculated_Ticks+0x7>
		
		Remaining_Ticks[Selected_Timer] = Calculated_Ticks[Selected_Timer];
    141c:	80 91 89 01 	lds	r24, 0x0189	; 0x800189 <Calculated_Ticks+0x4>
    1420:	90 91 8a 01 	lds	r25, 0x018A	; 0x80018a <Calculated_Ticks+0x5>
    1424:	a0 91 8b 01 	lds	r26, 0x018B	; 0x80018b <Calculated_Ticks+0x6>
    1428:	b0 91 8c 01 	lds	r27, 0x018C	; 0x80018c <Calculated_Ticks+0x7>
    142c:	80 93 7d 01 	sts	0x017D, r24	; 0x80017d <Remaining_Ticks+0x4>
    1430:	90 93 7e 01 	sts	0x017E, r25	; 0x80017e <Remaining_Ticks+0x5>
    1434:	a0 93 7f 01 	sts	0x017F, r26	; 0x80017f <Remaining_Ticks+0x6>
    1438:	b0 93 80 01 	sts	0x0180, r27	; 0x800180 <Remaining_Ticks+0x7>
				TIMSK1 = (1 << OCIE1A); // Timer/Counter1 Interrupt Mask Register -> Enabled interrupt for progrm at TIMER1_COMPA_vect to be executed on compare match
				break;
			
			case _8_bit1:
				
				TCCR0A = (1 << WGM01);
    143c:	82 e0       	ldi	r24, 0x02	; 2
    143e:	84 bd       	out	0x24, r24	; 36
				TCCR0B = (1 << CS02) | (1 << CS00);
    1440:	95 e0       	ldi	r25, 0x05	; 5
    1442:	95 bd       	out	0x25, r25	; 37
				
				TIMSK0 = (1 << OCIE0A);
    1444:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
				
				OCR0A = 0xFF;
    1448:	8f ef       	ldi	r24, 0xFF	; 255
    144a:	87 bd       	out	0x27, r24	; 39
				break;
    144c:	01 e0       	ldi	r16, 0x01	; 1
    144e:	10 e0       	ldi	r17, 0x00	; 0
    1450:	1c 87       	std	Y+12, r17	; 0x0c
    1452:	0b 87       	std	Y+11, r16	; 0x0b
    1454:	24 e0       	ldi	r18, 0x04	; 4
    1456:	30 e0       	ldi	r19, 0x00	; 0
    1458:	39 a3       	std	Y+33, r19	; 0x21
    145a:	28 a3       	std	Y+32, r18	; 0x20
    145c:	f8 01       	movw	r30, r16
				
		}
		
	}
	
	Timer_Mode[Selected_Timer] = TIMER_CTC;
    145e:	e3 5f       	subi	r30, 0xF3	; 243
    1460:	fe 4f       	sbci	r31, 0xFE	; 254
    1462:	81 e0       	ldi	r24, 0x01	; 1
    1464:	80 83       	st	Z, r24
	Timer_Unit[Selected_Timer] = Unit;
    1466:	e8 a1       	ldd	r30, Y+32	; 0x20
    1468:	f9 a1       	ldd	r31, Y+33	; 0x21
    146a:	e3 59       	subi	r30, 0x93	; 147
    146c:	fe 4f       	sbci	r31, 0xFE	; 254
    146e:	ac 8c       	ldd	r10, Y+28	; 0x1c
    1470:	bd 8c       	ldd	r11, Y+29	; 0x1d
    1472:	ce 8c       	ldd	r12, Y+30	; 0x1e
    1474:	df 8c       	ldd	r13, Y+31	; 0x1f
    1476:	a0 82       	st	Z, r10
    1478:	b1 82       	std	Z+1, r11	; 0x01
    147a:	c2 82       	std	Z+2, r12	; 0x02
    147c:	d3 82       	std	Z+3, r13	; 0x03
	Timer_Step[Selected_Timer] = Step;
    147e:	eb 85       	ldd	r30, Y+11	; 0x0b
    1480:	fc 85       	ldd	r31, Y+12	; 0x0c
    1482:	ee 0f       	add	r30, r30
    1484:	ff 1f       	adc	r31, r31
    1486:	e9 59       	subi	r30, 0x99	; 153
    1488:	fe 4f       	sbci	r31, 0xFE	; 254
    148a:	31 82       	std	Z+1, r3	; 0x01
    148c:	20 82       	st	Z, r2
	return TIMER_OK;
    148e:	6c cf       	rjmp	.-296    	; 0x1368 <Configure_Timer+0x22c>
		
	switch(Selected_Timer){
		
		case _16_bit:
			
			TIMSK1 = TIMSK1 & ~(1 << OCIE1A); // Disable the timer interrupt as it is being reconfigured.
    1490:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1494:	8d 7f       	andi	r24, 0xFD	; 253
    1496:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>

			Calculated_Prescaler = (Scaled_Ticks+65534)/65535; // Ceiling function
    149a:	2b 85       	ldd	r18, Y+11	; 0x0b
    149c:	38 2d       	mov	r19, r8
    149e:	49 2d       	mov	r20, r9
    14a0:	54 2d       	mov	r21, r4
    14a2:	65 2d       	mov	r22, r5
    14a4:	76 2d       	mov	r23, r6
    14a6:	87 2d       	mov	r24, r7
    14a8:	98 a1       	ldd	r25, Y+32	; 0x20
    14aa:	22 50       	subi	r18, 0x02	; 2
    14ac:	31 09       	sbc	r19, r1
    14ae:	4f 4f       	sbci	r20, 0xFF	; 255
    14b0:	5f 4f       	sbci	r21, 0xFF	; 255
    14b2:	6f 4f       	sbci	r22, 0xFF	; 255
    14b4:	7f 4f       	sbci	r23, 0xFF	; 255
    14b6:	8f 4f       	sbci	r24, 0xFF	; 255
    14b8:	9f 4f       	sbci	r25, 0xFF	; 255
    14ba:	aa 24       	eor	r10, r10
    14bc:	aa 94       	dec	r10
    14be:	bb 24       	eor	r11, r11
    14c0:	ba 94       	dec	r11
    14c2:	c1 2c       	mov	r12, r1
    14c4:	d1 2c       	mov	r13, r1
    14c6:	e1 2c       	mov	r14, r1
    14c8:	f1 2c       	mov	r15, r1
    14ca:	00 e0       	ldi	r16, 0x00	; 0
    14cc:	10 e0       	ldi	r17, 0x00	; 0
    14ce:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__udivdi3>
    14d2:	94 2f       	mov	r25, r20
    14d4:	85 2f       	mov	r24, r21
    14d6:	a9 01       	movw	r20, r18
    14d8:	69 2f       	mov	r22, r25
    14da:	78 2f       	mov	r23, r24
			return TIMER_FAULT;
		
	}


	if(Calculated_Prescaler > 1024){  // The required count will overflow the selected timer, even with the largest available prescaler
    14dc:	41 30       	cpi	r20, 0x01	; 1
    14de:	14 e0       	ldi	r17, 0x04	; 4
    14e0:	51 07       	cpc	r21, r17
    14e2:	61 05       	cpc	r22, r1
    14e4:	71 05       	cpc	r23, r1
    14e6:	08 f4       	brcc	.+2      	; 0x14ea <Configure_Timer+0x3ae>
    14e8:	ec ce       	rjmp	.-552    	; 0x12c2 <Configure_Timer+0x186>

		Prescaler = 1024;
		
		//Adjusted_Cycles = (((TC_CLK + (F_CLK*Prescaler/2))/F_CLK*Prescaler) * Avg_ISR_Cycles); // I may revisit this. Quite challenging to get right, and even harder to get consistently right
		
		Calculated_Ticks[Selected_Timer] = (Scaled_Ticks >> 10);
    14ea:	2b 85       	ldd	r18, Y+11	; 0x0b
    14ec:	38 2d       	mov	r19, r8
    14ee:	49 2d       	mov	r20, r9
    14f0:	54 2d       	mov	r21, r4
    14f2:	65 2d       	mov	r22, r5
    14f4:	76 2d       	mov	r23, r6
    14f6:	87 2d       	mov	r24, r7
    14f8:	98 a1       	ldd	r25, Y+32	; 0x20
    14fa:	0a e0       	ldi	r16, 0x0A	; 10
    14fc:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <__lshrdi3>
    1500:	c9 01       	movw	r24, r18
    1502:	da 01       	movw	r26, r20
    1504:	80 93 85 01 	sts	0x0185, r24	; 0x800185 <Calculated_Ticks>
    1508:	90 93 86 01 	sts	0x0186, r25	; 0x800186 <Calculated_Ticks+0x1>
    150c:	a0 93 87 01 	sts	0x0187, r26	; 0x800187 <Calculated_Ticks+0x2>
    1510:	b0 93 88 01 	sts	0x0188, r27	; 0x800188 <Calculated_Ticks+0x3>
		
		Remaining_Ticks[Selected_Timer] = Calculated_Ticks[Selected_Timer];
    1514:	80 91 85 01 	lds	r24, 0x0185	; 0x800185 <Calculated_Ticks>
    1518:	90 91 86 01 	lds	r25, 0x0186	; 0x800186 <Calculated_Ticks+0x1>
    151c:	a0 91 87 01 	lds	r26, 0x0187	; 0x800187 <Calculated_Ticks+0x2>
    1520:	b0 91 88 01 	lds	r27, 0x0188	; 0x800188 <Calculated_Ticks+0x3>
    1524:	80 93 79 01 	sts	0x0179, r24	; 0x800179 <Remaining_Ticks>
    1528:	90 93 7a 01 	sts	0x017A, r25	; 0x80017a <Remaining_Ticks+0x1>
    152c:	a0 93 7b 01 	sts	0x017B, r26	; 0x80017b <Remaining_Ticks+0x2>
    1530:	b0 93 7c 01 	sts	0x017C, r27	; 0x80017c <Remaining_Ticks+0x3>
		
		switch(Selected_Timer){
			
			case _16_bit:
				
				TCCR1B = (1 << CS12) | (1 << CS10) | (1 << WGM12); // Set prescaler to 1024, CTC mode (TCCR = Timer counter control register)
    1534:	8d e0       	ldi	r24, 0x0D	; 13
    1536:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
								
				OCR1AH = 0xFF;
    153a:	8f ef       	ldi	r24, 0xFF	; 255
    153c:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
				OCR1AL = 0xFF; // Timer begins
    1540:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
				
				TIMSK1 = (1 << OCIE1A); // Timer/Counter1 Interrupt Mask Register -> Enabled interrupt for progrm at TIMER1_COMPA_vect to be executed on compare match
    1544:	82 e0       	ldi	r24, 0x02	; 2
    1546:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
				break;
    154a:	1c 86       	std	Y+12, r1	; 0x0c
    154c:	1b 86       	std	Y+11, r1	; 0x0b
    154e:	19 a2       	std	Y+33, r1	; 0x21
    1550:	18 a2       	std	Y+32, r1	; 0x20
    1552:	eb 85       	ldd	r30, Y+11	; 0x0b
    1554:	fc 85       	ldd	r31, Y+12	; 0x0c
    1556:	83 cf       	rjmp	.-250    	; 0x145e <Configure_Timer+0x322>

		Prescaler = 1024;
		
		//Adjusted_Cycles = (((TC_CLK + (F_CLK*Prescaler/2))/F_CLK*Prescaler) * Avg_ISR_Cycles); // I may revisit this. Quite challenging to get right, and even harder to get consistently right
		
		Calculated_Ticks[Selected_Timer] = (Scaled_Ticks >> 10);
    1558:	2b 85       	ldd	r18, Y+11	; 0x0b
    155a:	38 2d       	mov	r19, r8
    155c:	49 2d       	mov	r20, r9
    155e:	54 2d       	mov	r21, r4
    1560:	65 2d       	mov	r22, r5
    1562:	76 2d       	mov	r23, r6
    1564:	87 2d       	mov	r24, r7
    1566:	98 a1       	ldd	r25, Y+32	; 0x20
    1568:	0a e0       	ldi	r16, 0x0A	; 10
    156a:	0e 94 e0 0e 	call	0x1dc0	; 0x1dc0 <__lshrdi3>
    156e:	c9 01       	movw	r24, r18
    1570:	da 01       	movw	r26, r20
    1572:	80 93 8d 01 	sts	0x018D, r24	; 0x80018d <Calculated_Ticks+0x8>
    1576:	90 93 8e 01 	sts	0x018E, r25	; 0x80018e <Calculated_Ticks+0x9>
    157a:	a0 93 8f 01 	sts	0x018F, r26	; 0x80018f <Calculated_Ticks+0xa>
    157e:	b0 93 90 01 	sts	0x0190, r27	; 0x800190 <Calculated_Ticks+0xb>
		
		Remaining_Ticks[Selected_Timer] = Calculated_Ticks[Selected_Timer];
    1582:	80 91 8d 01 	lds	r24, 0x018D	; 0x80018d <Calculated_Ticks+0x8>
    1586:	90 91 8e 01 	lds	r25, 0x018E	; 0x80018e <Calculated_Ticks+0x9>
    158a:	a0 91 8f 01 	lds	r26, 0x018F	; 0x80018f <Calculated_Ticks+0xa>
    158e:	b0 91 90 01 	lds	r27, 0x0190	; 0x800190 <Calculated_Ticks+0xb>
    1592:	80 93 81 01 	sts	0x0181, r24	; 0x800181 <Remaining_Ticks+0x8>
    1596:	90 93 82 01 	sts	0x0182, r25	; 0x800182 <Remaining_Ticks+0x9>
    159a:	a0 93 83 01 	sts	0x0183, r26	; 0x800183 <Remaining_Ticks+0xa>
    159e:	b0 93 84 01 	sts	0x0184, r27	; 0x800184 <Remaining_Ticks+0xb>
				OCR0A = 0xFF;
				break;
			
			case _8_bit2:

				TCCR2A = (1 << WGM21);
    15a2:	3b 8d       	ldd	r19, Y+27	; 0x1b
    15a4:	30 93 b0 00 	sts	0x00B0, r19	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
				TCCR2B = (1 << CS22) | (1 << CS21) | (1 << CS20);
    15a8:	87 e0       	ldi	r24, 0x07	; 7
    15aa:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>

				TIMSK2 = (1 << OCIE2A);
    15ae:	30 93 70 00 	sts	0x0070, r19	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
	
				OCR2A = 0xFF;
    15b2:	8f ef       	ldi	r24, 0xFF	; 255
    15b4:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
				break;
    15b8:	42 e0       	ldi	r20, 0x02	; 2
    15ba:	50 e0       	ldi	r21, 0x00	; 0
    15bc:	5c 87       	std	Y+12, r21	; 0x0c
    15be:	4b 87       	std	Y+11, r20	; 0x0b
    15c0:	68 e0       	ldi	r22, 0x08	; 8
    15c2:	70 e0       	ldi	r23, 0x00	; 0
    15c4:	79 a3       	std	Y+33, r23	; 0x21
    15c6:	68 a3       	std	Y+32, r22	; 0x20
    15c8:	fa 01       	movw	r30, r20
    15ca:	49 cf       	rjmp	.-366    	; 0x145e <Configure_Timer+0x322>
				break;
			}
			
		}
	
		uint32_t Denominator =  Prescaler * Unit;
    15cc:	2c 8d       	ldd	r18, Y+28	; 0x1c
    15ce:	3d 8d       	ldd	r19, Y+29	; 0x1d
    15d0:	4e 8d       	ldd	r20, Y+30	; 0x1e
    15d2:	5f 8d       	ldd	r21, Y+31	; 0x1f
    15d4:	bc 01       	movw	r22, r24
    15d6:	cd 01       	movw	r24, r26
    15d8:	0e 94 1f 0e 	call	0x1c3e	; 0x1c3e <__mulsi3>
    15dc:	2b 01       	movw	r4, r22
    15de:	3c 01       	movw	r6, r24

		if(Denominator == 0) return TIMER_FAULT;
    15e0:	61 15       	cp	r22, r1
    15e2:	71 05       	cpc	r23, r1
    15e4:	81 05       	cpc	r24, r1
    15e6:	91 05       	cpc	r25, r1
    15e8:	09 f4       	brne	.+2      	; 0x15ec <Configure_Timer+0x4b0>
    15ea:	bd ce       	rjmp	.-646    	; 0x1366 <Configure_Timer+0x22a>
	
		//Adjusted_Cycles = (((TC_CLK + (F_CLK*Prescaler/2))/F_CLK*Prescaler) * Avg_ISR_Cycles); 
	
		// Rounding integer division (A new trick I learned) reduces error of Timer_Top ideally to +- 0.5:
	
		uint32_t Timer_Top = ((Numerator + (Denominator/2)) / Denominator); 
    15ec:	dc 01       	movw	r26, r24
    15ee:	cb 01       	movw	r24, r22
    15f0:	b6 95       	lsr	r27
    15f2:	a7 95       	ror	r26
    15f4:	97 95       	ror	r25
    15f6:	87 95       	ror	r24
    15f8:	5c 01       	movw	r10, r24
    15fa:	6d 01       	movw	r12, r26
    15fc:	9c 01       	movw	r18, r24
    15fe:	a6 01       	movw	r20, r12
    1600:	60 e0       	ldi	r22, 0x00	; 0
    1602:	70 e0       	ldi	r23, 0x00	; 0
    1604:	80 e0       	ldi	r24, 0x00	; 0
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	ab 88       	ldd	r10, Y+19	; 0x13
    160a:	bc 88       	ldd	r11, Y+20	; 0x14
    160c:	cd 88       	ldd	r12, Y+21	; 0x15
    160e:	de 88       	ldd	r13, Y+22	; 0x16
    1610:	e1 2c       	mov	r14, r1
    1612:	f1 2c       	mov	r15, r1
    1614:	00 e0       	ldi	r16, 0x00	; 0
    1616:	10 e0       	ldi	r17, 0x00	; 0
    1618:	0e 94 fc 0e 	call	0x1df8	; 0x1df8 <__adddi3>
    161c:	63 01       	movw	r12, r6
    161e:	52 01       	movw	r10, r4
    1620:	e1 2c       	mov	r14, r1
    1622:	f1 2c       	mov	r15, r1
    1624:	87 01       	movw	r16, r14
    1626:	4b 8a       	std	Y+19, r4	; 0x13
    1628:	bc 8a       	std	Y+20, r11	; 0x14
    162a:	cd 8a       	std	Y+21, r12	; 0x15
    162c:	de 8a       	std	Y+22, r13	; 0x16
    162e:	ef 8a       	std	Y+23, r14	; 0x17
    1630:	f8 8e       	std	Y+24, r15	; 0x18
    1632:	09 8f       	std	Y+25, r16	; 0x19
    1634:	1a 8f       	std	Y+26, r17	; 0x1a
    1636:	e1 2c       	mov	r14, r1
    1638:	f1 2c       	mov	r15, r1
    163a:	00 e0       	ldi	r16, 0x00	; 0
    163c:	10 e0       	ldi	r17, 0x00	; 0
    163e:	0e 94 81 0e 	call	0x1d02	; 0x1d02 <__udivdi3>
    1642:	c9 01       	movw	r24, r18
    1644:	da 01       	movw	r26, r20
	
		if (Timer_Top == 0) return TIMER_FAULT;
    1646:	00 97       	sbiw	r24, 0x00	; 0
    1648:	a1 05       	cpc	r26, r1
    164a:	b1 05       	cpc	r27, r1
    164c:	09 f4       	brne	.+2      	; 0x1650 <Configure_Timer+0x514>
    164e:	8b ce       	rjmp	.-746    	; 0x1366 <Configure_Timer+0x22a>

		if( (Selected_Timer == _8_bit1 || Selected_Timer == _8_bit2) && Timer_Top > 255 ){
    1650:	3b 8d       	ldd	r19, Y+27	; 0x1b
    1652:	31 50       	subi	r19, 0x01	; 1
    1654:	32 30       	cpi	r19, 0x02	; 2
    1656:	b8 f1       	brcs	.+110    	; 0x16c6 <Configure_Timer+0x58a>
		
			return TIMER_FAULT; 
		
		}else if(Selected_Timer == _16_bit && Timer_Top > 65535){
    1658:	bb 8c       	ldd	r11, Y+27	; 0x1b
    165a:	b1 10       	cpse	r11, r1
    165c:	3b c0       	rjmp	.+118    	; 0x16d4 <Configure_Timer+0x598>
    165e:	00 97       	sbiw	r24, 0x00	; 0
    1660:	01 e0       	ldi	r16, 0x01	; 1
    1662:	a0 07       	cpc	r26, r16
    1664:	b1 05       	cpc	r27, r1
    1666:	08 f0       	brcs	.+2      	; 0x166a <Configure_Timer+0x52e>
    1668:	7e ce       	rjmp	.-772    	; 0x1366 <Configure_Timer+0x22a>
	
	switch(Timer){
		
		case _16_bit:
		
			TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10)); // Clear previous prescaler bits
    166a:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    166e:	38 7f       	andi	r19, 0xF8	; 248
    1670:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
    1674:	30 e4       	ldi	r19, 0x40	; 64
    1676:	83 16       	cp	r8, r19
    1678:	91 04       	cpc	r9, r1
    167a:	09 f4       	brne	.+2      	; 0x167e <Configure_Timer+0x542>
    167c:	ac c0       	rjmp	.+344    	; 0x17d6 <Configure_Timer+0x69a>
    167e:	08 f0       	brcs	.+2      	; 0x1682 <Configure_Timer+0x546>
    1680:	78 c0       	rjmp	.+240    	; 0x1772 <Configure_Timer+0x636>
    1682:	51 e0       	ldi	r21, 0x01	; 1
    1684:	85 16       	cp	r8, r21
    1686:	91 04       	cpc	r9, r1
    1688:	09 f4       	brne	.+2      	; 0x168c <Configure_Timer+0x550>
    168a:	9f c0       	rjmp	.+318    	; 0x17ca <Configure_Timer+0x68e>
    168c:	68 e0       	ldi	r22, 0x08	; 8
    168e:	86 16       	cp	r8, r22
    1690:	91 04       	cpc	r9, r1
    1692:	09 f0       	breq	.+2      	; 0x1696 <Configure_Timer+0x55a>
    1694:	68 ce       	rjmp	.-816    	; 0x1366 <Configure_Timer+0x22a>
					TCCR1B |= (1 << CS10);
					break;
				
				case 8:
					
					TCCR1B |= (1 << CS11);
    1696:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    169a:	32 60       	ori	r19, 0x02	; 2
    169c:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	
		switch(Selected_Timer){
		
			case _16_bit:
				
				TCCR1B |= (1 << WGM12); 
    16a0:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    16a4:	38 60       	ori	r19, 0x08	; 8
    16a6:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
			
				OCR1AH = (Timer_Top >> 8) & 0xFF;
    16aa:	89 2f       	mov	r24, r25
    16ac:	9a 2f       	mov	r25, r26
    16ae:	ab 2f       	mov	r26, r27
    16b0:	bb 27       	eor	r27, r27
    16b2:	80 93 89 00 	sts	0x0089, r24	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
				TIMSK1 = (1 << OCIE1A); // Timer/Counter1 Interrupt Mask Register -> Enabled interrupt for progrm at TIMER1_COMPA_vect to be executed on compare match
    16b6:	82 e0       	ldi	r24, 0x02	; 2
    16b8:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
				OCR1AL = (Timer_Top & 0xFF); // Timer begins
    16bc:	20 93 88 00 	sts	0x0088, r18	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
    16c0:	eb 85       	ldd	r30, Y+11	; 0x0b
    16c2:	fc 85       	ldd	r31, Y+12	; 0x0c
			
				
				break;
    16c4:	cc ce       	rjmp	.-616    	; 0x145e <Configure_Timer+0x322>
	
		uint32_t Timer_Top = ((Numerator + (Denominator/2)) / Denominator); 
	
		if (Timer_Top == 0) return TIMER_FAULT;

		if( (Selected_Timer == _8_bit1 || Selected_Timer == _8_bit2) && Timer_Top > 255 ){
    16c6:	8f 3f       	cpi	r24, 0xFF	; 255
    16c8:	91 05       	cpc	r25, r1
    16ca:	a1 05       	cpc	r26, r1
    16cc:	b1 05       	cpc	r27, r1
    16ce:	11 f0       	breq	.+4      	; 0x16d4 <Configure_Timer+0x598>
    16d0:	08 f0       	brcs	.+2      	; 0x16d4 <Configure_Timer+0x598>
    16d2:	49 ce       	rjmp	.-878    	; 0x1366 <Configure_Timer+0x22a>
	
}

static Timer_Status Set_Prescaler(Timers Timer, uint16_t Prescaler){
	
	switch(Timer){
    16d4:	1b 8d       	ldd	r17, Y+27	; 0x1b
    16d6:	11 30       	cpi	r17, 0x01	; 1
    16d8:	61 f1       	breq	.+88     	; 0x1732 <Configure_Timer+0x5f6>
    16da:	38 f2       	brcs	.-114    	; 0x166a <Configure_Timer+0x52e>
    16dc:	12 30       	cpi	r17, 0x02	; 2
    16de:	09 f0       	breq	.+2      	; 0x16e2 <Configure_Timer+0x5a6>
    16e0:	42 ce       	rjmp	.-892    	; 0x1366 <Configure_Timer+0x22a>
			
			break;
		
		case _8_bit2:
		
			TCCR2B &= ~((1 << CS22) | (1 << CS21) | (1 << CS20));
    16e2:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    16e6:	88 7f       	andi	r24, 0xF8	; 248
    16e8:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
		
			switch(Prescaler){
    16ec:	70 e4       	ldi	r23, 0x40	; 64
    16ee:	87 16       	cp	r8, r23
    16f0:	91 04       	cpc	r9, r1
    16f2:	09 f4       	brne	.+2      	; 0x16f6 <Configure_Timer+0x5ba>
    16f4:	7c c0       	rjmp	.+248    	; 0x17ee <Configure_Timer+0x6b2>
    16f6:	08 f0       	brcs	.+2      	; 0x16fa <Configure_Timer+0x5be>
    16f8:	59 c0       	rjmp	.+178    	; 0x17ac <Configure_Timer+0x670>
    16fa:	91 e0       	ldi	r25, 0x01	; 1
    16fc:	89 16       	cp	r8, r25
    16fe:	91 04       	cpc	r9, r1
    1700:	09 f4       	brne	.+2      	; 0x1704 <Configure_Timer+0x5c8>
    1702:	6f c0       	rjmp	.+222    	; 0x17e2 <Configure_Timer+0x6a6>
    1704:	a8 e0       	ldi	r26, 0x08	; 8
    1706:	8a 16       	cp	r8, r26
    1708:	91 04       	cpc	r9, r1
    170a:	09 f0       	breq	.+2      	; 0x170e <Configure_Timer+0x5d2>
    170c:	2c ce       	rjmp	.-936    	; 0x1366 <Configure_Timer+0x22a>
					TCCR2B |= (1 << CS20);
					break;
				
				case 8:
				
					TCCR2B |= (1 << CS21);
    170e:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1712:	82 60       	ori	r24, 0x02	; 2
    1714:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
		
				break;
			
			case _8_bit2:

				TCCR2A |= (1 << WGM21);		
    1718:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    171c:	82 60       	ori	r24, 0x02	; 2
    171e:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
			
				TIMSK2 = (1 << OCIE2A);
    1722:	82 e0       	ldi	r24, 0x02	; 2
    1724:	80 93 70 00 	sts	0x0070, r24	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
				OCR2A = Timer_Top; 
    1728:	20 93 b3 00 	sts	0x00B3, r18	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
    172c:	eb 85       	ldd	r30, Y+11	; 0x0b
    172e:	fc 85       	ldd	r31, Y+12	; 0x0c
		
				break;
    1730:	96 ce       	rjmp	.-724    	; 0x145e <Configure_Timer+0x322>
			
			break;
		
		case _8_bit1:
		
			TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));
    1732:	85 b5       	in	r24, 0x25	; 37
    1734:	88 7f       	andi	r24, 0xF8	; 248
    1736:	85 bd       	out	0x25, r24	; 37
		
			switch(Prescaler){
    1738:	00 e4       	ldi	r16, 0x40	; 64
    173a:	80 16       	cp	r8, r16
    173c:	91 04       	cpc	r9, r1
    173e:	09 f4       	brne	.+2      	; 0x1742 <Configure_Timer+0x606>
    1740:	60 c0       	rjmp	.+192    	; 0x1802 <Configure_Timer+0x6c6>
    1742:	38 f5       	brcc	.+78     	; 0x1792 <Configure_Timer+0x656>
    1744:	31 e0       	ldi	r19, 0x01	; 1
    1746:	83 16       	cp	r8, r19
    1748:	91 04       	cpc	r9, r1
    174a:	09 f4       	brne	.+2      	; 0x174e <Configure_Timer+0x612>
    174c:	64 c0       	rjmp	.+200    	; 0x1816 <Configure_Timer+0x6da>
    174e:	48 e0       	ldi	r20, 0x08	; 8
    1750:	84 16       	cp	r8, r20
    1752:	91 04       	cpc	r9, r1
    1754:	09 f0       	breq	.+2      	; 0x1758 <Configure_Timer+0x61c>
    1756:	07 ce       	rjmp	.-1010   	; 0x1366 <Configure_Timer+0x22a>
					TCCR0B |= (1 << CS00);
					break;
				
				case 8:
				
					TCCR0B |= (1 << CS01);
    1758:	85 b5       	in	r24, 0x25	; 37
    175a:	82 60       	ori	r24, 0x02	; 2
    175c:	85 bd       	out	0x25, r24	; 37
				
				break;
			
			case _8_bit1:

				TCCR0A |= (1 << WGM01); 	
    175e:	84 b5       	in	r24, 0x24	; 36
    1760:	82 60       	ori	r24, 0x02	; 2
    1762:	84 bd       	out	0x24, r24	; 36
			
				TIMSK0 = (1 << OCIE0A);
    1764:	82 e0       	ldi	r24, 0x02	; 2
    1766:	80 93 6e 00 	sts	0x006E, r24	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
				OCR0A = Timer_Top;		
    176a:	27 bd       	out	0x27, r18	; 39
    176c:	eb 85       	ldd	r30, Y+11	; 0x0b
    176e:	fc 85       	ldd	r31, Y+12	; 0x0c
		
				break;
    1770:	76 ce       	rjmp	.-788    	; 0x145e <Configure_Timer+0x322>
		
		case _16_bit:
		
			TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10)); // Clear previous prescaler bits
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
    1772:	81 14       	cp	r8, r1
    1774:	71 e0       	ldi	r23, 0x01	; 1
    1776:	97 06       	cpc	r9, r23
    1778:	09 f4       	brne	.+2      	; 0x177c <Configure_Timer+0x640>
    177a:	47 c0       	rjmp	.+142    	; 0x180a <Configure_Timer+0x6ce>
    177c:	81 14       	cp	r8, r1
    177e:	e4 e0       	ldi	r30, 0x04	; 4
    1780:	9e 06       	cpc	r9, r30
    1782:	09 f0       	breq	.+2      	; 0x1786 <Configure_Timer+0x64a>
    1784:	f0 cd       	rjmp	.-1056   	; 0x1366 <Configure_Timer+0x22a>
					TCCR1B |= (1 << CS12);
					break;
				
				case 1024:
				
					TCCR1B |= (1 << CS12) | (1 << CS10);
    1786:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    178a:	35 60       	ori	r19, 0x05	; 5
    178c:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1790:	87 cf       	rjmp	.-242    	; 0x16a0 <Configure_Timer+0x564>
		
		case _8_bit1:
		
			TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));
		
			switch(Prescaler){
    1792:	81 14       	cp	r8, r1
    1794:	51 e0       	ldi	r21, 0x01	; 1
    1796:	95 06       	cpc	r9, r21
    1798:	81 f1       	breq	.+96     	; 0x17fa <Configure_Timer+0x6be>
    179a:	81 14       	cp	r8, r1
    179c:	64 e0       	ldi	r22, 0x04	; 4
    179e:	96 06       	cpc	r9, r22
    17a0:	09 f0       	breq	.+2      	; 0x17a4 <Configure_Timer+0x668>
    17a2:	e1 cd       	rjmp	.-1086   	; 0x1366 <Configure_Timer+0x22a>
					TCCR0B |= (1 << CS02);
					break;
				
				case 1024:
				
					TCCR0B |= (1 << CS02) | (1 << CS00);
    17a4:	85 b5       	in	r24, 0x25	; 37
    17a6:	85 60       	ori	r24, 0x05	; 5
    17a8:	85 bd       	out	0x25, r24	; 37
    17aa:	d9 cf       	rjmp	.-78     	; 0x175e <Configure_Timer+0x622>
		
		case _8_bit2:
		
			TCCR2B &= ~((1 << CS22) | (1 << CS21) | (1 << CS20));
		
			switch(Prescaler){
    17ac:	81 14       	cp	r8, r1
    17ae:	b1 e0       	ldi	r27, 0x01	; 1
    17b0:	9b 06       	cpc	r9, r27
    17b2:	a9 f1       	breq	.+106    	; 0x181e <Configure_Timer+0x6e2>
    17b4:	81 14       	cp	r8, r1
    17b6:	e4 e0       	ldi	r30, 0x04	; 4
    17b8:	9e 06       	cpc	r9, r30
    17ba:	09 f0       	breq	.+2      	; 0x17be <Configure_Timer+0x682>
    17bc:	d4 cd       	rjmp	.-1112   	; 0x1366 <Configure_Timer+0x22a>
					TCCR2B |= (1 << CS22) |  (1<<CS21);
					break;
				
				case 1024:
				
					TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);
    17be:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    17c2:	87 60       	ori	r24, 0x07	; 7
    17c4:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    17c8:	a7 cf       	rjmp	.-178    	; 0x1718 <Configure_Timer+0x5dc>
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
				
				case 1:
				
					TCCR1B |= (1 << CS10);
    17ca:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    17ce:	31 60       	ori	r19, 0x01	; 1
    17d0:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    17d4:	65 cf       	rjmp	.-310    	; 0x16a0 <Configure_Timer+0x564>
					TCCR1B |= (1 << CS11);
					break;
				
				case 64:
				
					TCCR1B |= (1 << CS11) | (1 << CS10);
    17d6:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    17da:	33 60       	ori	r19, 0x03	; 3
    17dc:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    17e0:	5f cf       	rjmp	.-322    	; 0x16a0 <Configure_Timer+0x564>
		
			switch(Prescaler){
				
				case 1:
				
					TCCR2B |= (1 << CS20);
    17e2:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    17e6:	81 60       	ori	r24, 0x01	; 1
    17e8:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    17ec:	95 cf       	rjmp	.-214    	; 0x1718 <Configure_Timer+0x5dc>
					TCCR2B |= (1 << CS21);
					break;
				
				case 64:
				
					TCCR2B |= (1 << CS22);
    17ee:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    17f2:	84 60       	ori	r24, 0x04	; 4
    17f4:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    17f8:	8f cf       	rjmp	.-226    	; 0x1718 <Configure_Timer+0x5dc>
					TCCR0B |= (1 << CS01) | (1 << CS00);
					break;
				
				case 256:
				
					TCCR0B |= (1 << CS02);
    17fa:	85 b5       	in	r24, 0x25	; 37
    17fc:	84 60       	ori	r24, 0x04	; 4
    17fe:	85 bd       	out	0x25, r24	; 37
    1800:	ae cf       	rjmp	.-164    	; 0x175e <Configure_Timer+0x622>
					TCCR0B |= (1 << CS01);
					break;
				
				case 64:
				
					TCCR0B |= (1 << CS01) | (1 << CS00);
    1802:	85 b5       	in	r24, 0x25	; 37
    1804:	83 60       	ori	r24, 0x03	; 3
    1806:	85 bd       	out	0x25, r24	; 37
    1808:	aa cf       	rjmp	.-172    	; 0x175e <Configure_Timer+0x622>
					TCCR1B |= (1 << CS11) | (1 << CS10);
					break;
					
				case 256:
				
					TCCR1B |= (1 << CS12);
    180a:	30 91 81 00 	lds	r19, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    180e:	34 60       	ori	r19, 0x04	; 4
    1810:	30 93 81 00 	sts	0x0081, r19	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1814:	45 cf       	rjmp	.-374    	; 0x16a0 <Configure_Timer+0x564>
		
			switch(Prescaler){
				
				case 1:
				
					TCCR0B |= (1 << CS00);
    1816:	85 b5       	in	r24, 0x25	; 37
    1818:	81 60       	ori	r24, 0x01	; 1
    181a:	85 bd       	out	0x25, r24	; 37
    181c:	a0 cf       	rjmp	.-192    	; 0x175e <Configure_Timer+0x622>
					TCCR2B |= (1 << CS22);
					break;
				
				case 256:
				
					TCCR2B |= (1 << CS22) |  (1<<CS21);
    181e:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1822:	86 60       	ori	r24, 0x06	; 6
    1824:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1828:	77 cf       	rjmp	.-274    	; 0x1718 <Configure_Timer+0x5dc>

0000182a <Toggle_PWM>:
	
}

Timer_Status Toggle_PWM(PWM_Setup* PWM, PWM_States PWM_State) { // Hardware is incapable of variable freq. variable duty %, except for 16 bit timer.
	
	switch(PWM->Pin){ // I repeat myself seemingly a fair bit here, but the only way the timer is known, without having to pass the timer, is by knowing which pin it is.
    182a:	fc 01       	movw	r30, r24
    182c:	80 81       	ld	r24, Z
    182e:	82 30       	cpi	r24, 0x02	; 2
    1830:	09 f4       	brne	.+2      	; 0x1834 <Toggle_PWM+0xa>
    1832:	8e c0       	rjmp	.+284    	; 0x1950 <Toggle_PWM+0x126>
    1834:	18 f1       	brcs	.+70     	; 0x187c <Toggle_PWM+0x52>
    1836:	84 30       	cpi	r24, 0x04	; 4
    1838:	09 f4       	brne	.+2      	; 0x183c <Toggle_PWM+0x12>
    183a:	70 c0       	rjmp	.+224    	; 0x191c <Toggle_PWM+0xf2>
    183c:	08 f4       	brcc	.+2      	; 0x1840 <Toggle_PWM+0x16>
    183e:	53 c0       	rjmp	.+166    	; 0x18e6 <Toggle_PWM+0xbc>
    1840:	85 30       	cpi	r24, 0x05	; 5
    1842:	09 f0       	breq	.+2      	; 0x1846 <Toggle_PWM+0x1c>
    1844:	4e c0       	rjmp	.+156    	; 0x18e2 <Toggle_PWM+0xb8>
					
			break;
		
		case PD3_OC2B:
		
			Selected_Timer = _8_bit2;
    1846:	82 e0       	ldi	r24, 0x02	; 2
    1848:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    184c:	66 23       	and	r22, r22
    184e:	09 f4       	brne	.+2      	; 0x1852 <Toggle_PWM+0x28>
    1850:	c8 c0       	rjmp	.+400    	; 0x19e2 <Toggle_PWM+0x1b8>
    1852:	61 30       	cpi	r22, 0x01	; 1
    1854:	09 f0       	breq	.+2      	; 0x1858 <Toggle_PWM+0x2e>
    1856:	45 c0       	rjmp	.+138    	; 0x18e2 <Toggle_PWM+0xb8>
			
			break;
			
		case _8_bit2:
		
			if(Timer_Mode[_8_bit2] == TIMER_CTC){
    1858:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <Timer_Mode+0x2>
    185c:	81 30       	cpi	r24, 0x01	; 1
    185e:	11 f4       	brne	.+4      	; 0x1864 <Toggle_PWM+0x3a>
				
				TIMSK2 = 0;
    1860:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
				
				case ON:
				
					Reset_Timer_If_CTC();
				
					TCCR2A &= ~((1 << COM2B1) | (1 << COM2B0) | (1 << WGM21) | (1 << WGM20)); 
    1864:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    1868:	8c 7c       	andi	r24, 0xCC	; 204
    186a:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
	
					TCCR2A |= (1<<COM2B1) | (1<<WGM21) | (1<<WGM20);  // Fast PWM
    186e:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    1872:	83 62       	ori	r24, 0x23	; 35
    1874:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
					
					return TIMER_OK;
    1878:	81 e0       	ldi	r24, 0x01	; 1
    187a:	08 95       	ret
	
}

Timer_Status Toggle_PWM(PWM_Setup* PWM, PWM_States PWM_State) { // Hardware is incapable of variable freq. variable duty %, except for 16 bit timer.
	
	switch(PWM->Pin){ // I repeat myself seemingly a fair bit here, but the only way the timer is known, without having to pass the timer, is by knowing which pin it is.
    187c:	88 23       	and	r24, r24
    187e:	49 f1       	breq	.+82     	; 0x18d2 <Toggle_PWM+0xa8>
    1880:	81 30       	cpi	r24, 0x01	; 1
    1882:	79 f5       	brne	.+94     	; 0x18e2 <Toggle_PWM+0xb8>
		
			break;
		
		case PB2_OC1B:
			
			Selected_Timer = _16_bit;
    1884:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    1888:	66 23       	and	r22, r22
    188a:	09 f4       	brne	.+2      	; 0x188e <Toggle_PWM+0x64>
    188c:	9c c0       	rjmp	.+312    	; 0x19c6 <Toggle_PWM+0x19c>
    188e:	61 30       	cpi	r22, 0x01	; 1
    1890:	41 f5       	brne	.+80     	; 0x18e2 <Toggle_PWM+0xb8>
	
	switch(Selected_Timer) {
		
		case _16_bit:
		
			if(Timer_Mode[_16_bit] == TIMER_CTC){
    1892:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <Timer_Mode>
    1896:	81 30       	cpi	r24, 0x01	; 1
    1898:	09 f4       	brne	.+2      	; 0x189c <Toggle_PWM+0x72>
    189a:	c1 c0       	rjmp	.+386    	; 0x1a1e <Toggle_PWM+0x1f4>
				
				case ON:
				
					Reset_Timer_If_CTC();

					TCCR1A &= ~((1<<COM1B1)|(1<<COM1B0)|(1<<WGM11)|(1<<WGM10)); // Same process as for the other timer
    189c:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    18a0:	8c 7c       	andi	r24, 0xCC	; 204
    18a2:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
					TCCR1B &= ~((1<<WGM13)|(1<<WGM12));
    18a6:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    18aa:	87 7e       	andi	r24, 0xE7	; 231
    18ac:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>

					TCCR1A |= (1<<WGM10); // Fast PWM
    18b0:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    18b4:	81 60       	ori	r24, 0x01	; 1
    18b6:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
					TCCR1B |= (1<<WGM12);
    18ba:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    18be:	88 60       	ori	r24, 0x08	; 8
    18c0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>

					TCCR1A |= (1<<COM1B1); 
    18c4:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    18c8:	80 62       	ori	r24, 0x20	; 32
    18ca:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
				
					return TIMER_OK;
    18ce:	81 e0       	ldi	r24, 0x01	; 1
    18d0:	08 95       	ret
	
	switch(PWM->Pin){ // I repeat myself seemingly a fair bit here, but the only way the timer is known, without having to pass the timer, is by knowing which pin it is.
		
		case PB1_OC1A:
			
			Selected_Timer = _16_bit;
    18d2:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    18d6:	66 23       	and	r22, r22
    18d8:	09 f4       	brne	.+2      	; 0x18dc <Toggle_PWM+0xb2>
    18da:	94 c0       	rjmp	.+296    	; 0x1a04 <Toggle_PWM+0x1da>
    18dc:	61 30       	cpi	r22, 0x01	; 1
    18de:	09 f4       	brne	.+2      	; 0x18e2 <Toggle_PWM+0xb8>
    18e0:	52 c0       	rjmp	.+164    	; 0x1986 <Toggle_PWM+0x15c>
				
					return TIMER_OK;
				
				default:
				
					return TIMER_FAULT;
    18e2:	80 e0       	ldi	r24, 0x00	; 0
	
	Timer_Unit[Selected_Timer] = Invalid;
	
	return TIMER_OK;
	
}
    18e4:	08 95       	ret
			
			break;
		
		case PD6_OC0A:
		
			Selected_Timer = _8_bit1;
    18e6:	81 e0       	ldi	r24, 0x01	; 1
    18e8:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    18ec:	66 23       	and	r22, r22
    18ee:	09 f4       	brne	.+2      	; 0x18f2 <Toggle_PWM+0xc8>
    18f0:	84 c0       	rjmp	.+264    	; 0x19fa <Toggle_PWM+0x1d0>
    18f2:	61 30       	cpi	r22, 0x01	; 1
    18f4:	b1 f7       	brne	.-20     	; 0x18e2 <Toggle_PWM+0xb8>
			
			break;
			
		case _8_bit1:
		
			if(Timer_Mode[_8_bit1] == TIMER_CTC){
    18f6:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <Timer_Mode+0x1>
    18fa:	81 30       	cpi	r24, 0x01	; 1
    18fc:	09 f4       	brne	.+2      	; 0x1900 <Toggle_PWM+0xd6>
    18fe:	8c c0       	rjmp	.+280    	; 0x1a18 <Toggle_PWM+0x1ee>
				
				case ON:
				
					Reset_Timer_If_CTC();

					TCCR0A &= ~((1<<COM0A1)|(1<<COM0A0)|(1<<WGM01)|(1<<WGM00));
    1900:	84 b5       	in	r24, 0x24	; 36
    1902:	8c 73       	andi	r24, 0x3C	; 60
    1904:	84 bd       	out	0x24, r24	; 36
					TCCR0B &= ~(1<<WGM02);
    1906:	85 b5       	in	r24, 0x25	; 37
    1908:	87 7f       	andi	r24, 0xF7	; 247
    190a:	85 bd       	out	0x25, r24	; 37

					TCCR0A |= (1<<WGM01) | (1<<WGM00);  // Fast PWM
    190c:	84 b5       	in	r24, 0x24	; 36
    190e:	83 60       	ori	r24, 0x03	; 3
    1910:	84 bd       	out	0x24, r24	; 36

					TCCR0A |= (1<<COM0A1);
    1912:	84 b5       	in	r24, 0x24	; 36
    1914:	80 68       	ori	r24, 0x80	; 128
    1916:	84 bd       	out	0x24, r24	; 36
					
					return TIMER_OK;
    1918:	81 e0       	ldi	r24, 0x01	; 1
    191a:	08 95       	ret
			
			break;
		
		case PB3_OC2A:
			
			Selected_Timer = _8_bit2;
    191c:	82 e0       	ldi	r24, 0x02	; 2
    191e:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			switch(PWM_State){
    1922:	66 23       	and	r22, r22
    1924:	09 f4       	brne	.+2      	; 0x1928 <Toggle_PWM+0xfe>
    1926:	56 c0       	rjmp	.+172    	; 0x19d4 <Toggle_PWM+0x1aa>
    1928:	61 30       	cpi	r22, 0x01	; 1
    192a:	d9 f6       	brne	.-74     	; 0x18e2 <Toggle_PWM+0xb8>
			
			break;
			
		case _8_bit2:
		
			if(Timer_Mode[_8_bit2] == TIMER_CTC){
    192c:	80 91 0f 01 	lds	r24, 0x010F	; 0x80010f <Timer_Mode+0x2>
    1930:	81 30       	cpi	r24, 0x01	; 1
    1932:	11 f4       	brne	.+4      	; 0x1938 <Toggle_PWM+0x10e>
				
				TIMSK2 = 0;
    1934:	10 92 70 00 	sts	0x0070, r1	; 0x800070 <__TEXT_REGION_LENGTH__+0x7f8070>
				
				case ON:
				
					Reset_Timer_If_CTC();
				
					TCCR2A &= ~((1 << COM2A1) | (1 << COM2A0) | (1 << WGM21) | (1 << WGM20));
    1938:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    193c:	8c 73       	andi	r24, 0x3C	; 60
    193e:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>

					TCCR2A |= (1<<COM2A1) | (1<<WGM21) | (1<<WGM20);  // Fast PWM
    1942:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    1946:	83 68       	ori	r24, 0x83	; 131
    1948:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
				
					return TIMER_OK;
    194c:	81 e0       	ldi	r24, 0x01	; 1
    194e:	08 95       	ret
			
			break;
		
		case PD5_OC0B:
			
			Selected_Timer = _8_bit1;
    1950:	81 e0       	ldi	r24, 0x01	; 1
    1952:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
						
			switch(PWM_State){
    1956:	66 23       	and	r22, r22
    1958:	09 f4       	brne	.+2      	; 0x195c <Toggle_PWM+0x132>
    195a:	4a c0       	rjmp	.+148    	; 0x19f0 <Toggle_PWM+0x1c6>
    195c:	61 30       	cpi	r22, 0x01	; 1
    195e:	09 f6       	brne	.-126    	; 0x18e2 <Toggle_PWM+0xb8>
			
			break;
			
		case _8_bit1:
		
			if(Timer_Mode[_8_bit1] == TIMER_CTC){
    1960:	80 91 0e 01 	lds	r24, 0x010E	; 0x80010e <Timer_Mode+0x1>
    1964:	81 30       	cpi	r24, 0x01	; 1
    1966:	09 f4       	brne	.+2      	; 0x196a <Toggle_PWM+0x140>
    1968:	5d c0       	rjmp	.+186    	; 0x1a24 <Toggle_PWM+0x1fa>
				
				case ON:
				
					Reset_Timer_If_CTC();

					TCCR0A &= ~((1<<COM0B1)|(1<<COM0B0)|(1<<WGM01)|(1<<WGM00));
    196a:	84 b5       	in	r24, 0x24	; 36
    196c:	8c 7c       	andi	r24, 0xCC	; 204
    196e:	84 bd       	out	0x24, r24	; 36
					TCCR0B &= ~(1<<WGM02);
    1970:	85 b5       	in	r24, 0x25	; 37
    1972:	87 7f       	andi	r24, 0xF7	; 247
    1974:	85 bd       	out	0x25, r24	; 37

					TCCR0A |= (1<<WGM01) | (1<<WGM00);  // Fast PWM
    1976:	84 b5       	in	r24, 0x24	; 36
    1978:	83 60       	ori	r24, 0x03	; 3
    197a:	84 bd       	out	0x24, r24	; 36

					TCCR0A |= (1<<COM0B1);  
    197c:	84 b5       	in	r24, 0x24	; 36
    197e:	80 62       	ori	r24, 0x20	; 32
    1980:	84 bd       	out	0x24, r24	; 36
				
					return TIMER_OK;
    1982:	81 e0       	ldi	r24, 0x01	; 1
    1984:	08 95       	ret
	
	switch(Selected_Timer) {
		
		case _16_bit:
		
			if(Timer_Mode[_16_bit] == TIMER_CTC){
    1986:	80 91 0d 01 	lds	r24, 0x010D	; 0x80010d <Timer_Mode>
    198a:	81 30       	cpi	r24, 0x01	; 1
    198c:	09 f4       	brne	.+2      	; 0x1990 <Toggle_PWM+0x166>
    198e:	41 c0       	rjmp	.+130    	; 0x1a12 <Toggle_PWM+0x1e8>
				case ON:
				
					Reset_Timer_If_CTC();

					// Clear WGM/COM bits:
					TCCR1A &= ~((1<<COM1A1)|(1<<COM1A0)|(1<<WGM11)|(1<<WGM10));
    1990:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    1994:	8c 73       	andi	r24, 0x3C	; 60
    1996:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
					TCCR1B &= ~((1<<WGM13)|(1<<WGM12));
    199a:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    199e:	87 7e       	andi	r24, 0xE7	; 231
    19a0:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>

					// Fast PWM 8-bit (mode 5): WGM12=1, WGM10=1 !!! Important !!! I would configure it to run as phase-aligned PWM, but due to the nature of the PWM timers on the ATMEGA328P, the F_CLK chosen, I had to choose this to get reliable bootstrapping performance. (Phase aligned is way too slow, or too fast. A prescaler of 4 would be nice...)
					TCCR1A |= (1<<WGM10);
    19a4:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    19a8:	81 60       	ori	r24, 0x01	; 1
    19aa:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
					TCCR1B |= (1<<WGM12);
    19ae:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    19b2:	88 60       	ori	r24, 0x08	; 8
    19b4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>

					// Non-inverting
					TCCR1A |= (1<<COM1A1);
    19b8:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    19bc:	80 68       	ori	r24, 0x80	; 128
    19be:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
					
					return TIMER_OK;
    19c2:	81 e0       	ldi	r24, 0x01	; 1
    19c4:	08 95       	ret
				
					return TIMER_OK;
				
				case OFF:
				
					TCCR1A &= ~((1 << COM1B1) | (1 << COM1B0));
    19c6:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    19ca:	8f 7c       	andi	r24, 0xCF	; 207
    19cc:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
				
					return TIMER_OK;
    19d0:	81 e0       	ldi	r24, 0x01	; 1
    19d2:	08 95       	ret
				
					return TIMER_OK;
				
				case OFF:
				
					TCCR2A &= ~((1 << COM2A1) | (1 << COM2A0));
    19d4:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    19d8:	8f 73       	andi	r24, 0x3F	; 63
    19da:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
				
					return TIMER_OK;
    19de:	81 e0       	ldi	r24, 0x01	; 1
    19e0:	08 95       	ret
					
					return TIMER_OK;
				
				case OFF:
				
					TCCR2A &= ~((1 << COM2B1) | (1 << COM2B0));
    19e2:	80 91 b0 00 	lds	r24, 0x00B0	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
    19e6:	8f 7c       	andi	r24, 0xCF	; 207
    19e8:	80 93 b0 00 	sts	0x00B0, r24	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7f80b0>
				
					return TIMER_OK;
    19ec:	81 e0       	ldi	r24, 0x01	; 1
    19ee:	08 95       	ret
				
					return TIMER_OK;
				
				case OFF:
				
					TCCR0A &= ~((1 << COM0B1) | (1 << COM0B0));
    19f0:	84 b5       	in	r24, 0x24	; 36
    19f2:	8f 7c       	andi	r24, 0xCF	; 207
    19f4:	84 bd       	out	0x24, r24	; 36
				
					return TIMER_OK;
    19f6:	81 e0       	ldi	r24, 0x01	; 1
    19f8:	08 95       	ret
					
					return TIMER_OK;
				
				case OFF:
				
					TCCR0A &= ~((1 << COM0A1) | (1 << COM0A0)); 
    19fa:	84 b5       	in	r24, 0x24	; 36
    19fc:	8f 73       	andi	r24, 0x3F	; 63
    19fe:	84 bd       	out	0x24, r24	; 36
				
					return TIMER_OK;
    1a00:	81 e0       	ldi	r24, 0x01	; 1
    1a02:	08 95       	ret
					
					return TIMER_OK;
					
				case OFF:
				
					TCCR1A &= ~((1 << COM1A1) | (1 << COM1A0)); // Restore normal port operation for this pin
    1a04:	80 91 80 00 	lds	r24, 0x0080	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
    1a08:	8f 73       	andi	r24, 0x3F	; 63
    1a0a:	80 93 80 00 	sts	0x0080, r24	; 0x800080 <__TEXT_REGION_LENGTH__+0x7f8080>
					
					return TIMER_OK;
    1a0e:	81 e0       	ldi	r24, 0x01	; 1
    1a10:	08 95       	ret
		
		case _16_bit:
		
			if(Timer_Mode[_16_bit] == TIMER_CTC){
				
				TIMSK1 = 0; // Disable all timer interrupts
    1a12:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1a16:	bc cf       	rjmp	.-136    	; 0x1990 <Toggle_PWM+0x166>
			
		case _8_bit1:
		
			if(Timer_Mode[_8_bit1] == TIMER_CTC){
				
				TIMSK0 = 0;
    1a18:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
    1a1c:	71 cf       	rjmp	.-286    	; 0x1900 <Toggle_PWM+0xd6>
		
		case _16_bit:
		
			if(Timer_Mode[_16_bit] == TIMER_CTC){
				
				TIMSK1 = 0; // Disable all timer interrupts
    1a1e:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <__TEXT_REGION_LENGTH__+0x7f806f>
    1a22:	3c cf       	rjmp	.-392    	; 0x189c <Toggle_PWM+0x72>
			
		case _8_bit1:
		
			if(Timer_Mode[_8_bit1] == TIMER_CTC){
				
				TIMSK0 = 0;
    1a24:	10 92 6e 00 	sts	0x006E, r1	; 0x80006e <__TEXT_REGION_LENGTH__+0x7f806e>
    1a28:	a0 cf       	rjmp	.-192    	; 0x196a <Toggle_PWM+0x140>

00001a2a <Configure_PWM>:
	
	return TIMER_OK;
	
}

Timer_Status Configure_PWM(PWM_Setup* PWM, uint16_t Prescaler, uint8_t Duty_Cycle){
    1a2a:	9b 01       	movw	r18, r22
	
	if(Duty_Cycle > 100) {
    1a2c:	45 36       	cpi	r20, 0x65	; 101
    1a2e:	98 f5       	brcc	.+102    	; 0x1a96 <Configure_PWM+0x6c>
		return TIMER_FAULT;
	}
	
	switch(PWM->Pin){
    1a30:	fc 01       	movw	r30, r24
    1a32:	80 81       	ld	r24, Z
    1a34:	82 30       	cpi	r24, 0x02	; 2
    1a36:	09 f4       	brne	.+2      	; 0x1a3a <Configure_PWM+0x10>
    1a38:	9b c0       	rjmp	.+310    	; 0x1b70 <Configure_PWM+0x146>
    1a3a:	78 f1       	brcs	.+94     	; 0x1a9a <Configure_PWM+0x70>
    1a3c:	84 30       	cpi	r24, 0x04	; 4
    1a3e:	09 f4       	brne	.+2      	; 0x1a42 <Configure_PWM+0x18>
    1a40:	88 c0       	rjmp	.+272    	; 0x1b52 <Configure_PWM+0x128>
    1a42:	08 f4       	brcc	.+2      	; 0x1a46 <Configure_PWM+0x1c>
    1a44:	65 c0       	rjmp	.+202    	; 0x1b10 <Configure_PWM+0xe6>
    1a46:	85 30       	cpi	r24, 0x05	; 5
    1a48:	31 f5       	brne	.+76     	; 0x1a96 <Configure_PWM+0x6c>
		
			break;
		
		case PD3_OC2B:
		
			OCR2B = (Duty_Cycle * 255 + 50) / 100;
    1a4a:	ef ef       	ldi	r30, 0xFF	; 255
    1a4c:	4e 9f       	mul	r20, r30
    1a4e:	c0 01       	movw	r24, r0
    1a50:	11 24       	eor	r1, r1
    1a52:	c2 96       	adiw	r24, 0x32	; 50
    1a54:	64 e6       	ldi	r22, 0x64	; 100
    1a56:	70 e0       	ldi	r23, 0x00	; 0
    1a58:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <__divmodhi4>
    1a5c:	60 93 b4 00 	sts	0x00B4, r22	; 0x8000b4 <__TEXT_REGION_LENGTH__+0x7f80b4>
			Selected_Timer = _8_bit2;
    1a60:	82 e0       	ldi	r24, 0x02	; 2
    1a62:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			break;
		
		case _8_bit2:
		
			TCCR2B &= ~((1 << CS22) | (1 << CS21) | (1 << CS20));
    1a66:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1a6a:	88 7f       	andi	r24, 0xF8	; 248
    1a6c:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
		
			switch(Prescaler){
    1a70:	20 34       	cpi	r18, 0x40	; 64
    1a72:	31 05       	cpc	r19, r1
    1a74:	09 f4       	brne	.+2      	; 0x1a78 <Configure_PWM+0x4e>
    1a76:	d7 c0       	rjmp	.+430    	; 0x1c26 <Configure_PWM+0x1fc>
    1a78:	08 f0       	brcs	.+2      	; 0x1a7c <Configure_PWM+0x52>
    1a7a:	94 c0       	rjmp	.+296    	; 0x1ba4 <Configure_PWM+0x17a>
    1a7c:	21 30       	cpi	r18, 0x01	; 1
    1a7e:	31 05       	cpc	r19, r1
    1a80:	09 f4       	brne	.+2      	; 0x1a84 <Configure_PWM+0x5a>
    1a82:	c3 c0       	rjmp	.+390    	; 0x1c0a <Configure_PWM+0x1e0>
    1a84:	28 30       	cpi	r18, 0x08	; 8
    1a86:	31 05       	cpc	r19, r1
    1a88:	31 f4       	brne	.+12     	; 0x1a96 <Configure_PWM+0x6c>
					TCCR2B |= (1 << CS20);
					break;
				
				case 8:
				
					TCCR2B |= (1 << CS21);
    1a8a:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1a8e:	82 60       	ori	r24, 0x02	; 2
    1a90:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1a94:	a2 c0       	rjmp	.+324    	; 0x1bda <Configure_PWM+0x1b0>
	}
	
	Timer_Status Status = Set_Prescaler(Selected_Timer, Prescaler);
	
	if(Status == TIMER_FAULT){
		return TIMER_FAULT;
    1a96:	80 e0       	ldi	r24, 0x00	; 0
    1a98:	08 95       	ret
	
	if(Duty_Cycle > 100) {
		return TIMER_FAULT;
	}
	
	switch(PWM->Pin){
    1a9a:	88 23       	and	r24, r24
    1a9c:	49 f1       	breq	.+82     	; 0x1af0 <Configure_PWM+0xc6>
    1a9e:	81 30       	cpi	r24, 0x01	; 1
    1aa0:	d1 f7       	brne	.-12     	; 0x1a96 <Configure_PWM+0x6c>
		
			break;
		
		case PB2_OC1B:
		
			OCR1B = (Duty_Cycle * 255 + 50) / 100;
    1aa2:	5f ef       	ldi	r21, 0xFF	; 255
    1aa4:	45 9f       	mul	r20, r21
    1aa6:	c0 01       	movw	r24, r0
    1aa8:	11 24       	eor	r1, r1
    1aaa:	c2 96       	adiw	r24, 0x32	; 50
    1aac:	64 e6       	ldi	r22, 0x64	; 100
    1aae:	70 e0       	ldi	r23, 0x00	; 0
    1ab0:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <__divmodhi4>
    1ab4:	70 93 8b 00 	sts	0x008B, r23	; 0x80008b <__TEXT_REGION_LENGTH__+0x7f808b>
    1ab8:	60 93 8a 00 	sts	0x008A, r22	; 0x80008a <__TEXT_REGION_LENGTH__+0x7f808a>
			Selected_Timer = _16_bit;
    1abc:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
	
	switch(Timer){
		
		case _16_bit:
		
			TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10)); // Clear previous prescaler bits
    1ac0:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1ac4:	88 7f       	andi	r24, 0xF8	; 248
    1ac6:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
    1aca:	20 34       	cpi	r18, 0x40	; 64
    1acc:	31 05       	cpc	r19, r1
    1ace:	09 f4       	brne	.+2      	; 0x1ad2 <Configure_PWM+0xa8>
    1ad0:	b0 c0       	rjmp	.+352    	; 0x1c32 <Configure_PWM+0x208>
    1ad2:	08 f0       	brcs	.+2      	; 0x1ad6 <Configure_PWM+0xac>
    1ad4:	75 c0       	rjmp	.+234    	; 0x1bc0 <Configure_PWM+0x196>
    1ad6:	21 30       	cpi	r18, 0x01	; 1
    1ad8:	31 05       	cpc	r19, r1
    1ada:	09 f4       	brne	.+2      	; 0x1ade <Configure_PWM+0xb4>
    1adc:	8c c0       	rjmp	.+280    	; 0x1bf6 <Configure_PWM+0x1cc>
    1ade:	28 30       	cpi	r18, 0x08	; 8
    1ae0:	31 05       	cpc	r19, r1
    1ae2:	c9 f6       	brne	.-78     	; 0x1a96 <Configure_PWM+0x6c>
					TCCR1B |= (1 << CS10);
					break;
				
				case 8:
					
					TCCR1B |= (1 << CS11);
    1ae4:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1ae8:	82 60       	ori	r24, 0x02	; 2
    1aea:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1aee:	75 c0       	rjmp	.+234    	; 0x1bda <Configure_PWM+0x1b0>
	
	switch(PWM->Pin){
		
		case PB1_OC1A:
		
			OCR1A = (Duty_Cycle * 255 + 50) / 100; // Reduced to 8 bit
    1af0:	ff ef       	ldi	r31, 0xFF	; 255
    1af2:	4f 9f       	mul	r20, r31
    1af4:	c0 01       	movw	r24, r0
    1af6:	11 24       	eor	r1, r1
    1af8:	c2 96       	adiw	r24, 0x32	; 50
    1afa:	64 e6       	ldi	r22, 0x64	; 100
    1afc:	70 e0       	ldi	r23, 0x00	; 0
    1afe:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <__divmodhi4>
    1b02:	70 93 89 00 	sts	0x0089, r23	; 0x800089 <__TEXT_REGION_LENGTH__+0x7f8089>
    1b06:	60 93 88 00 	sts	0x0088, r22	; 0x800088 <__TEXT_REGION_LENGTH__+0x7f8088>
			Selected_Timer = _16_bit;
    1b0a:	10 92 0c 01 	sts	0x010C, r1	; 0x80010c <Selected_Timer>
		
			break;
    1b0e:	d8 cf       	rjmp	.-80     	; 0x1ac0 <Configure_PWM+0x96>
		
			break;
		
		case PD6_OC0A:
		
			OCR0A = (Duty_Cycle * 255 + 50) / 100;
    1b10:	ff ef       	ldi	r31, 0xFF	; 255
    1b12:	4f 9f       	mul	r20, r31
    1b14:	c0 01       	movw	r24, r0
    1b16:	11 24       	eor	r1, r1
    1b18:	c2 96       	adiw	r24, 0x32	; 50
    1b1a:	64 e6       	ldi	r22, 0x64	; 100
    1b1c:	70 e0       	ldi	r23, 0x00	; 0
    1b1e:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <__divmodhi4>
    1b22:	67 bd       	out	0x27, r22	; 39
			Selected_Timer = _8_bit1;
    1b24:	81 e0       	ldi	r24, 0x01	; 1
    1b26:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
			
			break;
		
		case _8_bit1:
		
			TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));
    1b2a:	85 b5       	in	r24, 0x25	; 37
    1b2c:	88 7f       	andi	r24, 0xF8	; 248
    1b2e:	85 bd       	out	0x25, r24	; 37
		
			switch(Prescaler){
    1b30:	20 34       	cpi	r18, 0x40	; 64
    1b32:	31 05       	cpc	r19, r1
    1b34:	09 f4       	brne	.+2      	; 0x1b38 <Configure_PWM+0x10e>
    1b36:	73 c0       	rjmp	.+230    	; 0x1c1e <Configure_PWM+0x1f4>
    1b38:	48 f5       	brcc	.+82     	; 0x1b8c <Configure_PWM+0x162>
    1b3a:	21 30       	cpi	r18, 0x01	; 1
    1b3c:	31 05       	cpc	r19, r1
    1b3e:	09 f4       	brne	.+2      	; 0x1b42 <Configure_PWM+0x118>
    1b40:	6a c0       	rjmp	.+212    	; 0x1c16 <Configure_PWM+0x1ec>
    1b42:	28 30       	cpi	r18, 0x08	; 8
    1b44:	31 05       	cpc	r19, r1
    1b46:	09 f0       	breq	.+2      	; 0x1b4a <Configure_PWM+0x120>
    1b48:	a6 cf       	rjmp	.-180    	; 0x1a96 <Configure_PWM+0x6c>
					TCCR0B |= (1 << CS00);
					break;
				
				case 8:
				
					TCCR0B |= (1 << CS01);
    1b4a:	85 b5       	in	r24, 0x25	; 37
    1b4c:	82 60       	ori	r24, 0x02	; 2
    1b4e:	85 bd       	out	0x25, r24	; 37
    1b50:	44 c0       	rjmp	.+136    	; 0x1bda <Configure_PWM+0x1b0>
		
			break;
		
		case PB3_OC2A:
		
			OCR2A = (Duty_Cycle * 255 + 50) / 100;
    1b52:	5f ef       	ldi	r21, 0xFF	; 255
    1b54:	45 9f       	mul	r20, r21
    1b56:	c0 01       	movw	r24, r0
    1b58:	11 24       	eor	r1, r1
    1b5a:	c2 96       	adiw	r24, 0x32	; 50
    1b5c:	64 e6       	ldi	r22, 0x64	; 100
    1b5e:	70 e0       	ldi	r23, 0x00	; 0
    1b60:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <__divmodhi4>
    1b64:	60 93 b3 00 	sts	0x00B3, r22	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7f80b3>
			Selected_Timer = _8_bit2;
    1b68:	82 e0       	ldi	r24, 0x02	; 2
    1b6a:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
		
			break;
    1b6e:	7b cf       	rjmp	.-266    	; 0x1a66 <Configure_PWM+0x3c>
		
			break;
		
		case PD5_OC0B:
		
			OCR0B = (Duty_Cycle * 255 + 50) / 100;
    1b70:	ef ef       	ldi	r30, 0xFF	; 255
    1b72:	4e 9f       	mul	r20, r30
    1b74:	c0 01       	movw	r24, r0
    1b76:	11 24       	eor	r1, r1
    1b78:	c2 96       	adiw	r24, 0x32	; 50
    1b7a:	64 e6       	ldi	r22, 0x64	; 100
    1b7c:	70 e0       	ldi	r23, 0x00	; 0
    1b7e:	0e 94 2f 0e 	call	0x1c5e	; 0x1c5e <__divmodhi4>
    1b82:	68 bd       	out	0x28, r22	; 40
			Selected_Timer = _8_bit1;
    1b84:	81 e0       	ldi	r24, 0x01	; 1
    1b86:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <Selected_Timer>
		
			break;
    1b8a:	cf cf       	rjmp	.-98     	; 0x1b2a <Configure_PWM+0x100>
		
		case _8_bit1:
		
			TCCR0B &= ~((1 << CS02) | (1 << CS01) | (1 << CS00));
		
			switch(Prescaler){
    1b8c:	21 15       	cp	r18, r1
    1b8e:	81 e0       	ldi	r24, 0x01	; 1
    1b90:	38 07       	cpc	r19, r24
    1b92:	b9 f1       	breq	.+110    	; 0x1c02 <Configure_PWM+0x1d8>
    1b94:	21 15       	cp	r18, r1
    1b96:	34 40       	sbci	r19, 0x04	; 4
    1b98:	09 f0       	breq	.+2      	; 0x1b9c <Configure_PWM+0x172>
    1b9a:	7d cf       	rjmp	.-262    	; 0x1a96 <Configure_PWM+0x6c>
					TCCR0B |= (1 << CS02);
					break;
				
				case 1024:
				
					TCCR0B |= (1 << CS02) | (1 << CS00);
    1b9c:	85 b5       	in	r24, 0x25	; 37
    1b9e:	85 60       	ori	r24, 0x05	; 5
    1ba0:	85 bd       	out	0x25, r24	; 37
    1ba2:	1b c0       	rjmp	.+54     	; 0x1bda <Configure_PWM+0x1b0>
		
		case _8_bit2:
		
			TCCR2B &= ~((1 << CS22) | (1 << CS21) | (1 << CS20));
		
			switch(Prescaler){
    1ba4:	21 15       	cp	r18, r1
    1ba6:	f1 e0       	ldi	r31, 0x01	; 1
    1ba8:	3f 07       	cpc	r19, r31
    1baa:	f9 f0       	breq	.+62     	; 0x1bea <Configure_PWM+0x1c0>
    1bac:	21 15       	cp	r18, r1
    1bae:	34 40       	sbci	r19, 0x04	; 4
    1bb0:	09 f0       	breq	.+2      	; 0x1bb4 <Configure_PWM+0x18a>
    1bb2:	71 cf       	rjmp	.-286    	; 0x1a96 <Configure_PWM+0x6c>
					TCCR2B |= (1 << CS22) |  (1<<CS21);
					break;
				
				case 1024:
				
					TCCR2B |= (1 << CS22) | (1 << CS21) | (1 << CS20);
    1bb4:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1bb8:	87 60       	ori	r24, 0x07	; 7
    1bba:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1bbe:	0d c0       	rjmp	.+26     	; 0x1bda <Configure_PWM+0x1b0>
		
		case _16_bit:
		
			TCCR1B &= ~((1 << CS12) | (1 << CS11) | (1 << CS10)); // Clear previous prescaler bits
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
    1bc0:	21 15       	cp	r18, r1
    1bc2:	f1 e0       	ldi	r31, 0x01	; 1
    1bc4:	3f 07       	cpc	r19, r31
    1bc6:	59 f0       	breq	.+22     	; 0x1bde <Configure_PWM+0x1b4>
    1bc8:	21 15       	cp	r18, r1
    1bca:	34 40       	sbci	r19, 0x04	; 4
    1bcc:	09 f0       	breq	.+2      	; 0x1bd0 <Configure_PWM+0x1a6>
    1bce:	63 cf       	rjmp	.-314    	; 0x1a96 <Configure_PWM+0x6c>
					TCCR1B |= (1 << CS12);
					break;
				
				case 1024:
				
					TCCR1B |= (1 << CS12) | (1 << CS10);
    1bd0:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1bd4:	85 60       	ori	r24, 0x05	; 5
    1bd6:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
	
	if(Status == TIMER_FAULT){
		return TIMER_FAULT;
	}
	
	return TIMER_OK;
    1bda:	81 e0       	ldi	r24, 0x01	; 1
    1bdc:	08 95       	ret
					TCCR1B |= (1 << CS11) | (1 << CS10);
					break;
					
				case 256:
				
					TCCR1B |= (1 << CS12);
    1bde:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1be2:	84 60       	ori	r24, 0x04	; 4
    1be4:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1be8:	f8 cf       	rjmp	.-16     	; 0x1bda <Configure_PWM+0x1b0>
					TCCR2B |= (1 << CS22);
					break;
				
				case 256:
				
					TCCR2B |= (1 << CS22) |  (1<<CS21);
    1bea:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1bee:	86 60       	ori	r24, 0x06	; 6
    1bf0:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1bf4:	f2 cf       	rjmp	.-28     	; 0x1bda <Configure_PWM+0x1b0>
				
			switch(Prescaler){ // Don't need to clear TCCRxB, as it will be assigned:
				
				case 1:
				
					TCCR1B |= (1 << CS10);
    1bf6:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1bfa:	81 60       	ori	r24, 0x01	; 1
    1bfc:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1c00:	ec cf       	rjmp	.-40     	; 0x1bda <Configure_PWM+0x1b0>
					TCCR0B |= (1 << CS01) | (1 << CS00);
					break;
				
				case 256:
				
					TCCR0B |= (1 << CS02);
    1c02:	85 b5       	in	r24, 0x25	; 37
    1c04:	84 60       	ori	r24, 0x04	; 4
    1c06:	85 bd       	out	0x25, r24	; 37
    1c08:	e8 cf       	rjmp	.-48     	; 0x1bda <Configure_PWM+0x1b0>
		
			switch(Prescaler){
				
				case 1:
				
					TCCR2B |= (1 << CS20);
    1c0a:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1c0e:	81 60       	ori	r24, 0x01	; 1
    1c10:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1c14:	e2 cf       	rjmp	.-60     	; 0x1bda <Configure_PWM+0x1b0>
		
			switch(Prescaler){
				
				case 1:
				
					TCCR0B |= (1 << CS00);
    1c16:	85 b5       	in	r24, 0x25	; 37
    1c18:	81 60       	ori	r24, 0x01	; 1
    1c1a:	85 bd       	out	0x25, r24	; 37
    1c1c:	de cf       	rjmp	.-68     	; 0x1bda <Configure_PWM+0x1b0>
					TCCR0B |= (1 << CS01);
					break;
				
				case 64:
				
					TCCR0B |= (1 << CS01) | (1 << CS00);
    1c1e:	85 b5       	in	r24, 0x25	; 37
    1c20:	83 60       	ori	r24, 0x03	; 3
    1c22:	85 bd       	out	0x25, r24	; 37
    1c24:	da cf       	rjmp	.-76     	; 0x1bda <Configure_PWM+0x1b0>
					TCCR2B |= (1 << CS21);
					break;
				
				case 64:
				
					TCCR2B |= (1 << CS22);
    1c26:	80 91 b1 00 	lds	r24, 0x00B1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1c2a:	84 60       	ori	r24, 0x04	; 4
    1c2c:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7f80b1>
    1c30:	d4 cf       	rjmp	.-88     	; 0x1bda <Configure_PWM+0x1b0>
					TCCR1B |= (1 << CS11);
					break;
				
				case 64:
				
					TCCR1B |= (1 << CS11) | (1 << CS10);
    1c32:	80 91 81 00 	lds	r24, 0x0081	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1c36:	83 60       	ori	r24, 0x03	; 3
    1c38:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7f8081>
    1c3c:	ce cf       	rjmp	.-100    	; 0x1bda <Configure_PWM+0x1b0>

00001c3e <__mulsi3>:
    1c3e:	db 01       	movw	r26, r22
    1c40:	8f 93       	push	r24
    1c42:	9f 93       	push	r25
    1c44:	0e 94 49 0e 	call	0x1c92	; 0x1c92 <__muluhisi3>
    1c48:	bf 91       	pop	r27
    1c4a:	af 91       	pop	r26
    1c4c:	a2 9f       	mul	r26, r18
    1c4e:	80 0d       	add	r24, r0
    1c50:	91 1d       	adc	r25, r1
    1c52:	a3 9f       	mul	r26, r19
    1c54:	90 0d       	add	r25, r0
    1c56:	b2 9f       	mul	r27, r18
    1c58:	90 0d       	add	r25, r0
    1c5a:	11 24       	eor	r1, r1
    1c5c:	08 95       	ret

00001c5e <__divmodhi4>:
    1c5e:	97 fb       	bst	r25, 7
    1c60:	07 2e       	mov	r0, r23
    1c62:	16 f4       	brtc	.+4      	; 0x1c68 <__divmodhi4+0xa>
    1c64:	00 94       	com	r0
    1c66:	07 d0       	rcall	.+14     	; 0x1c76 <__divmodhi4_neg1>
    1c68:	77 fd       	sbrc	r23, 7
    1c6a:	09 d0       	rcall	.+18     	; 0x1c7e <__divmodhi4_neg2>
    1c6c:	0e 94 11 0f 	call	0x1e22	; 0x1e22 <__udivmodhi4>
    1c70:	07 fc       	sbrc	r0, 7
    1c72:	05 d0       	rcall	.+10     	; 0x1c7e <__divmodhi4_neg2>
    1c74:	3e f4       	brtc	.+14     	; 0x1c84 <__divmodhi4_exit>

00001c76 <__divmodhi4_neg1>:
    1c76:	90 95       	com	r25
    1c78:	81 95       	neg	r24
    1c7a:	9f 4f       	sbci	r25, 0xFF	; 255
    1c7c:	08 95       	ret

00001c7e <__divmodhi4_neg2>:
    1c7e:	70 95       	com	r23
    1c80:	61 95       	neg	r22
    1c82:	7f 4f       	sbci	r23, 0xFF	; 255

00001c84 <__divmodhi4_exit>:
    1c84:	08 95       	ret

00001c86 <__tablejump2__>:
    1c86:	ee 0f       	add	r30, r30
    1c88:	ff 1f       	adc	r31, r31
    1c8a:	05 90       	lpm	r0, Z+
    1c8c:	f4 91       	lpm	r31, Z
    1c8e:	e0 2d       	mov	r30, r0
    1c90:	09 94       	ijmp

00001c92 <__muluhisi3>:
    1c92:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__umulhisi3>
    1c96:	a5 9f       	mul	r26, r21
    1c98:	90 0d       	add	r25, r0
    1c9a:	b4 9f       	mul	r27, r20
    1c9c:	90 0d       	add	r25, r0
    1c9e:	a4 9f       	mul	r26, r20
    1ca0:	80 0d       	add	r24, r0
    1ca2:	91 1d       	adc	r25, r1
    1ca4:	11 24       	eor	r1, r1
    1ca6:	08 95       	ret

00001ca8 <__umulsidi3>:
    1ca8:	e8 94       	clt

00001caa <__umulsidi3_helper>:
    1caa:	df 93       	push	r29
    1cac:	cf 93       	push	r28
    1cae:	fc 01       	movw	r30, r24
    1cb0:	db 01       	movw	r26, r22
    1cb2:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__umulhisi3>
    1cb6:	7f 93       	push	r23
    1cb8:	6f 93       	push	r22
    1cba:	e9 01       	movw	r28, r18
    1cbc:	9a 01       	movw	r18, r20
    1cbe:	ac 01       	movw	r20, r24
    1cc0:	bf 93       	push	r27
    1cc2:	af 93       	push	r26
    1cc4:	3f 93       	push	r19
    1cc6:	2f 93       	push	r18
    1cc8:	df 01       	movw	r26, r30
    1cca:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__umulhisi3>
    1cce:	26 f4       	brtc	.+8      	; 0x1cd8 <__umulsidi3_helper+0x2e>
    1cd0:	6c 1b       	sub	r22, r28
    1cd2:	7d 0b       	sbc	r23, r29
    1cd4:	82 0b       	sbc	r24, r18
    1cd6:	93 0b       	sbc	r25, r19
    1cd8:	9e 01       	movw	r18, r28
    1cda:	eb 01       	movw	r28, r22
    1cdc:	fc 01       	movw	r30, r24
    1cde:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__muldi3_6>
    1ce2:	af 91       	pop	r26
    1ce4:	bf 91       	pop	r27
    1ce6:	2f 91       	pop	r18
    1ce8:	3f 91       	pop	r19
    1cea:	0e 94 34 0f 	call	0x1e68	; 0x1e68 <__muldi3_6>
    1cee:	be 01       	movw	r22, r28
    1cf0:	cf 01       	movw	r24, r30
    1cf2:	f9 01       	movw	r30, r18
    1cf4:	2f 91       	pop	r18
    1cf6:	3f 91       	pop	r19
    1cf8:	cf 91       	pop	r28
    1cfa:	df 91       	pop	r29
    1cfc:	08 95       	ret

00001cfe <__umoddi3>:
    1cfe:	68 94       	set
    1d00:	01 c0       	rjmp	.+2      	; 0x1d04 <__udivdi3_umoddi3>

00001d02 <__udivdi3>:
    1d02:	e8 94       	clt

00001d04 <__udivdi3_umoddi3>:
    1d04:	8f 92       	push	r8
    1d06:	9f 92       	push	r9
    1d08:	cf 93       	push	r28
    1d0a:	df 93       	push	r29
    1d0c:	0e 94 8d 0e 	call	0x1d1a	; 0x1d1a <__udivmod64>
    1d10:	df 91       	pop	r29
    1d12:	cf 91       	pop	r28
    1d14:	9f 90       	pop	r9
    1d16:	8f 90       	pop	r8
    1d18:	08 95       	ret

00001d1a <__udivmod64>:
    1d1a:	88 24       	eor	r8, r8
    1d1c:	99 24       	eor	r9, r9
    1d1e:	f4 01       	movw	r30, r8
    1d20:	e4 01       	movw	r28, r8
    1d22:	b0 e4       	ldi	r27, 0x40	; 64
    1d24:	9f 93       	push	r25
    1d26:	aa 27       	eor	r26, r26
    1d28:	9a 15       	cp	r25, r10
    1d2a:	8b 04       	cpc	r8, r11
    1d2c:	9c 04       	cpc	r9, r12
    1d2e:	ed 05       	cpc	r30, r13
    1d30:	fe 05       	cpc	r31, r14
    1d32:	cf 05       	cpc	r28, r15
    1d34:	d0 07       	cpc	r29, r16
    1d36:	a1 07       	cpc	r26, r17
    1d38:	98 f4       	brcc	.+38     	; 0x1d60 <__udivmod64+0x46>
    1d3a:	ad 2f       	mov	r26, r29
    1d3c:	dc 2f       	mov	r29, r28
    1d3e:	cf 2f       	mov	r28, r31
    1d40:	fe 2f       	mov	r31, r30
    1d42:	e9 2d       	mov	r30, r9
    1d44:	98 2c       	mov	r9, r8
    1d46:	89 2e       	mov	r8, r25
    1d48:	98 2f       	mov	r25, r24
    1d4a:	87 2f       	mov	r24, r23
    1d4c:	76 2f       	mov	r23, r22
    1d4e:	65 2f       	mov	r22, r21
    1d50:	54 2f       	mov	r21, r20
    1d52:	43 2f       	mov	r20, r19
    1d54:	32 2f       	mov	r19, r18
    1d56:	22 27       	eor	r18, r18
    1d58:	b8 50       	subi	r27, 0x08	; 8
    1d5a:	31 f7       	brne	.-52     	; 0x1d28 <__udivmod64+0xe>
    1d5c:	bf 91       	pop	r27
    1d5e:	27 c0       	rjmp	.+78     	; 0x1dae <__udivmod64+0x94>
    1d60:	1b 2e       	mov	r1, r27
    1d62:	bf 91       	pop	r27
    1d64:	bb 27       	eor	r27, r27
    1d66:	22 0f       	add	r18, r18
    1d68:	33 1f       	adc	r19, r19
    1d6a:	44 1f       	adc	r20, r20
    1d6c:	55 1f       	adc	r21, r21
    1d6e:	66 1f       	adc	r22, r22
    1d70:	77 1f       	adc	r23, r23
    1d72:	88 1f       	adc	r24, r24
    1d74:	99 1f       	adc	r25, r25
    1d76:	88 1c       	adc	r8, r8
    1d78:	99 1c       	adc	r9, r9
    1d7a:	ee 1f       	adc	r30, r30
    1d7c:	ff 1f       	adc	r31, r31
    1d7e:	cc 1f       	adc	r28, r28
    1d80:	dd 1f       	adc	r29, r29
    1d82:	aa 1f       	adc	r26, r26
    1d84:	bb 1f       	adc	r27, r27
    1d86:	8a 14       	cp	r8, r10
    1d88:	9b 04       	cpc	r9, r11
    1d8a:	ec 05       	cpc	r30, r12
    1d8c:	fd 05       	cpc	r31, r13
    1d8e:	ce 05       	cpc	r28, r14
    1d90:	df 05       	cpc	r29, r15
    1d92:	a0 07       	cpc	r26, r16
    1d94:	b1 07       	cpc	r27, r17
    1d96:	48 f0       	brcs	.+18     	; 0x1daa <__udivmod64+0x90>
    1d98:	8a 18       	sub	r8, r10
    1d9a:	9b 08       	sbc	r9, r11
    1d9c:	ec 09       	sbc	r30, r12
    1d9e:	fd 09       	sbc	r31, r13
    1da0:	ce 09       	sbc	r28, r14
    1da2:	df 09       	sbc	r29, r15
    1da4:	a0 0b       	sbc	r26, r16
    1da6:	b1 0b       	sbc	r27, r17
    1da8:	21 60       	ori	r18, 0x01	; 1
    1daa:	1a 94       	dec	r1
    1dac:	e1 f6       	brne	.-72     	; 0x1d66 <__udivmod64+0x4c>
    1dae:	2e f4       	brtc	.+10     	; 0x1dba <__udivmod64+0xa0>
    1db0:	94 01       	movw	r18, r8
    1db2:	af 01       	movw	r20, r30
    1db4:	be 01       	movw	r22, r28
    1db6:	cd 01       	movw	r24, r26
    1db8:	00 0c       	add	r0, r0
    1dba:	08 95       	ret

00001dbc <__ashrdi3>:
    1dbc:	97 fb       	bst	r25, 7
    1dbe:	10 f8       	bld	r1, 0

00001dc0 <__lshrdi3>:
    1dc0:	16 94       	lsr	r1
    1dc2:	00 08       	sbc	r0, r0
    1dc4:	0f 93       	push	r16
    1dc6:	08 30       	cpi	r16, 0x08	; 8
    1dc8:	98 f0       	brcs	.+38     	; 0x1df0 <__lshrdi3+0x30>
    1dca:	08 50       	subi	r16, 0x08	; 8
    1dcc:	23 2f       	mov	r18, r19
    1dce:	34 2f       	mov	r19, r20
    1dd0:	45 2f       	mov	r20, r21
    1dd2:	56 2f       	mov	r21, r22
    1dd4:	67 2f       	mov	r22, r23
    1dd6:	78 2f       	mov	r23, r24
    1dd8:	89 2f       	mov	r24, r25
    1dda:	90 2d       	mov	r25, r0
    1ddc:	f4 cf       	rjmp	.-24     	; 0x1dc6 <__lshrdi3+0x6>
    1dde:	05 94       	asr	r0
    1de0:	97 95       	ror	r25
    1de2:	87 95       	ror	r24
    1de4:	77 95       	ror	r23
    1de6:	67 95       	ror	r22
    1de8:	57 95       	ror	r21
    1dea:	47 95       	ror	r20
    1dec:	37 95       	ror	r19
    1dee:	27 95       	ror	r18
    1df0:	0a 95       	dec	r16
    1df2:	aa f7       	brpl	.-22     	; 0x1dde <__lshrdi3+0x1e>
    1df4:	0f 91       	pop	r16
    1df6:	08 95       	ret

00001df8 <__adddi3>:
    1df8:	2a 0d       	add	r18, r10
    1dfa:	3b 1d       	adc	r19, r11
    1dfc:	4c 1d       	adc	r20, r12
    1dfe:	5d 1d       	adc	r21, r13
    1e00:	6e 1d       	adc	r22, r14
    1e02:	7f 1d       	adc	r23, r15
    1e04:	80 1f       	adc	r24, r16
    1e06:	91 1f       	adc	r25, r17
    1e08:	08 95       	ret

00001e0a <__adddi3_s8>:
    1e0a:	00 24       	eor	r0, r0
    1e0c:	a7 fd       	sbrc	r26, 7
    1e0e:	00 94       	com	r0
    1e10:	2a 0f       	add	r18, r26
    1e12:	30 1d       	adc	r19, r0
    1e14:	40 1d       	adc	r20, r0
    1e16:	50 1d       	adc	r21, r0
    1e18:	60 1d       	adc	r22, r0
    1e1a:	70 1d       	adc	r23, r0
    1e1c:	80 1d       	adc	r24, r0
    1e1e:	90 1d       	adc	r25, r0
    1e20:	08 95       	ret

00001e22 <__udivmodhi4>:
    1e22:	aa 1b       	sub	r26, r26
    1e24:	bb 1b       	sub	r27, r27
    1e26:	51 e1       	ldi	r21, 0x11	; 17
    1e28:	07 c0       	rjmp	.+14     	; 0x1e38 <__udivmodhi4_ep>

00001e2a <__udivmodhi4_loop>:
    1e2a:	aa 1f       	adc	r26, r26
    1e2c:	bb 1f       	adc	r27, r27
    1e2e:	a6 17       	cp	r26, r22
    1e30:	b7 07       	cpc	r27, r23
    1e32:	10 f0       	brcs	.+4      	; 0x1e38 <__udivmodhi4_ep>
    1e34:	a6 1b       	sub	r26, r22
    1e36:	b7 0b       	sbc	r27, r23

00001e38 <__udivmodhi4_ep>:
    1e38:	88 1f       	adc	r24, r24
    1e3a:	99 1f       	adc	r25, r25
    1e3c:	5a 95       	dec	r21
    1e3e:	a9 f7       	brne	.-22     	; 0x1e2a <__udivmodhi4_loop>
    1e40:	80 95       	com	r24
    1e42:	90 95       	com	r25
    1e44:	bc 01       	movw	r22, r24
    1e46:	cd 01       	movw	r24, r26
    1e48:	08 95       	ret

00001e4a <__umulhisi3>:
    1e4a:	a2 9f       	mul	r26, r18
    1e4c:	b0 01       	movw	r22, r0
    1e4e:	b3 9f       	mul	r27, r19
    1e50:	c0 01       	movw	r24, r0
    1e52:	a3 9f       	mul	r26, r19
    1e54:	70 0d       	add	r23, r0
    1e56:	81 1d       	adc	r24, r1
    1e58:	11 24       	eor	r1, r1
    1e5a:	91 1d       	adc	r25, r1
    1e5c:	b2 9f       	mul	r27, r18
    1e5e:	70 0d       	add	r23, r0
    1e60:	81 1d       	adc	r24, r1
    1e62:	11 24       	eor	r1, r1
    1e64:	91 1d       	adc	r25, r1
    1e66:	08 95       	ret

00001e68 <__muldi3_6>:
    1e68:	0e 94 25 0f 	call	0x1e4a	; 0x1e4a <__umulhisi3>
    1e6c:	46 0f       	add	r20, r22
    1e6e:	57 1f       	adc	r21, r23
    1e70:	c8 1f       	adc	r28, r24
    1e72:	d9 1f       	adc	r29, r25
    1e74:	08 f4       	brcc	.+2      	; 0x1e78 <__muldi3_6+0x10>
    1e76:	31 96       	adiw	r30, 0x01	; 1
    1e78:	08 95       	ret

00001e7a <malloc>:
    1e7a:	0f 93       	push	r16
    1e7c:	1f 93       	push	r17
    1e7e:	cf 93       	push	r28
    1e80:	df 93       	push	r29
    1e82:	82 30       	cpi	r24, 0x02	; 2
    1e84:	91 05       	cpc	r25, r1
    1e86:	10 f4       	brcc	.+4      	; 0x1e8c <malloc+0x12>
    1e88:	82 e0       	ldi	r24, 0x02	; 2
    1e8a:	90 e0       	ldi	r25, 0x00	; 0
    1e8c:	e0 91 b1 01 	lds	r30, 0x01B1	; 0x8001b1 <__flp>
    1e90:	f0 91 b2 01 	lds	r31, 0x01B2	; 0x8001b2 <__flp+0x1>
    1e94:	20 e0       	ldi	r18, 0x00	; 0
    1e96:	30 e0       	ldi	r19, 0x00	; 0
    1e98:	a0 e0       	ldi	r26, 0x00	; 0
    1e9a:	b0 e0       	ldi	r27, 0x00	; 0
    1e9c:	30 97       	sbiw	r30, 0x00	; 0
    1e9e:	19 f1       	breq	.+70     	; 0x1ee6 <malloc+0x6c>
    1ea0:	40 81       	ld	r20, Z
    1ea2:	51 81       	ldd	r21, Z+1	; 0x01
    1ea4:	02 81       	ldd	r16, Z+2	; 0x02
    1ea6:	13 81       	ldd	r17, Z+3	; 0x03
    1ea8:	48 17       	cp	r20, r24
    1eaa:	59 07       	cpc	r21, r25
    1eac:	c8 f0       	brcs	.+50     	; 0x1ee0 <malloc+0x66>
    1eae:	84 17       	cp	r24, r20
    1eb0:	95 07       	cpc	r25, r21
    1eb2:	69 f4       	brne	.+26     	; 0x1ece <malloc+0x54>
    1eb4:	10 97       	sbiw	r26, 0x00	; 0
    1eb6:	31 f0       	breq	.+12     	; 0x1ec4 <malloc+0x4a>
    1eb8:	12 96       	adiw	r26, 0x02	; 2
    1eba:	0c 93       	st	X, r16
    1ebc:	12 97       	sbiw	r26, 0x02	; 2
    1ebe:	13 96       	adiw	r26, 0x03	; 3
    1ec0:	1c 93       	st	X, r17
    1ec2:	27 c0       	rjmp	.+78     	; 0x1f12 <malloc+0x98>
    1ec4:	00 93 b1 01 	sts	0x01B1, r16	; 0x8001b1 <__flp>
    1ec8:	10 93 b2 01 	sts	0x01B2, r17	; 0x8001b2 <__flp+0x1>
    1ecc:	22 c0       	rjmp	.+68     	; 0x1f12 <malloc+0x98>
    1ece:	21 15       	cp	r18, r1
    1ed0:	31 05       	cpc	r19, r1
    1ed2:	19 f0       	breq	.+6      	; 0x1eda <malloc+0x60>
    1ed4:	42 17       	cp	r20, r18
    1ed6:	53 07       	cpc	r21, r19
    1ed8:	18 f4       	brcc	.+6      	; 0x1ee0 <malloc+0x66>
    1eda:	9a 01       	movw	r18, r20
    1edc:	bd 01       	movw	r22, r26
    1ede:	ef 01       	movw	r28, r30
    1ee0:	df 01       	movw	r26, r30
    1ee2:	f8 01       	movw	r30, r16
    1ee4:	db cf       	rjmp	.-74     	; 0x1e9c <malloc+0x22>
    1ee6:	21 15       	cp	r18, r1
    1ee8:	31 05       	cpc	r19, r1
    1eea:	f9 f0       	breq	.+62     	; 0x1f2a <malloc+0xb0>
    1eec:	28 1b       	sub	r18, r24
    1eee:	39 0b       	sbc	r19, r25
    1ef0:	24 30       	cpi	r18, 0x04	; 4
    1ef2:	31 05       	cpc	r19, r1
    1ef4:	80 f4       	brcc	.+32     	; 0x1f16 <malloc+0x9c>
    1ef6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef8:	9b 81       	ldd	r25, Y+3	; 0x03
    1efa:	61 15       	cp	r22, r1
    1efc:	71 05       	cpc	r23, r1
    1efe:	21 f0       	breq	.+8      	; 0x1f08 <malloc+0x8e>
    1f00:	fb 01       	movw	r30, r22
    1f02:	93 83       	std	Z+3, r25	; 0x03
    1f04:	82 83       	std	Z+2, r24	; 0x02
    1f06:	04 c0       	rjmp	.+8      	; 0x1f10 <malloc+0x96>
    1f08:	90 93 b2 01 	sts	0x01B2, r25	; 0x8001b2 <__flp+0x1>
    1f0c:	80 93 b1 01 	sts	0x01B1, r24	; 0x8001b1 <__flp>
    1f10:	fe 01       	movw	r30, r28
    1f12:	32 96       	adiw	r30, 0x02	; 2
    1f14:	44 c0       	rjmp	.+136    	; 0x1f9e <malloc+0x124>
    1f16:	fe 01       	movw	r30, r28
    1f18:	e2 0f       	add	r30, r18
    1f1a:	f3 1f       	adc	r31, r19
    1f1c:	81 93       	st	Z+, r24
    1f1e:	91 93       	st	Z+, r25
    1f20:	22 50       	subi	r18, 0x02	; 2
    1f22:	31 09       	sbc	r19, r1
    1f24:	39 83       	std	Y+1, r19	; 0x01
    1f26:	28 83       	st	Y, r18
    1f28:	3a c0       	rjmp	.+116    	; 0x1f9e <malloc+0x124>
    1f2a:	20 91 af 01 	lds	r18, 0x01AF	; 0x8001af <__brkval>
    1f2e:	30 91 b0 01 	lds	r19, 0x01B0	; 0x8001b0 <__brkval+0x1>
    1f32:	23 2b       	or	r18, r19
    1f34:	41 f4       	brne	.+16     	; 0x1f46 <malloc+0xcc>
    1f36:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    1f3a:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1f3e:	30 93 b0 01 	sts	0x01B0, r19	; 0x8001b0 <__brkval+0x1>
    1f42:	20 93 af 01 	sts	0x01AF, r18	; 0x8001af <__brkval>
    1f46:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    1f4a:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    1f4e:	21 15       	cp	r18, r1
    1f50:	31 05       	cpc	r19, r1
    1f52:	41 f4       	brne	.+16     	; 0x1f64 <malloc+0xea>
    1f54:	2d b7       	in	r18, 0x3d	; 61
    1f56:	3e b7       	in	r19, 0x3e	; 62
    1f58:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1f5c:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1f60:	24 1b       	sub	r18, r20
    1f62:	35 0b       	sbc	r19, r21
    1f64:	e0 91 af 01 	lds	r30, 0x01AF	; 0x8001af <__brkval>
    1f68:	f0 91 b0 01 	lds	r31, 0x01B0	; 0x8001b0 <__brkval+0x1>
    1f6c:	e2 17       	cp	r30, r18
    1f6e:	f3 07       	cpc	r31, r19
    1f70:	a0 f4       	brcc	.+40     	; 0x1f9a <malloc+0x120>
    1f72:	2e 1b       	sub	r18, r30
    1f74:	3f 0b       	sbc	r19, r31
    1f76:	28 17       	cp	r18, r24
    1f78:	39 07       	cpc	r19, r25
    1f7a:	78 f0       	brcs	.+30     	; 0x1f9a <malloc+0x120>
    1f7c:	ac 01       	movw	r20, r24
    1f7e:	4e 5f       	subi	r20, 0xFE	; 254
    1f80:	5f 4f       	sbci	r21, 0xFF	; 255
    1f82:	24 17       	cp	r18, r20
    1f84:	35 07       	cpc	r19, r21
    1f86:	48 f0       	brcs	.+18     	; 0x1f9a <malloc+0x120>
    1f88:	4e 0f       	add	r20, r30
    1f8a:	5f 1f       	adc	r21, r31
    1f8c:	50 93 b0 01 	sts	0x01B0, r21	; 0x8001b0 <__brkval+0x1>
    1f90:	40 93 af 01 	sts	0x01AF, r20	; 0x8001af <__brkval>
    1f94:	81 93       	st	Z+, r24
    1f96:	91 93       	st	Z+, r25
    1f98:	02 c0       	rjmp	.+4      	; 0x1f9e <malloc+0x124>
    1f9a:	e0 e0       	ldi	r30, 0x00	; 0
    1f9c:	f0 e0       	ldi	r31, 0x00	; 0
    1f9e:	cf 01       	movw	r24, r30
    1fa0:	df 91       	pop	r29
    1fa2:	cf 91       	pop	r28
    1fa4:	1f 91       	pop	r17
    1fa6:	0f 91       	pop	r16
    1fa8:	08 95       	ret

00001faa <free>:
    1faa:	cf 93       	push	r28
    1fac:	df 93       	push	r29
    1fae:	00 97       	sbiw	r24, 0x00	; 0
    1fb0:	09 f4       	brne	.+2      	; 0x1fb4 <free+0xa>
    1fb2:	81 c0       	rjmp	.+258    	; 0x20b6 <free+0x10c>
    1fb4:	fc 01       	movw	r30, r24
    1fb6:	32 97       	sbiw	r30, 0x02	; 2
    1fb8:	13 82       	std	Z+3, r1	; 0x03
    1fba:	12 82       	std	Z+2, r1	; 0x02
    1fbc:	a0 91 b1 01 	lds	r26, 0x01B1	; 0x8001b1 <__flp>
    1fc0:	b0 91 b2 01 	lds	r27, 0x01B2	; 0x8001b2 <__flp+0x1>
    1fc4:	10 97       	sbiw	r26, 0x00	; 0
    1fc6:	81 f4       	brne	.+32     	; 0x1fe8 <free+0x3e>
    1fc8:	20 81       	ld	r18, Z
    1fca:	31 81       	ldd	r19, Z+1	; 0x01
    1fcc:	82 0f       	add	r24, r18
    1fce:	93 1f       	adc	r25, r19
    1fd0:	20 91 af 01 	lds	r18, 0x01AF	; 0x8001af <__brkval>
    1fd4:	30 91 b0 01 	lds	r19, 0x01B0	; 0x8001b0 <__brkval+0x1>
    1fd8:	28 17       	cp	r18, r24
    1fda:	39 07       	cpc	r19, r25
    1fdc:	51 f5       	brne	.+84     	; 0x2032 <free+0x88>
    1fde:	f0 93 b0 01 	sts	0x01B0, r31	; 0x8001b0 <__brkval+0x1>
    1fe2:	e0 93 af 01 	sts	0x01AF, r30	; 0x8001af <__brkval>
    1fe6:	67 c0       	rjmp	.+206    	; 0x20b6 <free+0x10c>
    1fe8:	ed 01       	movw	r28, r26
    1fea:	20 e0       	ldi	r18, 0x00	; 0
    1fec:	30 e0       	ldi	r19, 0x00	; 0
    1fee:	ce 17       	cp	r28, r30
    1ff0:	df 07       	cpc	r29, r31
    1ff2:	40 f4       	brcc	.+16     	; 0x2004 <free+0x5a>
    1ff4:	4a 81       	ldd	r20, Y+2	; 0x02
    1ff6:	5b 81       	ldd	r21, Y+3	; 0x03
    1ff8:	9e 01       	movw	r18, r28
    1ffa:	41 15       	cp	r20, r1
    1ffc:	51 05       	cpc	r21, r1
    1ffe:	f1 f0       	breq	.+60     	; 0x203c <free+0x92>
    2000:	ea 01       	movw	r28, r20
    2002:	f5 cf       	rjmp	.-22     	; 0x1fee <free+0x44>
    2004:	d3 83       	std	Z+3, r29	; 0x03
    2006:	c2 83       	std	Z+2, r28	; 0x02
    2008:	40 81       	ld	r20, Z
    200a:	51 81       	ldd	r21, Z+1	; 0x01
    200c:	84 0f       	add	r24, r20
    200e:	95 1f       	adc	r25, r21
    2010:	c8 17       	cp	r28, r24
    2012:	d9 07       	cpc	r29, r25
    2014:	59 f4       	brne	.+22     	; 0x202c <free+0x82>
    2016:	88 81       	ld	r24, Y
    2018:	99 81       	ldd	r25, Y+1	; 0x01
    201a:	84 0f       	add	r24, r20
    201c:	95 1f       	adc	r25, r21
    201e:	02 96       	adiw	r24, 0x02	; 2
    2020:	91 83       	std	Z+1, r25	; 0x01
    2022:	80 83       	st	Z, r24
    2024:	8a 81       	ldd	r24, Y+2	; 0x02
    2026:	9b 81       	ldd	r25, Y+3	; 0x03
    2028:	93 83       	std	Z+3, r25	; 0x03
    202a:	82 83       	std	Z+2, r24	; 0x02
    202c:	21 15       	cp	r18, r1
    202e:	31 05       	cpc	r19, r1
    2030:	29 f4       	brne	.+10     	; 0x203c <free+0x92>
    2032:	f0 93 b2 01 	sts	0x01B2, r31	; 0x8001b2 <__flp+0x1>
    2036:	e0 93 b1 01 	sts	0x01B1, r30	; 0x8001b1 <__flp>
    203a:	3d c0       	rjmp	.+122    	; 0x20b6 <free+0x10c>
    203c:	e9 01       	movw	r28, r18
    203e:	fb 83       	std	Y+3, r31	; 0x03
    2040:	ea 83       	std	Y+2, r30	; 0x02
    2042:	49 91       	ld	r20, Y+
    2044:	59 91       	ld	r21, Y+
    2046:	c4 0f       	add	r28, r20
    2048:	d5 1f       	adc	r29, r21
    204a:	ec 17       	cp	r30, r28
    204c:	fd 07       	cpc	r31, r29
    204e:	61 f4       	brne	.+24     	; 0x2068 <free+0xbe>
    2050:	80 81       	ld	r24, Z
    2052:	91 81       	ldd	r25, Z+1	; 0x01
    2054:	84 0f       	add	r24, r20
    2056:	95 1f       	adc	r25, r21
    2058:	02 96       	adiw	r24, 0x02	; 2
    205a:	e9 01       	movw	r28, r18
    205c:	99 83       	std	Y+1, r25	; 0x01
    205e:	88 83       	st	Y, r24
    2060:	82 81       	ldd	r24, Z+2	; 0x02
    2062:	93 81       	ldd	r25, Z+3	; 0x03
    2064:	9b 83       	std	Y+3, r25	; 0x03
    2066:	8a 83       	std	Y+2, r24	; 0x02
    2068:	e0 e0       	ldi	r30, 0x00	; 0
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	12 96       	adiw	r26, 0x02	; 2
    206e:	8d 91       	ld	r24, X+
    2070:	9c 91       	ld	r25, X
    2072:	13 97       	sbiw	r26, 0x03	; 3
    2074:	00 97       	sbiw	r24, 0x00	; 0
    2076:	19 f0       	breq	.+6      	; 0x207e <free+0xd4>
    2078:	fd 01       	movw	r30, r26
    207a:	dc 01       	movw	r26, r24
    207c:	f7 cf       	rjmp	.-18     	; 0x206c <free+0xc2>
    207e:	8d 91       	ld	r24, X+
    2080:	9c 91       	ld	r25, X
    2082:	11 97       	sbiw	r26, 0x01	; 1
    2084:	9d 01       	movw	r18, r26
    2086:	2e 5f       	subi	r18, 0xFE	; 254
    2088:	3f 4f       	sbci	r19, 0xFF	; 255
    208a:	82 0f       	add	r24, r18
    208c:	93 1f       	adc	r25, r19
    208e:	20 91 af 01 	lds	r18, 0x01AF	; 0x8001af <__brkval>
    2092:	30 91 b0 01 	lds	r19, 0x01B0	; 0x8001b0 <__brkval+0x1>
    2096:	28 17       	cp	r18, r24
    2098:	39 07       	cpc	r19, r25
    209a:	69 f4       	brne	.+26     	; 0x20b6 <free+0x10c>
    209c:	30 97       	sbiw	r30, 0x00	; 0
    209e:	29 f4       	brne	.+10     	; 0x20aa <free+0x100>
    20a0:	10 92 b2 01 	sts	0x01B2, r1	; 0x8001b2 <__flp+0x1>
    20a4:	10 92 b1 01 	sts	0x01B1, r1	; 0x8001b1 <__flp>
    20a8:	02 c0       	rjmp	.+4      	; 0x20ae <free+0x104>
    20aa:	13 82       	std	Z+3, r1	; 0x03
    20ac:	12 82       	std	Z+2, r1	; 0x02
    20ae:	b0 93 b0 01 	sts	0x01B0, r27	; 0x8001b0 <__brkval+0x1>
    20b2:	a0 93 af 01 	sts	0x01AF, r26	; 0x8001af <__brkval>
    20b6:	df 91       	pop	r29
    20b8:	cf 91       	pop	r28
    20ba:	08 95       	ret

000020bc <realloc>:
    20bc:	a0 e0       	ldi	r26, 0x00	; 0
    20be:	b0 e0       	ldi	r27, 0x00	; 0
    20c0:	e4 e6       	ldi	r30, 0x64	; 100
    20c2:	f0 e1       	ldi	r31, 0x10	; 16
    20c4:	0c 94 31 11 	jmp	0x2262	; 0x2262 <__prologue_saves__+0x8>
    20c8:	ec 01       	movw	r28, r24
    20ca:	00 97       	sbiw	r24, 0x00	; 0
    20cc:	21 f4       	brne	.+8      	; 0x20d6 <realloc+0x1a>
    20ce:	cb 01       	movw	r24, r22
    20d0:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <malloc>
    20d4:	b4 c0       	rjmp	.+360    	; 0x223e <realloc+0x182>
    20d6:	fc 01       	movw	r30, r24
    20d8:	e6 0f       	add	r30, r22
    20da:	f7 1f       	adc	r31, r23
    20dc:	9c 01       	movw	r18, r24
    20de:	22 50       	subi	r18, 0x02	; 2
    20e0:	31 09       	sbc	r19, r1
    20e2:	e2 17       	cp	r30, r18
    20e4:	f3 07       	cpc	r31, r19
    20e6:	08 f4       	brcc	.+2      	; 0x20ea <realloc+0x2e>
    20e8:	a8 c0       	rjmp	.+336    	; 0x223a <realloc+0x17e>
    20ea:	d9 01       	movw	r26, r18
    20ec:	0d 91       	ld	r16, X+
    20ee:	1c 91       	ld	r17, X
    20f0:	11 97       	sbiw	r26, 0x01	; 1
    20f2:	06 17       	cp	r16, r22
    20f4:	17 07       	cpc	r17, r23
    20f6:	b0 f0       	brcs	.+44     	; 0x2124 <realloc+0x68>
    20f8:	05 30       	cpi	r16, 0x05	; 5
    20fa:	11 05       	cpc	r17, r1
    20fc:	08 f4       	brcc	.+2      	; 0x2100 <realloc+0x44>
    20fe:	9b c0       	rjmp	.+310    	; 0x2236 <realloc+0x17a>
    2100:	c8 01       	movw	r24, r16
    2102:	04 97       	sbiw	r24, 0x04	; 4
    2104:	86 17       	cp	r24, r22
    2106:	97 07       	cpc	r25, r23
    2108:	08 f4       	brcc	.+2      	; 0x210c <realloc+0x50>
    210a:	95 c0       	rjmp	.+298    	; 0x2236 <realloc+0x17a>
    210c:	02 50       	subi	r16, 0x02	; 2
    210e:	11 09       	sbc	r17, r1
    2110:	06 1b       	sub	r16, r22
    2112:	17 0b       	sbc	r17, r23
    2114:	01 93       	st	Z+, r16
    2116:	11 93       	st	Z+, r17
    2118:	6d 93       	st	X+, r22
    211a:	7c 93       	st	X, r23
    211c:	cf 01       	movw	r24, r30
    211e:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <free>
    2122:	89 c0       	rjmp	.+274    	; 0x2236 <realloc+0x17a>
    2124:	5b 01       	movw	r10, r22
    2126:	a0 1a       	sub	r10, r16
    2128:	b1 0a       	sbc	r11, r17
    212a:	4c 01       	movw	r8, r24
    212c:	80 0e       	add	r8, r16
    212e:	91 1e       	adc	r9, r17
    2130:	a0 91 b1 01 	lds	r26, 0x01B1	; 0x8001b1 <__flp>
    2134:	b0 91 b2 01 	lds	r27, 0x01B2	; 0x8001b2 <__flp+0x1>
    2138:	61 2c       	mov	r6, r1
    213a:	71 2c       	mov	r7, r1
    213c:	e1 2c       	mov	r14, r1
    213e:	f1 2c       	mov	r15, r1
    2140:	10 97       	sbiw	r26, 0x00	; 0
    2142:	09 f4       	brne	.+2      	; 0x2146 <realloc+0x8a>
    2144:	46 c0       	rjmp	.+140    	; 0x21d2 <realloc+0x116>
    2146:	8d 91       	ld	r24, X+
    2148:	9c 91       	ld	r25, X
    214a:	11 97       	sbiw	r26, 0x01	; 1
    214c:	a8 15       	cp	r26, r8
    214e:	b9 05       	cpc	r27, r9
    2150:	b1 f5       	brne	.+108    	; 0x21be <realloc+0x102>
    2152:	6c 01       	movw	r12, r24
    2154:	42 e0       	ldi	r20, 0x02	; 2
    2156:	c4 0e       	add	r12, r20
    2158:	d1 1c       	adc	r13, r1
    215a:	ca 14       	cp	r12, r10
    215c:	db 04       	cpc	r13, r11
    215e:	78 f1       	brcs	.+94     	; 0x21be <realloc+0x102>
    2160:	4c 01       	movw	r8, r24
    2162:	8a 18       	sub	r8, r10
    2164:	9b 08       	sbc	r9, r11
    2166:	64 01       	movw	r12, r8
    2168:	42 e0       	ldi	r20, 0x02	; 2
    216a:	c4 0e       	add	r12, r20
    216c:	d1 1c       	adc	r13, r1
    216e:	12 96       	adiw	r26, 0x02	; 2
    2170:	bc 90       	ld	r11, X
    2172:	12 97       	sbiw	r26, 0x02	; 2
    2174:	13 96       	adiw	r26, 0x03	; 3
    2176:	ac 91       	ld	r26, X
    2178:	b5 e0       	ldi	r27, 0x05	; 5
    217a:	cb 16       	cp	r12, r27
    217c:	d1 04       	cpc	r13, r1
    217e:	40 f0       	brcs	.+16     	; 0x2190 <realloc+0xd4>
    2180:	b2 82       	std	Z+2, r11	; 0x02
    2182:	a3 83       	std	Z+3, r26	; 0x03
    2184:	91 82       	std	Z+1, r9	; 0x01
    2186:	80 82       	st	Z, r8
    2188:	d9 01       	movw	r26, r18
    218a:	6d 93       	st	X+, r22
    218c:	7c 93       	st	X, r23
    218e:	09 c0       	rjmp	.+18     	; 0x21a2 <realloc+0xe6>
    2190:	0e 5f       	subi	r16, 0xFE	; 254
    2192:	1f 4f       	sbci	r17, 0xFF	; 255
    2194:	80 0f       	add	r24, r16
    2196:	91 1f       	adc	r25, r17
    2198:	f9 01       	movw	r30, r18
    219a:	91 83       	std	Z+1, r25	; 0x01
    219c:	80 83       	st	Z, r24
    219e:	eb 2d       	mov	r30, r11
    21a0:	fa 2f       	mov	r31, r26
    21a2:	e1 14       	cp	r14, r1
    21a4:	f1 04       	cpc	r15, r1
    21a6:	31 f0       	breq	.+12     	; 0x21b4 <realloc+0xf8>
    21a8:	d7 01       	movw	r26, r14
    21aa:	13 96       	adiw	r26, 0x03	; 3
    21ac:	fc 93       	st	X, r31
    21ae:	ee 93       	st	-X, r30
    21b0:	12 97       	sbiw	r26, 0x02	; 2
    21b2:	41 c0       	rjmp	.+130    	; 0x2236 <realloc+0x17a>
    21b4:	f0 93 b2 01 	sts	0x01B2, r31	; 0x8001b2 <__flp+0x1>
    21b8:	e0 93 b1 01 	sts	0x01B1, r30	; 0x8001b1 <__flp>
    21bc:	3c c0       	rjmp	.+120    	; 0x2236 <realloc+0x17a>
    21be:	68 16       	cp	r6, r24
    21c0:	79 06       	cpc	r7, r25
    21c2:	08 f4       	brcc	.+2      	; 0x21c6 <realloc+0x10a>
    21c4:	3c 01       	movw	r6, r24
    21c6:	7d 01       	movw	r14, r26
    21c8:	12 96       	adiw	r26, 0x02	; 2
    21ca:	0d 90       	ld	r0, X+
    21cc:	bc 91       	ld	r27, X
    21ce:	a0 2d       	mov	r26, r0
    21d0:	b7 cf       	rjmp	.-146    	; 0x2140 <realloc+0x84>
    21d2:	80 91 af 01 	lds	r24, 0x01AF	; 0x8001af <__brkval>
    21d6:	90 91 b0 01 	lds	r25, 0x01B0	; 0x8001b0 <__brkval+0x1>
    21da:	88 16       	cp	r8, r24
    21dc:	99 06       	cpc	r9, r25
    21de:	e1 f4       	brne	.+56     	; 0x2218 <realloc+0x15c>
    21e0:	66 16       	cp	r6, r22
    21e2:	77 06       	cpc	r7, r23
    21e4:	c8 f4       	brcc	.+50     	; 0x2218 <realloc+0x15c>
    21e6:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__DATA_REGION_ORIGIN__>
    21ea:	90 91 01 01 	lds	r25, 0x0101	; 0x800101 <__DATA_REGION_ORIGIN__+0x1>
    21ee:	00 97       	sbiw	r24, 0x00	; 0
    21f0:	41 f4       	brne	.+16     	; 0x2202 <realloc+0x146>
    21f2:	8d b7       	in	r24, 0x3d	; 61
    21f4:	9e b7       	in	r25, 0x3e	; 62
    21f6:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    21fa:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    21fe:	84 1b       	sub	r24, r20
    2200:	95 0b       	sbc	r25, r21
    2202:	e8 17       	cp	r30, r24
    2204:	f9 07       	cpc	r31, r25
    2206:	c8 f4       	brcc	.+50     	; 0x223a <realloc+0x17e>
    2208:	f0 93 b0 01 	sts	0x01B0, r31	; 0x8001b0 <__brkval+0x1>
    220c:	e0 93 af 01 	sts	0x01AF, r30	; 0x8001af <__brkval>
    2210:	f9 01       	movw	r30, r18
    2212:	71 83       	std	Z+1, r23	; 0x01
    2214:	60 83       	st	Z, r22
    2216:	0f c0       	rjmp	.+30     	; 0x2236 <realloc+0x17a>
    2218:	cb 01       	movw	r24, r22
    221a:	0e 94 3d 0f 	call	0x1e7a	; 0x1e7a <malloc>
    221e:	7c 01       	movw	r14, r24
    2220:	00 97       	sbiw	r24, 0x00	; 0
    2222:	59 f0       	breq	.+22     	; 0x223a <realloc+0x17e>
    2224:	a8 01       	movw	r20, r16
    2226:	be 01       	movw	r22, r28
    2228:	0e 94 24 11 	call	0x2248	; 0x2248 <memcpy>
    222c:	ce 01       	movw	r24, r28
    222e:	0e 94 d5 0f 	call	0x1faa	; 0x1faa <free>
    2232:	c7 01       	movw	r24, r14
    2234:	04 c0       	rjmp	.+8      	; 0x223e <realloc+0x182>
    2236:	ce 01       	movw	r24, r28
    2238:	02 c0       	rjmp	.+4      	; 0x223e <realloc+0x182>
    223a:	80 e0       	ldi	r24, 0x00	; 0
    223c:	90 e0       	ldi	r25, 0x00	; 0
    223e:	cd b7       	in	r28, 0x3d	; 61
    2240:	de b7       	in	r29, 0x3e	; 62
    2242:	ee e0       	ldi	r30, 0x0E	; 14
    2244:	0c 94 4d 11 	jmp	0x229a	; 0x229a <__epilogue_restores__+0x8>

00002248 <memcpy>:
    2248:	fb 01       	movw	r30, r22
    224a:	dc 01       	movw	r26, r24
    224c:	02 c0       	rjmp	.+4      	; 0x2252 <memcpy+0xa>
    224e:	01 90       	ld	r0, Z+
    2250:	0d 92       	st	X+, r0
    2252:	41 50       	subi	r20, 0x01	; 1
    2254:	50 40       	sbci	r21, 0x00	; 0
    2256:	d8 f7       	brcc	.-10     	; 0x224e <memcpy+0x6>
    2258:	08 95       	ret

0000225a <__prologue_saves__>:
    225a:	2f 92       	push	r2
    225c:	3f 92       	push	r3
    225e:	4f 92       	push	r4
    2260:	5f 92       	push	r5
    2262:	6f 92       	push	r6
    2264:	7f 92       	push	r7
    2266:	8f 92       	push	r8
    2268:	9f 92       	push	r9
    226a:	af 92       	push	r10
    226c:	bf 92       	push	r11
    226e:	cf 92       	push	r12
    2270:	df 92       	push	r13
    2272:	ef 92       	push	r14
    2274:	ff 92       	push	r15
    2276:	0f 93       	push	r16
    2278:	1f 93       	push	r17
    227a:	cf 93       	push	r28
    227c:	df 93       	push	r29
    227e:	cd b7       	in	r28, 0x3d	; 61
    2280:	de b7       	in	r29, 0x3e	; 62
    2282:	ca 1b       	sub	r28, r26
    2284:	db 0b       	sbc	r29, r27
    2286:	0f b6       	in	r0, 0x3f	; 63
    2288:	f8 94       	cli
    228a:	de bf       	out	0x3e, r29	; 62
    228c:	0f be       	out	0x3f, r0	; 63
    228e:	cd bf       	out	0x3d, r28	; 61
    2290:	09 94       	ijmp

00002292 <__epilogue_restores__>:
    2292:	2a 88       	ldd	r2, Y+18	; 0x12
    2294:	39 88       	ldd	r3, Y+17	; 0x11
    2296:	48 88       	ldd	r4, Y+16	; 0x10
    2298:	5f 84       	ldd	r5, Y+15	; 0x0f
    229a:	6e 84       	ldd	r6, Y+14	; 0x0e
    229c:	7d 84       	ldd	r7, Y+13	; 0x0d
    229e:	8c 84       	ldd	r8, Y+12	; 0x0c
    22a0:	9b 84       	ldd	r9, Y+11	; 0x0b
    22a2:	aa 84       	ldd	r10, Y+10	; 0x0a
    22a4:	b9 84       	ldd	r11, Y+9	; 0x09
    22a6:	c8 84       	ldd	r12, Y+8	; 0x08
    22a8:	df 80       	ldd	r13, Y+7	; 0x07
    22aa:	ee 80       	ldd	r14, Y+6	; 0x06
    22ac:	fd 80       	ldd	r15, Y+5	; 0x05
    22ae:	0c 81       	ldd	r16, Y+4	; 0x04
    22b0:	1b 81       	ldd	r17, Y+3	; 0x03
    22b2:	aa 81       	ldd	r26, Y+2	; 0x02
    22b4:	b9 81       	ldd	r27, Y+1	; 0x01
    22b6:	ce 0f       	add	r28, r30
    22b8:	d1 1d       	adc	r29, r1
    22ba:	0f b6       	in	r0, 0x3f	; 63
    22bc:	f8 94       	cli
    22be:	de bf       	out	0x3e, r29	; 62
    22c0:	0f be       	out	0x3f, r0	; 63
    22c2:	cd bf       	out	0x3d, r28	; 61
    22c4:	ed 01       	movw	r28, r26
    22c6:	08 95       	ret

000022c8 <_exit>:
    22c8:	f8 94       	cli

000022ca <__stop_program>:
    22ca:	ff cf       	rjmp	.-2      	; 0x22ca <__stop_program>
