## Annex B (normative) List of keywords

Keywords are predefined nonescaped identifiers that define Verilog-AMS language constructs. An escaped
identifier shall not be treated as a keyword. Verilog-AMS reserves the keywords listed in Table B.1.

```
Table B.1—Reserved keywords
```
```
above
abs
absdelay
absdelta
abstol
access
acos
acosh
ac_stim
aliasparam
always
analog
analysis
and
asin
asinh
assign
atan
atan2
atanh
automatic
begin
branch
break
buf
bufif0
bufif1
case
casex
casez
ceil
cell
cmos
config
connect
connectmodule
connectrules
continue
continuous
cos
cosh
cross
ddt
ddt_nature
ddx
deassign
```
```
default
defparam
design
disable
discipline
discrete
domain
driver_update
edge
else
end
endcase
endconfig
endconnectrules
enddiscipline
endfunction
endgenerate
endmodule
endnature
endparamset
endprimitive
endspecify
endtable
endtask
event
exclude
exp
expm1
final_step
flicker_noise
floor
flow
for
force
forever
fork
from
function
generate
genvar
ground
highz0
highz1
hypot
idt
idtmod
```
```
idt_nature
if
ifnone
incdir
include
inf
initial
initial_step
inout
input
instance
integer
join
laplace_nd
laplace_np
laplace_zd
laplace_zp
large
last_crossing
liblist
library
limexp
ln
ln1p
localparam
log
macromodule
max
medium
merged
min
module
nand
nature
negedgenmos
noise_table
noise_table_log
nor
noshowcancelled
not
notif0
notif1
or
output
parameter
paramset
```

```
Accellera Standard for VERILOG-AMS - Analog and Mixed-signal Extensions to Verilog HDL
```
```
388
```
```
Table B.1—Reserved keywords (continued)
```
pmos
posedge
potential
pow
primitive
pull0
pull1
pulldown
pullup
pulsestyle_ondetect
pulsestyle_onevent
rcmos
real
realtime
reg
release
repeat
resolveto
return
rnmos
rpmos
rtran
rtranif0
rtranif1
scalared
sin
sinh

```
showcancelled
signed
slew
small
specify
specparam
split
sqrt
string
strong0
strong1
supply0
supply1
table
tan
tanh
task
time
timer
tran
tranif0
tranif1
transition
tri
tri0
tri1
triand
```
```
trior
trireg
units
unsigned
use
uwire
vectored
wait
wand
weak0
weak1
while
white_noise
wire
wor
wreal
xnor
xor
zi_nd
zi_np
zi_zd
zi_zp
```

```
Accellera Standard for VERILOG-AMS - Analog and Mixed-signal Extensions to Verilog HDL
```
```
389
```
