// Seed: 1929927303
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  logic id_3;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd12
) (
    input supply0 id_0,
    output wor id_1#(
        .id_7(-1),
        .id_8(-1'b0 + 1)
    ),
    input wor id_2,
    input wire id_3,
    output supply0 _id_4,
    input supply0 id_5
);
  integer [id_4 : -1] id_9;
  localparam id_10 = -1;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign id_1 = -1;
  assign id_9 = id_3 != 1;
  wire id_11;
endmodule
