<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM5300/ip/hpm_dmav2_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM5300_2ip_2hpm__dmav2__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_dmav2_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM5300_2ip_2hpm__dmav2__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_DMAV2_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_DMAV2_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="foldopen" id="foldopen00012" data-start="{" data-end="};">
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html">   12</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#aea5de7659535bc0fcafae07c419fd5e2">   13</a></span>    __R  uint8_t  RESERVED0[4];                <span class="comment">/* 0x0 - 0x3: Reserved */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a211b5c3befc63c04233fe7f4867a5efc">   14</a></span>    __R  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a211b5c3befc63c04233fe7f4867a5efc">IDMISC</a>;                      <span class="comment">/* 0x4: ID Misc */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a4b2e8433f46d94c520132c44363fc57f">   15</a></span>    __R  uint8_t  RESERVED1[8];                <span class="comment">/* 0x8 - 0xF: Reserved */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a161ae2038d50b04b8bfef2870546a022">   16</a></span>    __R  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a161ae2038d50b04b8bfef2870546a022">DMACFG</a>;                      <span class="comment">/* 0x10: DMAC Configuration Register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a6267c7549d5edc9d41f66b282a6cf553">   17</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a6267c7549d5edc9d41f66b282a6cf553">DMACTRL</a>;                     <span class="comment">/* 0x14: DMAC Control Register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a7a203767ced1983d00b7c8bae697e45f">   18</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a7a203767ced1983d00b7c8bae697e45f">CHABORT</a>;                     <span class="comment">/* 0x18: Channel Abort Register */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#acfbd93de57b6b46c5e2e7de86d4ab754">   19</a></span>    __R  uint8_t  RESERVED2[8];                <span class="comment">/* 0x1C - 0x23: Reserved */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#ac16ef58a7f533ca63050e1cce02124d3">   20</a></span>    __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#ac16ef58a7f533ca63050e1cce02124d3">INTHALFSTS</a>;                  <span class="comment">/* 0x24: Harlf Complete Interrupt Status */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a19871bac2397ca7c6ed7fc0dd8c73b3c">   21</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a19871bac2397ca7c6ed7fc0dd8c73b3c">INTTCSTS</a>;                    <span class="comment">/* 0x28: Trans Complete Interrupt Status Register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#ab3be1be6f709783eac3376231c4a0658">   22</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#ab3be1be6f709783eac3376231c4a0658">INTABORTSTS</a>;                 <span class="comment">/* 0x2C: Abort Interrupt Status Register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a72eb84e2e9d81ddf5dc4c486c8db331e">   23</a></span>    __W  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a72eb84e2e9d81ddf5dc4c486c8db331e">INTERRSTS</a>;                   <span class="comment">/* 0x30: Error Interrupt Status Register */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#ac1e15a3e0ac984cc67a8ba24558d9bea">   24</a></span>    __R  uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#ac1e15a3e0ac984cc67a8ba24558d9bea">CHEN</a>;                        <span class="comment">/* 0x34: Channel Enable Register */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a67d24a3f1e0e3baaa8f5f67c5441d4bf">   25</a></span>    __R  uint8_t  RESERVED3[8];                <span class="comment">/* 0x38 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#afd2aff4c00f3161535417a7d29aec2cd">   27</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#afd2aff4c00f3161535417a7d29aec2cd">CTRL</a>;                    <span class="comment">/* 0x40: Channel  Control Register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#ad2537fea335483ade14176136e57a9bb">   28</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#ad2537fea335483ade14176136e57a9bb">TRANSIZE</a>;                <span class="comment">/* 0x44: Channel Transfer Size Register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a0c633454c0622c7d35de333155c9afef">   29</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a0c633454c0622c7d35de333155c9afef">SRCADDR</a>;                 <span class="comment">/* 0x48: Channel  Source Address Low Part Register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a6bfaae947296a9ddf68c60ae2fb80ea8">   30</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a6bfaae947296a9ddf68c60ae2fb80ea8">CHANREQCTRL</a>;             <span class="comment">/* 0x4C: Channel  DMA Request Control Register */</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a3afd7a8d320e39b898b3c6cae97d07d2">   31</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a3afd7a8d320e39b898b3c6cae97d07d2">DSTADDR</a>;                 <span class="comment">/* 0x50: Channel  Destination Address Low Part Register */</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span>        __R  uint8_t  RESERVED0[4];            <span class="comment">/* 0x54 - 0x57: Reserved */</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a094a1e582839834f5582fd7ce427de0f">   33</a></span>        __RW uint32_t <a class="code hl_variable" href="structDMAV2__Type.html#a094a1e582839834f5582fd7ce427de0f">LLPOINTER</a>;               <span class="comment">/* 0x58: Channel  Linked List Pointer Low Part Register */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>        __R  uint8_t  RESERVED1[4];            <span class="comment">/* 0x5C - 0x5F: Reserved */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="structDMAV2__Type.html#a825d6829e7a83f769fcab6b2134ea37f">   35</a></span>    } CHCTRL[32];</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>} <a class="code hl_struct" href="structDMAV2__Type.html">DMAV2_Type</a>;</div>
</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span> </div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">/* Bitfield definition for register: IDMISC */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">/*</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment"> * DMASTATE (RO)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment"> *</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment"> * DMA state machine</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment"> * localparam ST_IDLE  = 3&#39;b000;</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment"> * localparam ST_READ  = 3&#39;b001;</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * localparam ST_READ_ACK = 3&#39;b010;</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> * localparam ST_WRITE = 3&#39;b011;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * localparam ST_WRITE_ACK = 3&#39;b100;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * localparam ST_LL  = 3&#39;b101;</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> * localparam ST_END  = 3&#39;b110;</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment"> * localparam ST_END_WAIT     = 3&#39;b111;</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment"> */</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a537ae990b844aaad9a0e33f178911f0c">   53</a></span><span class="preprocessor">#define DMAV2_IDMISC_DMASTATE_MASK (0xE000U)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac3b2287f43a282223b0f96a0ad813e3f">   54</a></span><span class="preprocessor">#define DMAV2_IDMISC_DMASTATE_SHIFT (13U)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aed2721cd5361e7cf6c2626acc51118d4">   55</a></span><span class="preprocessor">#define DMAV2_IDMISC_DMASTATE_GET(x) (((uint32_t)(x) &amp; DMAV2_IDMISC_DMASTATE_MASK) &gt;&gt; DMAV2_IDMISC_DMASTATE_SHIFT)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span> </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">/*</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> * CURCHAN (RO)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> *</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * current channel in used</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> */</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a4fbaa4713af4b78c7c543df4bff86da8">   62</a></span><span class="preprocessor">#define DMAV2_IDMISC_CURCHAN_MASK (0x1F00U)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a4418faffc703b1ef66bc54679bee82e2">   63</a></span><span class="preprocessor">#define DMAV2_IDMISC_CURCHAN_SHIFT (8U)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0e21124fab81dabe3f914eac19c13498">   64</a></span><span class="preprocessor">#define DMAV2_IDMISC_CURCHAN_GET(x) (((uint32_t)(x) &amp; DMAV2_IDMISC_CURCHAN_MASK) &gt;&gt; DMAV2_IDMISC_CURCHAN_SHIFT)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* Bitfield definition for register: DMACFG */</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/*</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment"> * CHAINXFR (RO)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> *</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> * Chain transfer</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * 0x0: Chain transfer is not configured</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * 0x1: Chain transfer is configured</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aad5f38056ac6f5f515c67d01a61a90ee">   74</a></span><span class="preprocessor">#define DMAV2_DMACFG_CHAINXFR_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#af4fda4163e10a2d38879b63a10395d1b">   75</a></span><span class="preprocessor">#define DMAV2_DMACFG_CHAINXFR_SHIFT (31U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a44027b1c5fd2f2177558c223d927eb80">   76</a></span><span class="preprocessor">#define DMAV2_DMACFG_CHAINXFR_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_CHAINXFR_MASK) &gt;&gt; DMAV2_DMACFG_CHAINXFR_SHIFT)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="comment">/*</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment"> * REQSYNC (RO)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> *</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> * DMA request synchronization.</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * The DMA request synchronization should be configured to avoid signal integrity problems when the request signal is not clocked by the system bus clock,</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * which the DMA control logic operates in. If the request synchronization is not configured, the request signal is sampled directly without synchronization.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * 0x0: Request synchronization is not configured</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * 0x1: Request synchronization is configured</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> */</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab735cdb631d6dcfa321a6e8fd3e50f0f">   87</a></span><span class="preprocessor">#define DMAV2_DMACFG_REQSYNC_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a8f3ffdd05f6774cadcfeaeb3df26c584">   88</a></span><span class="preprocessor">#define DMAV2_DMACFG_REQSYNC_SHIFT (30U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa21dcc39b62932809b13bb20e5384cc3">   89</a></span><span class="preprocessor">#define DMAV2_DMACFG_REQSYNC_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_REQSYNC_MASK) &gt;&gt; DMAV2_DMACFG_REQSYNC_SHIFT)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">/*</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment"> * DATAWIDTH (RO)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment"> *</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * AXI bus data width</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> * 0x0: 32 bits</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * 0x1: 64 bits</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> * 0x2: 128 bits</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment"> * 0x3: 256 bits</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment"> */</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0a102d4a4fbc08e70ada945deebd9363">  100</a></span><span class="preprocessor">#define DMAV2_DMACFG_DATAWIDTH_MASK (0x3000000UL)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a9fe63de23e8550afb2e2295e45669841">  101</a></span><span class="preprocessor">#define DMAV2_DMACFG_DATAWIDTH_SHIFT (24U)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a6f72fe184a40276402809b8a1c384c17">  102</a></span><span class="preprocessor">#define DMAV2_DMACFG_DATAWIDTH_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_DATAWIDTH_MASK) &gt;&gt; DMAV2_DMACFG_DATAWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span> </div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">/*</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> * ADDRWIDTH (RO)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> *</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * AXI bus address width</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> * 0x18: 24 bits</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment"> * 0x19: 25 bits</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment"> * 0x40: 64 bits</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment"> * Others: Invalid</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment"> */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa3bd118163db6f7bf90cae207c192dd4">  114</a></span><span class="preprocessor">#define DMAV2_DMACFG_ADDRWIDTH_MASK (0xFE0000UL)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a875afc1c1d59c422491e92d684ceee79">  115</a></span><span class="preprocessor">#define DMAV2_DMACFG_ADDRWIDTH_SHIFT (17U)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a784f11dfc6efa5fe226e0be71cedd24b">  116</a></span><span class="preprocessor">#define DMAV2_DMACFG_ADDRWIDTH_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_ADDRWIDTH_MASK) &gt;&gt; DMAV2_DMACFG_ADDRWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span> </div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">/*</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment"> * CORENUM (RO)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment"> *</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment"> * DMA core number</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment"> * 0x0: 1 core</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment"> * 0x1: 2 cores</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment"> */</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a69f0e24bc04d9009d60e33c762df8d1f">  125</a></span><span class="preprocessor">#define DMAV2_DMACFG_CORENUM_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad6adb0c1d11bbaa2fca12081bd4e887d">  126</a></span><span class="preprocessor">#define DMAV2_DMACFG_CORENUM_SHIFT (16U)</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a89bf11f7c519486ca178fb1ead7d16ac">  127</a></span><span class="preprocessor">#define DMAV2_DMACFG_CORENUM_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_CORENUM_MASK) &gt;&gt; DMAV2_DMACFG_CORENUM_SHIFT)</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span> </div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">/*</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"> * BUSNUM (RO)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> *</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * AXI bus interface number</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * 0x0: 1 AXI bus</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> * 0x1: 2 AXI busses</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> */</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a408392b00fed2d657105fdb0911a21bf">  136</a></span><span class="preprocessor">#define DMAV2_DMACFG_BUSNUM_MASK (0x8000U)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#acdb2f7643abb1eface81c7ee2c26ea53">  137</a></span><span class="preprocessor">#define DMAV2_DMACFG_BUSNUM_SHIFT (15U)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#adda4bd4810534d23c91daab2e3b8659d">  138</a></span><span class="preprocessor">#define DMAV2_DMACFG_BUSNUM_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_BUSNUM_MASK) &gt;&gt; DMAV2_DMACFG_BUSNUM_SHIFT)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span> </div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/*</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment"> * REQNUM (RO)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment"> *</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment"> * Request/acknowledge pair number</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"> * 0x0: 0 pair</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * 0x1: 1 pair</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> * 0x2: 2 pairs</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 0x10: 16 pairs</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> */</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#abce3a2d95d6ce76ef72bbf6dd319edb6">  150</a></span><span class="preprocessor">#define DMAV2_DMACFG_REQNUM_MASK (0x7C00U)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aea7d90f75f2131a1d63a397e987e37a4">  151</a></span><span class="preprocessor">#define DMAV2_DMACFG_REQNUM_SHIFT (10U)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a6c92655d8938dd9e18996e2758554146">  152</a></span><span class="preprocessor">#define DMAV2_DMACFG_REQNUM_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_REQNUM_MASK) &gt;&gt; DMAV2_DMACFG_REQNUM_SHIFT)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">/*</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment"> * FIFODEPTH (RO)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment"> *</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment"> * FIFO depth</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * 0x4: 4 entries</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> * 0x8: 8 entries</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 0x10: 16 entries</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> * 0x20: 32 entries</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment"> * Others: Invalid</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment"> */</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a611941ee28992ff20c6ce381108b9c27">  164</a></span><span class="preprocessor">#define DMAV2_DMACFG_FIFODEPTH_MASK (0x3F0U)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a6954bc3f79eebb670891298ebfb836cf">  165</a></span><span class="preprocessor">#define DMAV2_DMACFG_FIFODEPTH_SHIFT (4U)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a9116f3491e7291161dd388d7e91e0e26">  166</a></span><span class="preprocessor">#define DMAV2_DMACFG_FIFODEPTH_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_FIFODEPTH_MASK) &gt;&gt; DMAV2_DMACFG_FIFODEPTH_SHIFT)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span> </div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">/*</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> * CHANNELNUM (RO)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> *</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * Channel number</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 0x1: 1 channel</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 0x2: 2 channels</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * ...</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> * 0x8: 8 channels</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment"> * Others: Invalid</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment"> */</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a99e34dac5d9b9f46f51669c7a1b6f292">  178</a></span><span class="preprocessor">#define DMAV2_DMACFG_CHANNELNUM_MASK (0xFU)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a28e6ea01538fe1ad385d66efa596a247">  179</a></span><span class="preprocessor">#define DMAV2_DMACFG_CHANNELNUM_SHIFT (0U)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a10503b0e4459186ee139056302ebfc3f">  180</a></span><span class="preprocessor">#define DMAV2_DMACFG_CHANNELNUM_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACFG_CHANNELNUM_MASK) &gt;&gt; DMAV2_DMACFG_CHANNELNUM_SHIFT)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span> </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* Bitfield definition for register: DMACTRL */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">/*</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * RESET (WO)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> *</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment"> * Software reset control. Write 1 to this bit to reset the DMA core and disable all channels.</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment"> * Note: The software reset may cause the in-completion of AXI transaction.</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment"> */</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#acad6643279229b549e30d49c92e42c94">  189</a></span><span class="preprocessor">#define DMAV2_DMACTRL_RESET_MASK (0x1U)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac36b7c42461ae3db99937dd167a2a75f">  190</a></span><span class="preprocessor">#define DMAV2_DMACTRL_RESET_SHIFT (0U)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa994cd242d2089c9f4633b7e6ea6dedd">  191</a></span><span class="preprocessor">#define DMAV2_DMACTRL_RESET_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_DMACTRL_RESET_SHIFT) &amp; DMAV2_DMACTRL_RESET_MASK)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a186367ff3785f5f02e2414ba55c9282f">  192</a></span><span class="preprocessor">#define DMAV2_DMACTRL_RESET_GET(x) (((uint32_t)(x) &amp; DMAV2_DMACTRL_RESET_MASK) &gt;&gt; DMAV2_DMACTRL_RESET_SHIFT)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* Bitfield definition for register: CHABORT */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">/*</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment"> * CHABORT (WO)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment"> *</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment"> * Write 1 to bit n to abort channel n. The bits should only be set when the corresponding channels are enabled.</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment"> * Otherwise, the writes will be ignored for channels that are not enabled. (N: Number of channels)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment"> */</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac0db656d2ef7f631a2f9168becab1e03">  201</a></span><span class="preprocessor">#define DMAV2_CHABORT_CHABORT_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a1ab0d8d96cfc6e28e95306a42a59889a">  202</a></span><span class="preprocessor">#define DMAV2_CHABORT_CHABORT_SHIFT (0U)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a7f68921649e184a54590ca2430ef67bf">  203</a></span><span class="preprocessor">#define DMAV2_CHABORT_CHABORT_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHABORT_CHABORT_SHIFT) &amp; DMAV2_CHABORT_CHABORT_MASK)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a1ad7224fb5041e8575d6c4377e6ea7c4">  204</a></span><span class="preprocessor">#define DMAV2_CHABORT_CHABORT_GET(x) (((uint32_t)(x) &amp; DMAV2_CHABORT_CHABORT_MASK) &gt;&gt; DMAV2_CHABORT_CHABORT_SHIFT)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span> </div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* Bitfield definition for register: INTHALFSTS */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/*</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> * STS (RW)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"> *</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"> * half transfer done irq status</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment"> */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#acb9707ee53ab732baa7440b8f96826e0">  212</a></span><span class="preprocessor">#define DMAV2_INTHALFSTS_STS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa0a8d647f3e24574d2666067ce7f628c">  213</a></span><span class="preprocessor">#define DMAV2_INTHALFSTS_STS_SHIFT (0U)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a78a25e2d19c1ba57ae9e5aca7feeb3fa">  214</a></span><span class="preprocessor">#define DMAV2_INTHALFSTS_STS_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_INTHALFSTS_STS_SHIFT) &amp; DMAV2_INTHALFSTS_STS_MASK)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#afb7ff40ff2a80953a7c8126ac01e0c29">  215</a></span><span class="preprocessor">#define DMAV2_INTHALFSTS_STS_GET(x) (((uint32_t)(x) &amp; DMAV2_INTHALFSTS_STS_MASK) &gt;&gt; DMAV2_INTHALFSTS_STS_SHIFT)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">/* Bitfield definition for register: INTTCSTS */</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/*</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * STS (W1C)</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> *</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment"> * The terminal count status, one bit per channel. The terminal count status is set when a channel transfer finishes without the abort or error event.</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment"> * 0x0: Channel n has no terminal count status</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment"> * 0x1: Channel n has terminal count status</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment"> */</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a819f1bee5ec57a8c98ff682162e29129">  225</a></span><span class="preprocessor">#define DMAV2_INTTCSTS_STS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a8f5c137848702f124bce8473b3a98ed9">  226</a></span><span class="preprocessor">#define DMAV2_INTTCSTS_STS_SHIFT (0U)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5dcda9e4efe74b2695e7b70843f83c60">  227</a></span><span class="preprocessor">#define DMAV2_INTTCSTS_STS_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_INTTCSTS_STS_SHIFT) &amp; DMAV2_INTTCSTS_STS_MASK)</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab4edee946ccf7339c717fe259fdf2e51">  228</a></span><span class="preprocessor">#define DMAV2_INTTCSTS_STS_GET(x) (((uint32_t)(x) &amp; DMAV2_INTTCSTS_STS_MASK) &gt;&gt; DMAV2_INTTCSTS_STS_SHIFT)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span> </div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">/* Bitfield definition for register: INTABORTSTS */</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">/*</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment"> * STS (W1C)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment"> *</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment"> * The abort status of channel, one bit per channel. The abort status is set when a channel transfer is aborted.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment"> * 0x0: Channel n has no abort status</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment"> * 0x1: Channel n has abort status</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment"> */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a238057c025104d8e751ce26a468e8427">  238</a></span><span class="preprocessor">#define DMAV2_INTABORTSTS_STS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a9955a585ac3b80ab11074c32b5d3bae2">  239</a></span><span class="preprocessor">#define DMAV2_INTABORTSTS_STS_SHIFT (0U)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a362297ac1ca74db1b6703994d6f0ac42">  240</a></span><span class="preprocessor">#define DMAV2_INTABORTSTS_STS_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_INTABORTSTS_STS_SHIFT) &amp; DMAV2_INTABORTSTS_STS_MASK)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a14330cedbf091ba3879715150403bf5d">  241</a></span><span class="preprocessor">#define DMAV2_INTABORTSTS_STS_GET(x) (((uint32_t)(x) &amp; DMAV2_INTABORTSTS_STS_MASK) &gt;&gt; DMAV2_INTABORTSTS_STS_SHIFT)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/* Bitfield definition for register: INTERRSTS */</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">/*</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> * STS (W1C)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment"> *</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment"> * The error status, one bit per channel. The error status is set when a channel transfer encounters the following error events:</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"> * - Bus error</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * - Unaligned address</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * - Unaligned transfer width</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> * - Reserved configuration</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * 0x0: Channel n has no error status</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> * 0x1: Channel n has error status</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> */</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a1ed46cc580c81d90bc6f5597fd6b2544">  255</a></span><span class="preprocessor">#define DMAV2_INTERRSTS_STS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab771070b2ccf9a67f292b01083793fec">  256</a></span><span class="preprocessor">#define DMAV2_INTERRSTS_STS_SHIFT (0U)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ae8d6705000e2fe15fec2e279ad647849">  257</a></span><span class="preprocessor">#define DMAV2_INTERRSTS_STS_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_INTERRSTS_STS_SHIFT) &amp; DMAV2_INTERRSTS_STS_MASK)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0ee1390039d80cf874673967910f585b">  258</a></span><span class="preprocessor">#define DMAV2_INTERRSTS_STS_GET(x) (((uint32_t)(x) &amp; DMAV2_INTERRSTS_STS_MASK) &gt;&gt; DMAV2_INTERRSTS_STS_SHIFT)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* Bitfield definition for register: CHEN */</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">/*</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * CHEN (RO)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> *</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> * Alias of the Enable field of all ChnCtrl registers</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> */</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a8f1f1aec30b87d00fe64eaf1d6fcb5f2">  266</a></span><span class="preprocessor">#define DMAV2_CHEN_CHEN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0015accef227c783f61e32c46e169b3c">  267</a></span><span class="preprocessor">#define DMAV2_CHEN_CHEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a2e347e04021a2d278aa2728472972c4d">  268</a></span><span class="preprocessor">#define DMAV2_CHEN_CHEN_GET(x) (((uint32_t)(x) &amp; DMAV2_CHEN_CHEN_MASK) &gt;&gt; DMAV2_CHEN_CHEN_SHIFT)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span> </div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: CTRL */</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">/*</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> * INFINITELOOP (RW)</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> *</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> * set to loop current config infinitely</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#af6bed4717eb5be9631f0729a6e82c695">  276</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INFINITELOOP_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a81eefbdbf8ddaf3f36ce53d9d2a0f700">  277</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INFINITELOOP_SHIFT (31U)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad31145cfaa7f7be776cae30f5e6aaec9">  278</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INFINITELOOP_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_INFINITELOOP_SHIFT) &amp; DMAV2_CHCTRL_CTRL_INFINITELOOP_MASK)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a2ce083186ab3335ee47baa65ecf5e3e9">  279</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INFINITELOOP_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_INFINITELOOP_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_INFINITELOOP_SHIFT)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/*</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> * HANDSHAKEOPT (RW)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> *</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> * 0: one request to transfer one burst</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment"> * 1: one request to transfer all the data defined in ch_tts</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"> */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a49505b022f7b3c327fdd954fca2077b6">  287</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_MASK (0x40000000UL)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a1097fd45e9d3fe1146485b19e609323d">  288</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_SHIFT (30U)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a21ebd46053052b4f439c330e6e82eae0">  289</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_SHIFT) &amp; DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_MASK)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a139f4f6318ec76dfee8649ed1854db7f">  290</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_HANDSHAKEOPT_SHIFT)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span> </div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">/*</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * PRIORITY (RW)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> *</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment"> * Channel priority level</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"> * 0x0: Lower priority</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment"> * 0x1: Higher priority</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment"> */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#af3077a99ca08a8bb737e74edcf39d570">  299</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_PRIORITY_MASK (0x20000000UL)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0d2bf12061d9d8d190a69ab8fe804a95">  300</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_PRIORITY_SHIFT (29U)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa382bc9e5dacdcf2f1682d93797ae833">  301</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_PRIORITY_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_PRIORITY_SHIFT) &amp; DMAV2_CHCTRL_CTRL_PRIORITY_MASK)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#af688b0f3fa783d38586744badab2d69f">  302</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_PRIORITY_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_PRIORITY_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_PRIORITY_SHIFT)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment"> * BURSTOPT (RW)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment"> *</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment"> * set to change burst_size definition</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment"> */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a9791b826014674a832d01ceb55c6eeee">  309</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_BURSTOPT_MASK (0x10000000UL)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a72afef71118682ef40a3d8b63c24ba9b">  310</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_BURSTOPT_SHIFT (28U)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#adf7d9eed1fe6b003c205c3fcd6d22b6c">  311</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_BURSTOPT_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_BURSTOPT_SHIFT) &amp; DMAV2_CHCTRL_CTRL_BURSTOPT_MASK)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a505df0128687a5e2a40f9f64d115fcaf">  312</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_BURSTOPT_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_BURSTOPT_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_BURSTOPT_SHIFT)</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span> </div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">/*</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment"> * SRCBURSTSIZE (RW)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment"> *</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment"> * Source burst size. This field indicates the number of transfers before DMA channel re-arbitration.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"> * The burst transfer byte number is (SrcBurstSize * SrcWidth).</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span><span class="comment"> * 0x0: 1 transfer</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment"> * 0x1: 2 transfers</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * 0x2: 4 transfers</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> * 0x3: 8 transfers</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * 0x4: 16 transfers</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> * 0x5: 32 transfers</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment"> * 0x6: 64 transfers</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment"> * 0x7: 128 transfers</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"> * 0x8: 256 transfers</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment"> * 0x9:512 transfers</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment"> * 0xa: 1024 transfers</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment"> * 0xb - 0xf: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> */</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad20459460bf3d8261af9c083ae8b8583">  332</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_MASK (0xF000000UL)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad5cda50448edabc73a17e1c3a6ec58be">  333</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT (24U)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#afca7101a25c0b892bcfb08b886cc4dd4">  334</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT) &amp; DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_MASK)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a560e5217e8a84c6d51453f4aea06cafc">  335</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_SRCBURSTSIZE_SHIFT)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span> </div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">/*</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment"> * SRCWIDTH (RW)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment"> *</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment"> * Source transfer width</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> * 0x3: Double word transfer</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment"> * 0x4: Quad word transfer</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment"> * 0x5: Eight word transfer</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment"> * 0x6 - 0x7: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"> */</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a2121eaa3d54358b4813cf71253ff238a">  349</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCWIDTH_MASK (0xE00000UL)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac84b3f089afde382caf0d29ff52e57ac">  350</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCWIDTH_SHIFT (21U)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a97b7fe6fd460ce649ac6b00d58803d68">  351</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_SRCWIDTH_SHIFT) &amp; DMAV2_CHCTRL_CTRL_SRCWIDTH_MASK)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a36af5a6f82310a108985bba9858c4fba">  352</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCWIDTH_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_SRCWIDTH_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_SRCWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> </div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">/*</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment"> * DSTWIDTH (RW)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment"> *</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment"> * Destination transfer width.</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"> * Both the total transfer byte number and the burst transfer byte number should be aligned to the destination transfer width;</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span><span class="comment"> * otherwise the error event will be triggered.</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment"> * For example, destination transfer width should be set as byte transfer if total transfer byte is not aligned to half-word.</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * See field SrcBurstSize above for the definition of burst transfer byte number and section 3.2.8 for the definition of the total transfer byte number.</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> * 0x0: Byte transfer</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * 0x1: Half-word transfer</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> * 0x2: Word transfer</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment"> * 0x3: Double word transfer</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment"> * 0x4: Quad word transfer</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment"> * 0x5: Eight word transfer</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment"> * 0x6 - 0x7: Reserved, setting this field with a reserved value triggers the error exception</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment"> */</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aaa2cdfcfbe321250404925992a1fae95">  370</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTWIDTH_MASK (0x1C0000UL)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a92b003f86e701ff9bf67590daefeb1f3">  371</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTWIDTH_SHIFT (18U)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a712cde02d66f2df767f2e72396d0ef38">  372</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTWIDTH_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_DSTWIDTH_SHIFT) &amp; DMAV2_CHCTRL_CTRL_DSTWIDTH_MASK)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a1bd0d20546dc87bd6f921995a8d8fbda">  373</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTWIDTH_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_DSTWIDTH_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_DSTWIDTH_SHIFT)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span> </div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">/*</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment"> * SRCMODE (RW)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment"> *</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment"> * Source DMA handshake mode</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * Normal mode is enabled and started by software set Enable bit;</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> * Handshake mode is enabled by software set Enable bit, started by hardware dma request from DMAMUX block</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> */</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a3bb678b08a2dfcc0b4b2e6c58b88607c">  384</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCMODE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ae7d1e07559aaefe314ca21279b5c7a51">  385</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCMODE_SHIFT (17U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa79eb8d7156d02407071e1f6035e70f6">  386</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCMODE_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_SRCMODE_SHIFT) &amp; DMAV2_CHCTRL_CTRL_SRCMODE_MASK)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a135dbb68c5a2106f55a3356b660fc94f">  387</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCMODE_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_SRCMODE_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_SRCMODE_SHIFT)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span> </div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">/*</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment"> * DSTMODE (RW)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> *</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> * Destination DMA handshake mode</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * 0x0: Normal mode</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> * 0x1: Handshake mode</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment"> * the difference bewteen Source/Destination handshake mode is:</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment"> * the dma block will response hardware request after read in Source handshake mode;</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment"> * the dma block will response hardware request after write in Destination handshake mode;</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment"> * NOTE: can&#39;t set SrcMode and DstMode at same time, otherwise result unknown.</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment"> */</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aee9dc69d587124a1cabfad85ab9acfcd">  400</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTMODE_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a7a8dd42bd20fc858b1eb244cf5159b70">  401</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTMODE_SHIFT (16U)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5831d8f524db1a3e20f89ed245dd8284">  402</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTMODE_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_DSTMODE_SHIFT) &amp; DMAV2_CHCTRL_CTRL_DSTMODE_MASK)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab5f40a92dc26b832fedb9964319d6d4d">  403</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTMODE_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_DSTMODE_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_DSTMODE_SHIFT)</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">/*</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment"> * SRCADDRCTRL (RW)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment"> *</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment"> * Source address control</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> * 0x3: Reserved, setting the field with this value triggers the error exception</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> */</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a53786464824e77ca187f98fa3bf2966a">  414</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCADDRCTRL_MASK (0xC000U)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a7ec120ed4abea61a90e53b7b1c2b8bc2">  415</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCADDRCTRL_SHIFT (14U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a974a182497fcdd7f68cceef1eab338f5">  416</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_SRCADDRCTRL_SHIFT) &amp; DMAV2_CHCTRL_CTRL_SRCADDRCTRL_MASK)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a3ace83fc917bf2a36e871224b746843c">  417</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_SRCADDRCTRL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_SRCADDRCTRL_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_SRCADDRCTRL_SHIFT)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span> </div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">/*</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment"> * DSTADDRCTRL (RW)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> *</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> * Destination address control</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * 0x0: Increment address</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> * 0x1: Decrement address</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment"> * 0x2: Fixed address</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment"> * 0x3: Reserved, setting the field with this value triggers the error exception</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment"> */</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a07c43d1cfe32dad739d679c2360c7be7">  428</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTADDRCTRL_MASK (0x3000U)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#adf829634559cc6fe3aa260c934709fbc">  429</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTADDRCTRL_SHIFT (12U)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a426195c849f8c5fbfa7b1816d8a2161f">  430</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTADDRCTRL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_DSTADDRCTRL_SHIFT) &amp; DMAV2_CHCTRL_CTRL_DSTADDRCTRL_MASK)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a8f71b7cdcf91ebace40c711b57ba154d">  431</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_DSTADDRCTRL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_DSTADDRCTRL_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_DSTADDRCTRL_SHIFT)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span> </div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">/*</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> * INTHALFCNTMASK (RW)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment"> *</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span><span class="comment"> * Channel half interrupt mask</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment"> * 0x0: Allow the half interrupt to be triggered</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment"> * 0x1: Disable the half interrupt</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment"> */</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a9fce87c9261fbc527348f72608381470">  440</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_MASK (0x10U)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad8d5495f540cc5316026560f4e5afd92">  441</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_SHIFT (4U)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad13dfc42040f320aa52edb4c6a317668">  442</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_SHIFT) &amp; DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_MASK)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a489bda894b2e9d5682fae736372c6457">  443</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_INTHALFCNTMASK_SHIFT)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span> </div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">/*</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment"> * INTABTMASK (RW)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment"> *</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment"> * Channel abort interrupt mask</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment"> * 0x0: Allow the abort interrupt to be triggered</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment"> * 0x1: Disable the abort interrupt</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> */</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac0601d201a4f73ad8e8e3407a278c065">  452</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTABTMASK_MASK (0x8U)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#abce9fc6fba446a2b7f902c0c9bf48c73">  453</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTABTMASK_SHIFT (3U)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab9dc0234961b71f24cbb95e9a0b8320e">  454</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTABTMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_INTABTMASK_SHIFT) &amp; DMAV2_CHCTRL_CTRL_INTABTMASK_MASK)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ae30c65f00ce7c52557724db31d3d1aa6">  455</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTABTMASK_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_INTABTMASK_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_INTABTMASK_SHIFT)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span> </div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">/*</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment"> * INTERRMASK (RW)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment"> *</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment"> * Channel error interrupt mask</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * 0x0: Allow the error interrupt to be triggered</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> * 0x1: Disable the error interrupt</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a21cbed4204d7d05e99e9dfe76ef427e7">  464</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTERRMASK_MASK (0x4U)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a9a095ffa2bb152a5b0b3560d3c5234dc">  465</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTERRMASK_SHIFT (2U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#abb4dc15f39282ccdecd62b81606a43be">  466</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTERRMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_INTERRMASK_SHIFT) &amp; DMAV2_CHCTRL_CTRL_INTERRMASK_MASK)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5f9c36c3895bff071172b4475a88710b">  467</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTERRMASK_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_INTERRMASK_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_INTERRMASK_SHIFT)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span> </div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">/*</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment"> * INTTCMASK (RW)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"> *</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * Channel terminal count interrupt mask</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> * 0x0: Allow the terminal count interrupt to be triggered</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * 0x1: Disable the terminal count interrupt</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a001c022fcca2342d332e4a3a05b5a11f">  476</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTTCMASK_MASK (0x2U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a469477bfd6a29ab8a26bf69453071055">  477</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTTCMASK_SHIFT (1U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab0c1033cde098d9a11fd8924e2307c39">  478</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTTCMASK_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_INTTCMASK_SHIFT) &amp; DMAV2_CHCTRL_CTRL_INTTCMASK_MASK)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ae5b261bf48b221726f55d835434e2b38">  479</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_INTTCMASK_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_INTTCMASK_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_INTTCMASK_SHIFT)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/*</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> *</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * Channel enable bit</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> * 0x0: Disable</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment"> * 0x1: Enable</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment"> */</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a68d00c51d852b2df954aaf1dd0e42790">  488</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_ENABLE_MASK (0x1U)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a22fab936662e77e6ecdd0378a8fd3cb0">  489</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_ENABLE_SHIFT (0U)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a14b9cbcca2f29a9e5242bd51064f10b9">  490</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CTRL_ENABLE_SHIFT) &amp; DMAV2_CHCTRL_CTRL_ENABLE_MASK)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a082e0ab42ef5a2cda1e9d67670957fc3">  491</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CTRL_ENABLE_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CTRL_ENABLE_MASK) &gt;&gt; DMAV2_CHCTRL_CTRL_ENABLE_SHIFT)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: TRANSIZE */</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">/*</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> * TRANSIZE (RW)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment"> *</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment"> * Total transfer size from source. The total number of transferred bytes is (TranSize * SrcWidth). This register is cleared when the DMA transfer is done.</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment"> * If a channel is enabled with zero total transfer size, the error event will be triggered and the transfer will be terminated.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment"> */</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aea439f340f5202f94f29c25fa3717ae6">  500</a></span><span class="preprocessor">#define DMAV2_CHCTRL_TRANSIZE_TRANSIZE_MASK (0xFFFFFFFUL)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5714ee7d20c837e4896261e7f9b77978">  501</a></span><span class="preprocessor">#define DMAV2_CHCTRL_TRANSIZE_TRANSIZE_SHIFT (0U)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa722191bbb09687de6d6c2fd05904611">  502</a></span><span class="preprocessor">#define DMAV2_CHCTRL_TRANSIZE_TRANSIZE_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_TRANSIZE_TRANSIZE_SHIFT) &amp; DMAV2_CHCTRL_TRANSIZE_TRANSIZE_MASK)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac75a954f57f3d94f42a945581f9c6d35">  503</a></span><span class="preprocessor">#define DMAV2_CHCTRL_TRANSIZE_TRANSIZE_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_TRANSIZE_TRANSIZE_MASK) &gt;&gt; DMAV2_CHCTRL_TRANSIZE_TRANSIZE_SHIFT)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span> </div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: SRCADDR */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">/*</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment"> * SRCADDRL (RW)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment"> *</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment"> * Low part of the source starting address. When the transfer completes, the value of {SrcAddrH,SrcAddrL} is updated to the ending address.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"> * This address must be aligned to the source transfer size; otherwise, an error event will be triggered.</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment"> */</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ad756e47a09b274e9eb945be1de7989eb">  512</a></span><span class="preprocessor">#define DMAV2_CHCTRL_SRCADDR_SRCADDRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a1987bc943cc2bf411c4f12cdff7e22c5">  513</a></span><span class="preprocessor">#define DMAV2_CHCTRL_SRCADDR_SRCADDRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a2c0f66183e56cb8f6ea83d16259f67cd">  514</a></span><span class="preprocessor">#define DMAV2_CHCTRL_SRCADDR_SRCADDRL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_SRCADDR_SRCADDRL_SHIFT) &amp; DMAV2_CHCTRL_SRCADDR_SRCADDRL_MASK)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a350bfc423032e897ca4b3bf967fad8c0">  515</a></span><span class="preprocessor">#define DMAV2_CHCTRL_SRCADDR_SRCADDRL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_SRCADDR_SRCADDRL_MASK) &gt;&gt; DMAV2_CHCTRL_SRCADDR_SRCADDRL_SHIFT)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span> </div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: CHANREQCTRL */</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">/*</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"> * SRCREQSEL (RW)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span><span class="comment"> *</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment"> * Source DMA request select. Select the request/ack handshake pair that the source device is connected to.</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> */</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a82d6828ba30036f4cab606e53d278cf6">  523</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_MASK (0x1F000000UL)</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5d6ec29f517a1a8746f5ae549d24a8ea">  524</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_SHIFT (24U)</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aff4e82d01f25f27e55f4118543251aa5">  525</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_SHIFT) &amp; DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_MASK)</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#abf8104522df1c4127ab79efc6fd7bf70">  526</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_MASK) &gt;&gt; DMAV2_CHCTRL_CHANREQCTRL_SRCREQSEL_SHIFT)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span> </div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">/*</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"> * DSTREQSEL (RW)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment"> *</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment"> * Destination DMA request select. Select the request/ack handshake pair that the destination device is connected to.</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> */</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ae0d533ba1907d4683198902e3e6e6482">  533</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_MASK (0x1F0000UL)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac7069310df3664b68297514e3edb3da1">  534</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab80a6ba402c0c9cb00dd606cdc6e250e">  535</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_SHIFT) &amp; DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_MASK)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#acb255de9454732355afb8ca9a0bb6a71">  536</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_MASK) &gt;&gt; DMAV2_CHCTRL_CHANREQCTRL_DSTREQSEL_SHIFT)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span> </div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: DSTADDR */</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">/*</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment"> * DSTADDRL (RW)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment"> *</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * Low part of the destination starting address. When the transfer completes, the value of {DstAddrH,DstAddrL} is updated to the ending address.</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> * This address must be aligned to the destination transfer size; otherwise the error event will be triggered.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> */</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a2164c6fce35bbf4404786f9f93cc2914">  545</a></span><span class="preprocessor">#define DMAV2_CHCTRL_DSTADDR_DSTADDRL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5c96e228f8980f9b76ceaa1adf6ddf9f">  546</a></span><span class="preprocessor">#define DMAV2_CHCTRL_DSTADDR_DSTADDRL_SHIFT (0U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac76547dff298af801494c8f434a2530a">  547</a></span><span class="preprocessor">#define DMAV2_CHCTRL_DSTADDR_DSTADDRL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_DSTADDR_DSTADDRL_SHIFT) &amp; DMAV2_CHCTRL_DSTADDR_DSTADDRL_MASK)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a7ff8d3286dce6a6786278c31153dac29">  548</a></span><span class="preprocessor">#define DMAV2_CHCTRL_DSTADDR_DSTADDRL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_DSTADDR_DSTADDRL_MASK) &gt;&gt; DMAV2_CHCTRL_DSTADDR_DSTADDRL_SHIFT)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span> </div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">/* Bitfield definition for register of struct array CHCTRL: LLPOINTER */</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/*</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * LLPOINTERL (RW)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> *</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * Low part of the pointer to the next descriptor. The pointer must be double word aligned.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a8b8ad89244a4c46a5794bba6dbad7ecc">  556</a></span><span class="preprocessor">#define DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_MASK (0xFFFFFFF8UL)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aac9fcc29f6b25ff2f3dfdc7b54c4db29">  557</a></span><span class="preprocessor">#define DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT (3U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#afc61272c32058db4cfaa496bf2018689">  558</a></span><span class="preprocessor">#define DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_SET(x) (((uint32_t)(x) &lt;&lt; DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT) &amp; DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a748afab59ef552a804f33a2ad19ff3d1">  559</a></span><span class="preprocessor">#define DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_GET(x) (((uint32_t)(x) &amp; DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_MASK) &gt;&gt; DMAV2_CHCTRL_LLPOINTER_LLPOINTERL_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span> </div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span> </div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">/* CHCTRL register group index macro definition */</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0b25f5390af4f4ff302e5bf2cd9734fe">  564</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH0 (0UL)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a8527c5bd927281d4484e66f59c8c8fbd">  565</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH1 (1UL)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab60eaaeaeaf719e68063694e6fc1abec">  566</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH2 (2UL)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa828e4718b69b7565263546a72ed53b1">  567</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH3 (3UL)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a28c49839dc3ecb07ddc4c622b279bf94">  568</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH4 (4UL)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5ed76a3705b7fca906ede69aa12b4396">  569</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH5 (5UL)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa126ab59b516f45d8a216867ed7b64ab">  570</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH6 (6UL)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a463e91ff95793c4c5a85b57b0641c973">  571</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH7 (7UL)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac55018e28ceb2c19177d5f22cf16a3b6">  572</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH8 (8UL)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a3c7cf31d577993703fce496260d70322">  573</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH9 (9UL)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a49326f4439536c28d836b46b84513935">  574</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH10 (10UL)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a7d52092124ff3d072c2752b6c06aaea0">  575</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH11 (11UL)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa148c14ec646fe6b0c382fe5522c42e8">  576</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH12 (12UL)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a51b4ac65c1b3178aab0ae433bca3ad39">  577</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH13 (13UL)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a97b9c4b482ff7d55fe5cbee797825a8a">  578</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH14 (14UL)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#af84ebd1da69177f8b2b88535f2076f36">  579</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH15 (15UL)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5a270406cf8cb61968a596ae1ce7c9d1">  580</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH16 (16UL)</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a4ccafcb934a9c40c03e49f7332a94004">  581</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH17 (17UL)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ab781796994b5d0cf5145c3aa89423812">  582</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH18 (18UL)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a197c6faa47dce04388f7dbc8eb75827a">  583</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH19 (19UL)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#abd6de4d76b9d47a0efa9885484fb2c8c">  584</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH20 (20UL)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a0b0b3a98cbd88a00e24d5e6f551d8a65">  585</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH21 (21UL)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a33c9917a4d5cacb7f6837d2037799555">  586</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH22 (22UL)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#ac6f1666b1d940053d5eba02ebdc6f07c">  587</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH23 (23UL)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa300e33b9ac806bf0e5748e91375a66f">  588</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH24 (24UL)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a5d1b7edd458728914809483904bb8d7f">  589</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH25 (25UL)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#adb4a1553a5fed31f2469ea9ab6bad0e4">  590</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH26 (26UL)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#acdad8ab529cdf2a16a18b851421bd577">  591</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH27 (27UL)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#aa406ecf82d211ada66478c65369e49c1">  592</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH28 (28UL)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a52ee8c9c04c621db3ec4d742a665606c">  593</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH29 (29UL)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a311597a6c8be29e543654008830f7be9">  594</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH30 (30UL)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html#a68b70de70822424116e8128c39c05261">  595</a></span><span class="preprocessor">#define DMAV2_CHCTRL_CH31 (31UL)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span> </div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span> </div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_DMAV2_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructDMAV2__Type_html"><div class="ttname"><a href="structDMAV2__Type.html">DMAV2_Type</a></div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:12</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a094a1e582839834f5582fd7ce427de0f"><div class="ttname"><a href="structDMAV2__Type.html#a094a1e582839834f5582fd7ce427de0f">DMAV2_Type::LLPOINTER</a></div><div class="ttdeci">__RW uint32_t LLPOINTER</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:33</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a0c633454c0622c7d35de333155c9afef"><div class="ttname"><a href="structDMAV2__Type.html#a0c633454c0622c7d35de333155c9afef">DMAV2_Type::SRCADDR</a></div><div class="ttdeci">__RW uint32_t SRCADDR</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:29</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a161ae2038d50b04b8bfef2870546a022"><div class="ttname"><a href="structDMAV2__Type.html#a161ae2038d50b04b8bfef2870546a022">DMAV2_Type::DMACFG</a></div><div class="ttdeci">__R uint32_t DMACFG</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:16</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a19871bac2397ca7c6ed7fc0dd8c73b3c"><div class="ttname"><a href="structDMAV2__Type.html#a19871bac2397ca7c6ed7fc0dd8c73b3c">DMAV2_Type::INTTCSTS</a></div><div class="ttdeci">__W uint32_t INTTCSTS</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:21</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a211b5c3befc63c04233fe7f4867a5efc"><div class="ttname"><a href="structDMAV2__Type.html#a211b5c3befc63c04233fe7f4867a5efc">DMAV2_Type::IDMISC</a></div><div class="ttdeci">__R uint32_t IDMISC</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:14</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a3afd7a8d320e39b898b3c6cae97d07d2"><div class="ttname"><a href="structDMAV2__Type.html#a3afd7a8d320e39b898b3c6cae97d07d2">DMAV2_Type::DSTADDR</a></div><div class="ttdeci">__RW uint32_t DSTADDR</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:31</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a6267c7549d5edc9d41f66b282a6cf553"><div class="ttname"><a href="structDMAV2__Type.html#a6267c7549d5edc9d41f66b282a6cf553">DMAV2_Type::DMACTRL</a></div><div class="ttdeci">__W uint32_t DMACTRL</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:17</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a6bfaae947296a9ddf68c60ae2fb80ea8"><div class="ttname"><a href="structDMAV2__Type.html#a6bfaae947296a9ddf68c60ae2fb80ea8">DMAV2_Type::CHANREQCTRL</a></div><div class="ttdeci">__RW uint32_t CHANREQCTRL</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:30</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a72eb84e2e9d81ddf5dc4c486c8db331e"><div class="ttname"><a href="structDMAV2__Type.html#a72eb84e2e9d81ddf5dc4c486c8db331e">DMAV2_Type::INTERRSTS</a></div><div class="ttdeci">__W uint32_t INTERRSTS</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:23</div></div>
<div class="ttc" id="astructDMAV2__Type_html_a7a203767ced1983d00b7c8bae697e45f"><div class="ttname"><a href="structDMAV2__Type.html#a7a203767ced1983d00b7c8bae697e45f">DMAV2_Type::CHABORT</a></div><div class="ttdeci">__W uint32_t CHABORT</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:18</div></div>
<div class="ttc" id="astructDMAV2__Type_html_ab3be1be6f709783eac3376231c4a0658"><div class="ttname"><a href="structDMAV2__Type.html#ab3be1be6f709783eac3376231c4a0658">DMAV2_Type::INTABORTSTS</a></div><div class="ttdeci">__W uint32_t INTABORTSTS</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:22</div></div>
<div class="ttc" id="astructDMAV2__Type_html_ac16ef58a7f533ca63050e1cce02124d3"><div class="ttname"><a href="structDMAV2__Type.html#ac16ef58a7f533ca63050e1cce02124d3">DMAV2_Type::INTHALFSTS</a></div><div class="ttdeci">__RW uint32_t INTHALFSTS</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:20</div></div>
<div class="ttc" id="astructDMAV2__Type_html_ac1e15a3e0ac984cc67a8ba24558d9bea"><div class="ttname"><a href="structDMAV2__Type.html#ac1e15a3e0ac984cc67a8ba24558d9bea">DMAV2_Type::CHEN</a></div><div class="ttdeci">__R uint32_t CHEN</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:24</div></div>
<div class="ttc" id="astructDMAV2__Type_html_ad2537fea335483ade14176136e57a9bb"><div class="ttname"><a href="structDMAV2__Type.html#ad2537fea335483ade14176136e57a9bb">DMAV2_Type::TRANSIZE</a></div><div class="ttdeci">__RW uint32_t TRANSIZE</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:28</div></div>
<div class="ttc" id="astructDMAV2__Type_html_afd2aff4c00f3161535417a7d29aec2cd"><div class="ttname"><a href="structDMAV2__Type.html#afd2aff4c00f3161535417a7d29aec2cd">DMAV2_Type::CTRL</a></div><div class="ttdeci">__RW uint32_t CTRL</div><div class="ttdef"><b>Definition</b> hpm_dmav2_regs.h:27</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_9882f0ac8eca87c1245bf7805f5dbd64.html">HPM5300</a></li><li class="navelem"><a class="el" href="dir_bb92b17e51de1ea98cc7c8b7b4d06033.html">ip</a></li><li class="navelem"><a class="el" href="HPM5300_2ip_2hpm__dmav2__regs_8h.html">hpm_dmav2_regs.h</a></li>
    <li class="footer">Generated on Mon Sep 30 2024 15:22:45 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
