// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module dense_layer1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_V_address0,
        input_V_ce0,
        input_V_q0,
        input_V_address1,
        input_V_ce1,
        input_V_q1,
        output_V_address0,
        output_V_ce0,
        output_V_we0,
        output_V_d0
);

parameter    ap_ST_fsm_state1 = 27'd1;
parameter    ap_ST_fsm_state2 = 27'd2;
parameter    ap_ST_fsm_state3 = 27'd4;
parameter    ap_ST_fsm_state4 = 27'd8;
parameter    ap_ST_fsm_state5 = 27'd16;
parameter    ap_ST_fsm_state6 = 27'd32;
parameter    ap_ST_fsm_state7 = 27'd64;
parameter    ap_ST_fsm_state8 = 27'd128;
parameter    ap_ST_fsm_state9 = 27'd256;
parameter    ap_ST_fsm_state10 = 27'd512;
parameter    ap_ST_fsm_state11 = 27'd1024;
parameter    ap_ST_fsm_state12 = 27'd2048;
parameter    ap_ST_fsm_state13 = 27'd4096;
parameter    ap_ST_fsm_state14 = 27'd8192;
parameter    ap_ST_fsm_state15 = 27'd16384;
parameter    ap_ST_fsm_state16 = 27'd32768;
parameter    ap_ST_fsm_state17 = 27'd65536;
parameter    ap_ST_fsm_state18 = 27'd131072;
parameter    ap_ST_fsm_state19 = 27'd262144;
parameter    ap_ST_fsm_state20 = 27'd524288;
parameter    ap_ST_fsm_state21 = 27'd1048576;
parameter    ap_ST_fsm_state22 = 27'd2097152;
parameter    ap_ST_fsm_state23 = 27'd4194304;
parameter    ap_ST_fsm_state24 = 27'd8388608;
parameter    ap_ST_fsm_state25 = 27'd16777216;
parameter    ap_ST_fsm_state26 = 27'd33554432;
parameter    ap_ST_fsm_state27 = 27'd67108864;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [9:0] input_V_address0;
output   input_V_ce0;
input  [7:0] input_V_q0;
output  [9:0] input_V_address1;
output   input_V_ce1;
input  [7:0] input_V_q1;
output  [6:0] output_V_address0;
output   output_V_ce0;
output   output_V_we0;
output  [6:0] output_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[9:0] input_V_address0;
reg input_V_ce0;
reg[9:0] input_V_address1;
reg input_V_ce1;
reg output_V_ce0;
reg output_V_we0;

(* fsm_encoding = "none" *) reg   [26:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [6:0] dense_1_biases_V_address0;
reg    dense_1_biases_V_ce0;
wire   [1:0] dense_1_biases_V_q0;
reg   [16:0] dense_1_weights_V_address0;
reg    dense_1_weights_V_ce0;
wire   [3:0] dense_1_weights_V_q0;
reg   [16:0] dense_1_weights_V_address1;
reg    dense_1_weights_V_ce1;
wire   [3:0] dense_1_weights_V_q1;
wire   [16:0] dense_1_weights_V_address2;
reg    dense_1_weights_V_ce2;
wire   [3:0] dense_1_weights_V_q2;
wire   [6:0] p_3_fu_814_p2;
reg   [6:0] p_3_reg_6509;
wire    ap_CS_fsm_state2;
wire   [63:0] tmp_fu_820_p1;
reg   [63:0] tmp_reg_6514;
wire   [0:0] exitcond4_fu_808_p2;
wire   [16:0] tmp_28_fu_849_p2;
reg   [16:0] tmp_28_reg_6524;
wire    ap_CS_fsm_state3;
wire  signed [7:0] p_Val2_26_cast_fu_881_p1;
wire    ap_CS_fsm_state4;
wire   [0:0] exitcond_fu_885_p2;
reg   [6:0] tmp_19_reg_6592;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_93_reg_6597;
reg   [6:0] tmp_21_reg_6602;
reg   [0:0] tmp_100_reg_6607;
reg   [0:0] tmp_101_reg_6622;
wire    ap_CS_fsm_state6;
wire   [7:0] inner_state_V_7_1_fu_1179_p2;
reg   [7:0] inner_state_V_7_1_reg_6629;
reg   [0:0] tmp_102_reg_6635;
reg   [6:0] tmp_22_reg_6642;
reg   [0:0] tmp_103_reg_6647;
wire  signed [7:0] p_0246_3_2_fu_1415_p3;
reg  signed [7:0] p_0246_3_2_reg_6672;
wire    ap_CS_fsm_state7;
reg   [6:0] tmp_23_reg_6678;
reg   [0:0] tmp_106_reg_6683;
reg   [6:0] tmp_25_reg_6688;
reg   [0:0] tmp_109_reg_6693;
reg   [0:0] tmp_110_reg_6718;
wire    ap_CS_fsm_state8;
wire   [7:0] inner_state_V_7_4_fu_1671_p2;
reg   [7:0] inner_state_V_7_4_reg_6725;
reg   [0:0] tmp_111_reg_6731;
reg   [6:0] tmp_27_reg_6738;
reg   [0:0] tmp_112_reg_6743;
reg   [6:0] tmp_29_reg_6748;
reg   [0:0] tmp_115_reg_6753;
wire  signed [7:0] p_0246_3_5_fu_1914_p3;
reg  signed [7:0] p_0246_3_5_reg_6768;
wire    ap_CS_fsm_state9;
wire  signed [7:0] p_Val2_20_6_fu_1928_p2;
reg  signed [7:0] p_Val2_20_6_reg_6774;
reg   [6:0] tmp_31_reg_6780;
reg   [0:0] tmp_118_reg_6785;
wire   [0:0] tmp_119_fu_2128_p3;
reg   [0:0] tmp_119_reg_6810;
wire    ap_CS_fsm_state10;
wire   [7:0] inner_state_V_7_7_fu_2136_p2;
reg   [7:0] inner_state_V_7_7_reg_6816;
wire   [0:0] tmp_120_fu_2142_p3;
reg   [0:0] tmp_120_reg_6821;
wire   [7:0] p_7_fu_2162_p3;
reg   [7:0] p_7_reg_6827;
reg   [6:0] tmp_33_reg_6832;
reg   [0:0] tmp_121_reg_6837;
reg   [6:0] tmp_35_reg_6842;
reg   [0:0] tmp_124_reg_6847;
reg   [0:0] tmp_125_reg_6872;
wire    ap_CS_fsm_state11;
wire   [7:0] inner_state_V_7_9_fu_2448_p2;
reg   [7:0] inner_state_V_7_9_reg_6879;
reg   [0:0] tmp_126_reg_6885;
reg   [6:0] tmp_37_reg_6892;
reg   [0:0] tmp_127_reg_6897;
reg   [6:0] tmp_39_reg_6902;
reg   [0:0] tmp_130_reg_6907;
wire  signed [7:0] p_0246_3_s_fu_2691_p3;
reg  signed [7:0] p_0246_3_s_reg_6922;
wire    ap_CS_fsm_state12;
wire  signed [7:0] p_Val2_20_10_fu_2705_p2;
reg  signed [7:0] p_Val2_20_10_reg_6928;
reg   [6:0] tmp_41_reg_6934;
reg   [0:0] tmp_133_reg_6939;
wire   [0:0] tmp_134_fu_2905_p3;
reg   [0:0] tmp_134_reg_6964;
wire    ap_CS_fsm_state13;
wire   [7:0] inner_state_V_7_11_fu_2913_p2;
reg   [7:0] inner_state_V_7_11_reg_6970;
wire   [0:0] tmp_135_fu_2919_p3;
reg   [0:0] tmp_135_reg_6975;
wire   [7:0] p_11_fu_2939_p3;
reg   [7:0] p_11_reg_6981;
reg   [6:0] tmp_43_reg_6986;
reg   [0:0] tmp_136_reg_6991;
reg   [6:0] tmp_45_reg_6996;
reg   [0:0] tmp_139_reg_7001;
reg   [0:0] tmp_140_reg_7026;
wire    ap_CS_fsm_state14;
wire   [7:0] inner_state_V_7_13_fu_3225_p2;
reg   [7:0] inner_state_V_7_13_reg_7033;
reg   [0:0] tmp_141_reg_7039;
reg   [6:0] tmp_47_reg_7046;
reg   [0:0] tmp_142_reg_7051;
reg   [6:0] tmp_49_reg_7056;
reg   [0:0] tmp_145_reg_7061;
wire  signed [7:0] p_0246_3_14_fu_3468_p3;
reg  signed [7:0] p_0246_3_14_reg_7076;
wire    ap_CS_fsm_state15;
wire  signed [7:0] p_Val2_20_15_fu_3482_p2;
reg  signed [7:0] p_Val2_20_15_reg_7082;
reg   [6:0] tmp_51_reg_7088;
reg   [0:0] tmp_148_reg_7093;
wire   [0:0] tmp_149_fu_3682_p3;
reg   [0:0] tmp_149_reg_7118;
wire    ap_CS_fsm_state16;
wire   [7:0] inner_state_V_7_16_fu_3690_p2;
reg   [7:0] inner_state_V_7_16_reg_7124;
wire   [0:0] tmp_150_fu_3696_p3;
reg   [0:0] tmp_150_reg_7129;
wire   [7:0] p_16_fu_3716_p3;
reg   [7:0] p_16_reg_7135;
reg   [6:0] tmp_53_reg_7140;
reg   [0:0] tmp_151_reg_7145;
reg   [6:0] tmp_55_reg_7150;
reg   [0:0] tmp_154_reg_7155;
reg   [0:0] tmp_155_reg_7180;
wire    ap_CS_fsm_state17;
wire   [7:0] inner_state_V_7_18_fu_4002_p2;
reg   [7:0] inner_state_V_7_18_reg_7187;
reg   [0:0] tmp_156_reg_7193;
reg   [6:0] tmp_57_reg_7200;
reg   [0:0] tmp_157_reg_7205;
reg   [6:0] tmp_59_reg_7210;
reg   [0:0] tmp_160_reg_7215;
wire  signed [7:0] p_0246_3_19_fu_4245_p3;
reg  signed [7:0] p_0246_3_19_reg_7230;
wire    ap_CS_fsm_state18;
wire  signed [7:0] p_Val2_20_20_fu_4259_p2;
reg  signed [7:0] p_Val2_20_20_reg_7236;
reg   [6:0] tmp_61_reg_7242;
reg   [0:0] tmp_163_reg_7247;
wire   [0:0] tmp_164_fu_4459_p3;
reg   [0:0] tmp_164_reg_7272;
wire    ap_CS_fsm_state19;
wire   [7:0] inner_state_V_7_21_fu_4467_p2;
reg   [7:0] inner_state_V_7_21_reg_7278;
wire   [0:0] tmp_165_fu_4473_p3;
reg   [0:0] tmp_165_reg_7283;
wire   [7:0] p_21_fu_4493_p3;
reg   [7:0] p_21_reg_7289;
reg   [6:0] tmp_63_reg_7294;
reg   [0:0] tmp_166_reg_7299;
reg   [6:0] tmp_65_reg_7304;
reg   [0:0] tmp_169_reg_7309;
reg   [0:0] tmp_170_reg_7334;
wire    ap_CS_fsm_state20;
wire   [7:0] inner_state_V_7_23_fu_4779_p2;
reg   [7:0] inner_state_V_7_23_reg_7341;
reg   [0:0] tmp_171_reg_7347;
reg   [6:0] tmp_67_reg_7354;
reg   [0:0] tmp_172_reg_7359;
reg   [6:0] tmp_69_reg_7364;
reg   [0:0] tmp_175_reg_7369;
wire  signed [7:0] p_0246_3_24_fu_5022_p3;
reg  signed [7:0] p_0246_3_24_reg_7384;
wire    ap_CS_fsm_state21;
wire  signed [7:0] p_Val2_20_25_fu_5036_p2;
reg  signed [7:0] p_Val2_20_25_reg_7390;
reg   [6:0] tmp_71_reg_7396;
reg   [0:0] tmp_178_reg_7401;
wire   [0:0] tmp_179_fu_5236_p3;
reg   [0:0] tmp_179_reg_7426;
wire    ap_CS_fsm_state22;
wire   [7:0] inner_state_V_7_26_fu_5244_p2;
reg   [7:0] inner_state_V_7_26_reg_7432;
wire   [0:0] tmp_180_fu_5250_p3;
reg   [0:0] tmp_180_reg_7437;
wire   [7:0] p_26_fu_5270_p3;
reg   [7:0] p_26_reg_7443;
reg   [6:0] tmp_73_reg_7448;
reg   [0:0] tmp_181_reg_7453;
reg   [6:0] tmp_75_reg_7458;
reg   [0:0] tmp_184_reg_7463;
reg   [0:0] tmp_185_reg_7488;
wire    ap_CS_fsm_state23;
wire   [7:0] inner_state_V_7_28_fu_5556_p2;
reg   [7:0] inner_state_V_7_28_reg_7495;
reg   [0:0] tmp_186_reg_7501;
reg   [6:0] tmp_77_reg_7508;
reg   [0:0] tmp_187_reg_7513;
reg   [6:0] tmp_79_reg_7518;
reg   [0:0] tmp_190_reg_7523;
wire  signed [7:0] p_0246_3_29_fu_5799_p3;
reg  signed [7:0] p_0246_3_29_reg_7538;
wire    ap_CS_fsm_state24;
wire  signed [7:0] p_Val2_20_30_fu_5813_p2;
reg  signed [7:0] p_Val2_20_30_reg_7544;
reg   [6:0] tmp_81_reg_7550;
reg   [0:0] tmp_193_reg_7555;
wire   [9:0] i_4_34_fu_5901_p2;
reg   [9:0] i_4_34_reg_7580;
wire   [9:0] i_4_35_fu_5921_p2;
reg   [9:0] i_4_35_reg_7590;
wire   [0:0] tmp_194_fu_6039_p3;
reg   [0:0] tmp_194_reg_7595;
wire    ap_CS_fsm_state25;
wire   [7:0] inner_state_V_7_31_fu_6047_p2;
reg   [7:0] inner_state_V_7_31_reg_7601;
wire   [0:0] tmp_195_fu_6053_p3;
reg   [0:0] tmp_195_reg_7606;
wire   [7:0] p_31_fu_6073_p3;
reg   [7:0] p_31_reg_7612;
reg   [6:0] tmp_83_reg_7617;
reg   [0:0] tmp_196_reg_7622;
reg   [6:0] tmp_85_reg_7627;
reg   [0:0] tmp_199_reg_7632;
reg   [3:0] dense_1_weights_V_lo_35_reg_7642;
reg   [0:0] tmp_200_reg_7647;
wire    ap_CS_fsm_state26;
wire   [7:0] inner_state_V_7_33_fu_6313_p2;
reg   [7:0] inner_state_V_7_33_reg_7654;
reg   [0:0] tmp_201_reg_7660;
reg   [6:0] tmp_87_reg_7667;
reg   [0:0] tmp_202_reg_7672;
wire   [7:0] p_0246_3_34_fu_6498_p3;
wire    ap_CS_fsm_state27;
reg   [6:0] p_reg_774;
reg  signed [7:0] p_Val2_s_35_reg_786;
reg   [9:0] i_reg_796;
wire   [63:0] tmp_30_cast_fu_905_p1;
wire   [63:0] tmp_17_fu_891_p1;
wire   [63:0] tmp_32_cast_fu_930_p1;
wire   [63:0] tmp_25_1_fu_916_p1;
wire   [63:0] tmp_34_cast_fu_1038_p1;
wire   [63:0] tmp_25_2_fu_1024_p1;
wire   [63:0] tmp_36_cast_fu_1245_p1;
wire   [63:0] tmp_25_3_fu_1231_p1;
wire   [63:0] tmp_38_cast_fu_1270_p1;
wire   [63:0] tmp_25_4_fu_1256_p1;
wire   [63:0] tmp_40_cast_fu_1507_p1;
wire   [63:0] tmp_25_5_fu_1493_p1;
wire   [63:0] tmp_42_cast_fu_1532_p1;
wire   [63:0] tmp_25_6_fu_1518_p1;
wire   [63:0] tmp_44_cast_fu_1769_p1;
wire   [63:0] tmp_25_7_fu_1755_p1;
wire   [63:0] tmp_46_cast_fu_1986_p1;
wire   [63:0] tmp_25_8_fu_1972_p1;
wire   [63:0] tmp_48_cast_fu_2011_p1;
wire   [63:0] tmp_25_9_fu_1997_p1;
wire   [63:0] tmp_50_cast_fu_2254_p1;
wire   [63:0] tmp_25_s_fu_2240_p1;
wire   [63:0] tmp_52_cast_fu_2279_p1;
wire   [63:0] tmp_25_10_fu_2265_p1;
wire   [63:0] tmp_54_cast_fu_2546_p1;
wire   [63:0] tmp_25_11_fu_2532_p1;
wire   [63:0] tmp_56_cast_fu_2763_p1;
wire   [63:0] tmp_25_12_fu_2749_p1;
wire   [63:0] tmp_58_cast_fu_2788_p1;
wire   [63:0] tmp_25_13_fu_2774_p1;
wire   [63:0] tmp_60_cast_fu_3031_p1;
wire   [63:0] tmp_25_14_fu_3017_p1;
wire   [63:0] tmp_62_cast_fu_3056_p1;
wire   [63:0] tmp_25_15_fu_3042_p1;
wire   [63:0] tmp_64_cast_fu_3323_p1;
wire   [63:0] tmp_25_16_fu_3309_p1;
wire   [63:0] tmp_66_cast_fu_3540_p1;
wire   [63:0] tmp_25_17_fu_3526_p1;
wire   [63:0] tmp_68_cast_fu_3565_p1;
wire   [63:0] tmp_25_18_fu_3551_p1;
wire   [63:0] tmp_70_cast_fu_3808_p1;
wire   [63:0] tmp_25_19_fu_3794_p1;
wire   [63:0] tmp_72_cast_fu_3833_p1;
wire   [63:0] tmp_25_20_fu_3819_p1;
wire   [63:0] tmp_74_cast_fu_4100_p1;
wire   [63:0] tmp_25_21_fu_4086_p1;
wire   [63:0] tmp_76_cast_fu_4317_p1;
wire   [63:0] tmp_25_22_fu_4303_p1;
wire   [63:0] tmp_78_cast_fu_4342_p1;
wire   [63:0] tmp_25_23_fu_4328_p1;
wire   [63:0] tmp_80_cast_fu_4585_p1;
wire   [63:0] tmp_25_24_fu_4571_p1;
wire   [63:0] tmp_82_cast_fu_4610_p1;
wire   [63:0] tmp_25_25_fu_4596_p1;
wire   [63:0] tmp_84_cast_fu_4877_p1;
wire   [63:0] tmp_25_26_fu_4863_p1;
wire   [63:0] tmp_86_cast_fu_5094_p1;
wire   [63:0] tmp_25_27_fu_5080_p1;
wire   [63:0] tmp_88_cast_fu_5119_p1;
wire   [63:0] tmp_25_28_fu_5105_p1;
wire   [63:0] tmp_90_cast_fu_5362_p1;
wire   [63:0] tmp_25_29_fu_5348_p1;
wire   [63:0] tmp_92_cast_fu_5387_p1;
wire   [63:0] tmp_25_30_fu_5373_p1;
wire   [63:0] tmp_94_cast_fu_5654_p1;
wire   [63:0] tmp_25_31_fu_5640_p1;
wire   [63:0] tmp_96_cast_fu_5871_p1;
wire   [63:0] tmp_25_32_fu_5857_p1;
wire   [63:0] tmp_97_cast_fu_5896_p1;
wire   [63:0] tmp_25_33_fu_5882_p1;
wire   [63:0] tmp_98_cast_fu_5916_p1;
wire   [63:0] tmp_25_34_fu_6145_p1;
wire   [15:0] tmp_24_fu_825_p3;
wire   [12:0] tmp_26_fu_837_p3;
wire   [16:0] p_shl1_cast_fu_845_p1;
wire   [16:0] p_shl_cast_fu_833_p1;
wire   [0:0] tmp_89_fu_855_p3;
wire   [1:0] inner_state_V_6_cast_fu_863_p3;
wire   [1:0] tmp_cast_fu_871_p1;
wire   [1:0] p_Val2_21_fu_875_p2;
wire   [16:0] tmp_17_cast_fu_896_p1;
wire   [16:0] tmp_30_fu_900_p2;
wire   [9:0] i_4_s_fu_910_p2;
wire   [16:0] tmp_25_1_cast_fu_921_p1;
wire   [16:0] tmp_32_fu_925_p2;
wire   [0:0] tmp_16_fu_939_p2;
wire   [6:0] tmp_91_fu_935_p1;
wire  signed [3:0] r_V_8_fu_962_p0;
wire  signed [7:0] r_V_8_fu_962_p1;
wire   [11:0] r_V_8_fu_962_p2;
wire  signed [3:0] r_V_8_1_fu_994_p0;
wire  signed [7:0] r_V_8_1_fu_994_p1;
wire   [11:0] r_V_8_1_fu_994_p2;
wire   [9:0] i_4_1_fu_1018_p2;
wire   [16:0] tmp_25_2_cast_fu_1029_p1;
wire   [16:0] tmp_34_fu_1033_p2;
wire  signed [7:0] p_Val2_17_fu_1043_p1;
wire   [7:0] tmp_105_cast_fu_1046_p1;
wire  signed [7:0] p_Val2_18_fu_1049_p2;
wire  signed [8:0] lhs_V_fu_1055_p1;
wire  signed [8:0] rhs_V_fu_1059_p1;
wire   [8:0] ret_V_fu_1063_p2;
wire   [7:0] inner_state_V_7_fu_1077_p2;
wire   [0:0] tmp_99_fu_1083_p3;
wire   [0:0] tmp_95_fu_1069_p3;
wire   [0:0] tmp_20_fu_1091_p2;
wire   [0:0] signbit_i_i_0_not_fu_1109_p2;
wire   [0:0] brmerge_fu_1103_p2;
wire   [0:0] underflow_fu_1097_p2;
wire   [0:0] brmerge13_fu_1115_p2;
wire   [7:0] p_mux_fu_1121_p3;
wire   [7:0] p_s_fu_1129_p3;
wire  signed [7:0] p_Val2_19_1_fu_1145_p1;
wire   [7:0] tmp_31_1_cast_fu_1148_p1;
wire  signed [7:0] p_0246_3_fu_1137_p3;
wire  signed [7:0] p_Val2_20_1_fu_1151_p2;
wire  signed [8:0] lhs_V_1_fu_1157_p1;
wire  signed [8:0] rhs_V_1_fu_1161_p1;
wire   [8:0] ret_V_1_fu_1165_p2;
wire  signed [3:0] r_V_8_2_fu_1201_p0;
wire  signed [7:0] r_V_8_2_fu_1201_p1;
wire   [11:0] r_V_8_2_fu_1201_p2;
wire   [9:0] i_4_2_fu_1225_p2;
wire   [16:0] tmp_25_3_cast_fu_1236_p1;
wire   [16:0] tmp_36_fu_1240_p2;
wire   [9:0] i_4_3_fu_1250_p2;
wire   [16:0] tmp_25_4_cast_fu_1261_p1;
wire   [16:0] tmp_38_fu_1265_p2;
wire   [0:0] tmp_33_1_fu_1275_p2;
wire   [0:0] signbit_i_i_0_not_1_fu_1289_p2;
wire   [0:0] brmerge20_1_fu_1285_p2;
wire   [0:0] underflow_1_fu_1280_p2;
wire   [0:0] brmerge21_1_fu_1294_p2;
wire   [7:0] p_mux_1_fu_1299_p3;
wire   [7:0] p_1_fu_1306_p3;
wire  signed [7:0] p_Val2_19_2_fu_1321_p1;
wire   [7:0] tmp_31_2_cast_fu_1324_p1;
wire  signed [7:0] p_0246_3_1_fu_1313_p3;
wire  signed [7:0] p_Val2_20_2_fu_1327_p2;
wire  signed [8:0] lhs_V_2_fu_1333_p1;
wire  signed [8:0] rhs_V_2_fu_1337_p1;
wire   [8:0] ret_V_2_fu_1341_p2;
wire   [7:0] inner_state_V_7_2_fu_1355_p2;
wire   [0:0] tmp_105_fu_1361_p3;
wire   [0:0] tmp_104_fu_1347_p3;
wire   [0:0] tmp_33_2_fu_1369_p2;
wire   [0:0] signbit_i_i_0_not_2_fu_1387_p2;
wire   [0:0] brmerge20_2_fu_1381_p2;
wire   [0:0] underflow_2_fu_1375_p2;
wire   [0:0] brmerge21_2_fu_1393_p2;
wire   [7:0] p_mux_2_fu_1399_p3;
wire   [7:0] p_2_fu_1407_p3;
wire  signed [3:0] r_V_8_3_fu_1431_p0;
wire  signed [7:0] r_V_8_3_fu_1431_p1;
wire   [11:0] r_V_8_3_fu_1431_p2;
wire  signed [3:0] r_V_8_4_fu_1463_p0;
wire  signed [7:0] r_V_8_4_fu_1463_p1;
wire   [11:0] r_V_8_4_fu_1463_p2;
wire   [9:0] i_4_4_fu_1487_p2;
wire   [16:0] tmp_25_5_cast_fu_1498_p1;
wire   [16:0] tmp_40_fu_1502_p2;
wire   [9:0] i_4_5_fu_1512_p2;
wire   [16:0] tmp_25_6_cast_fu_1523_p1;
wire   [16:0] tmp_42_fu_1527_p2;
wire  signed [7:0] p_Val2_19_3_fu_1537_p1;
wire   [7:0] tmp_31_3_cast_fu_1540_p1;
wire  signed [7:0] p_Val2_20_3_fu_1543_p2;
wire  signed [8:0] lhs_V_3_fu_1549_p1;
wire  signed [8:0] rhs_V_3_fu_1552_p1;
wire   [8:0] ret_V_3_fu_1556_p2;
wire   [7:0] inner_state_V_7_3_fu_1570_p2;
wire   [0:0] tmp_108_fu_1575_p3;
wire   [0:0] tmp_107_fu_1562_p3;
wire   [0:0] tmp_33_3_fu_1583_p2;
wire   [0:0] signbit_i_i_0_not_3_fu_1601_p2;
wire   [0:0] brmerge20_3_fu_1595_p2;
wire   [0:0] underflow_3_fu_1589_p2;
wire   [0:0] brmerge21_3_fu_1607_p2;
wire   [7:0] p_mux_3_fu_1613_p3;
wire   [7:0] p_3_37_fu_1621_p3;
wire  signed [7:0] p_Val2_19_4_fu_1637_p1;
wire   [7:0] tmp_31_4_cast_fu_1640_p1;
wire  signed [7:0] p_0246_3_3_fu_1629_p3;
wire  signed [7:0] p_Val2_20_4_fu_1643_p2;
wire  signed [8:0] lhs_V_4_fu_1649_p1;
wire  signed [8:0] rhs_V_4_fu_1653_p1;
wire   [8:0] ret_V_4_fu_1657_p2;
wire  signed [3:0] r_V_8_5_fu_1693_p0;
wire  signed [7:0] r_V_8_5_fu_1693_p1;
wire   [11:0] r_V_8_5_fu_1693_p2;
wire  signed [3:0] r_V_8_6_fu_1725_p0;
wire  signed [7:0] r_V_8_6_fu_1725_p1;
wire   [11:0] r_V_8_6_fu_1725_p2;
wire   [9:0] i_4_6_fu_1749_p2;
wire   [16:0] tmp_25_7_cast_fu_1760_p1;
wire   [16:0] tmp_44_fu_1764_p2;
wire   [0:0] tmp_33_4_fu_1774_p2;
wire   [0:0] signbit_i_i_0_not_4_fu_1788_p2;
wire   [0:0] brmerge20_4_fu_1784_p2;
wire   [0:0] underflow_4_fu_1779_p2;
wire   [0:0] brmerge21_4_fu_1793_p2;
wire   [7:0] p_mux_4_fu_1798_p3;
wire   [7:0] p_4_fu_1805_p3;
wire  signed [7:0] p_Val2_19_5_fu_1820_p1;
wire   [7:0] tmp_31_5_cast_fu_1823_p1;
wire  signed [7:0] p_0246_3_4_fu_1812_p3;
wire  signed [7:0] p_Val2_20_5_fu_1826_p2;
wire  signed [8:0] lhs_V_5_fu_1832_p1;
wire  signed [8:0] rhs_V_5_fu_1836_p1;
wire   [8:0] ret_V_5_fu_1840_p2;
wire   [7:0] inner_state_V_7_5_fu_1854_p2;
wire   [0:0] tmp_114_fu_1860_p3;
wire   [0:0] tmp_113_fu_1846_p3;
wire   [0:0] tmp_33_5_fu_1868_p2;
wire   [0:0] signbit_i_i_0_not_5_fu_1886_p2;
wire   [0:0] brmerge20_5_fu_1880_p2;
wire   [0:0] underflow_5_fu_1874_p2;
wire   [0:0] brmerge21_5_fu_1892_p2;
wire   [7:0] p_mux_5_fu_1898_p3;
wire   [7:0] p_5_fu_1906_p3;
wire  signed [7:0] p_Val2_19_6_fu_1922_p1;
wire   [7:0] tmp_31_6_cast_fu_1925_p1;
wire  signed [3:0] r_V_8_7_fu_1942_p0;
wire  signed [7:0] r_V_8_7_fu_1942_p1;
wire   [11:0] r_V_8_7_fu_1942_p2;
wire   [9:0] i_4_7_fu_1966_p2;
wire   [16:0] tmp_25_8_cast_fu_1977_p1;
wire   [16:0] tmp_46_fu_1981_p2;
wire   [9:0] i_4_8_fu_1991_p2;
wire   [16:0] tmp_25_9_cast_fu_2002_p1;
wire   [16:0] tmp_48_fu_2006_p2;
wire  signed [8:0] lhs_V_6_fu_2016_p1;
wire  signed [8:0] rhs_V_6_fu_2019_p1;
wire   [8:0] ret_V_6_fu_2022_p2;
wire   [7:0] inner_state_V_7_6_fu_2036_p2;
wire   [0:0] tmp_117_fu_2040_p3;
wire   [0:0] tmp_116_fu_2028_p3;
wire   [0:0] tmp_33_6_fu_2048_p2;
wire   [0:0] signbit_i_i_0_not_6_fu_2066_p2;
wire   [0:0] brmerge20_6_fu_2060_p2;
wire   [0:0] underflow_6_fu_2054_p2;
wire   [0:0] brmerge21_6_fu_2072_p2;
wire   [7:0] p_mux_6_fu_2078_p3;
wire   [7:0] p_6_fu_2086_p3;
wire  signed [7:0] p_Val2_19_7_fu_2102_p1;
wire   [7:0] tmp_31_7_cast_fu_2105_p1;
wire  signed [7:0] p_0246_3_6_fu_2094_p3;
wire  signed [7:0] p_Val2_20_7_fu_2108_p2;
wire  signed [8:0] lhs_V_7_fu_2114_p1;
wire  signed [8:0] rhs_V_7_fu_2118_p1;
wire   [8:0] ret_V_7_fu_2122_p2;
wire   [0:0] tmp_33_7_fu_2150_p2;
wire   [0:0] underflow_7_fu_2156_p2;
wire  signed [3:0] r_V_8_8_fu_2178_p0;
wire  signed [7:0] r_V_8_8_fu_2178_p1;
wire   [11:0] r_V_8_8_fu_2178_p2;
wire  signed [3:0] r_V_8_9_fu_2210_p0;
wire  signed [7:0] r_V_8_9_fu_2210_p1;
wire   [11:0] r_V_8_9_fu_2210_p2;
wire   [9:0] i_4_9_fu_2234_p2;
wire   [16:0] tmp_25_cast_fu_2245_p1;
wire   [16:0] tmp_50_fu_2249_p2;
wire   [9:0] i_4_10_fu_2259_p2;
wire   [16:0] tmp_25_10_cast_fu_2270_p1;
wire   [16:0] tmp_52_fu_2274_p2;
wire   [0:0] signbit_i_i_0_not_7_fu_2288_p2;
wire   [0:0] brmerge20_7_fu_2284_p2;
wire   [0:0] brmerge21_7_fu_2293_p2;
wire   [7:0] p_mux_7_fu_2298_p3;
wire  signed [7:0] p_Val2_19_8_fu_2312_p1;
wire   [7:0] tmp_31_8_cast_fu_2315_p1;
wire  signed [7:0] p_0246_3_7_fu_2305_p3;
wire  signed [7:0] p_Val2_20_8_fu_2318_p2;
wire  signed [8:0] lhs_V_8_fu_2324_p1;
wire  signed [8:0] rhs_V_8_fu_2328_p1;
wire   [8:0] ret_V_8_fu_2332_p2;
wire   [7:0] inner_state_V_7_8_fu_2346_p2;
wire   [0:0] tmp_123_fu_2352_p3;
wire   [0:0] tmp_122_fu_2338_p3;
wire   [0:0] tmp_33_8_fu_2360_p2;
wire   [0:0] signbit_i_i_0_not_8_fu_2378_p2;
wire   [0:0] brmerge20_8_fu_2372_p2;
wire   [0:0] underflow_8_fu_2366_p2;
wire   [0:0] brmerge21_8_fu_2384_p2;
wire   [7:0] p_mux_8_fu_2390_p3;
wire   [7:0] p_8_fu_2398_p3;
wire  signed [7:0] p_Val2_19_9_fu_2414_p1;
wire   [7:0] tmp_31_9_cast_fu_2417_p1;
wire  signed [7:0] p_0246_3_8_fu_2406_p3;
wire  signed [7:0] p_Val2_20_9_fu_2420_p2;
wire  signed [8:0] lhs_V_9_fu_2426_p1;
wire  signed [8:0] rhs_V_9_fu_2430_p1;
wire   [8:0] ret_V_9_fu_2434_p2;
wire  signed [3:0] r_V_8_s_fu_2470_p0;
wire  signed [7:0] r_V_8_s_fu_2470_p1;
wire   [11:0] r_V_8_s_fu_2470_p2;
wire  signed [3:0] r_V_8_10_fu_2502_p0;
wire  signed [7:0] r_V_8_10_fu_2502_p1;
wire   [11:0] r_V_8_10_fu_2502_p2;
wire   [9:0] i_4_11_fu_2526_p2;
wire   [16:0] tmp_25_11_cast_fu_2537_p1;
wire   [16:0] tmp_54_fu_2541_p2;
wire   [0:0] tmp_33_9_fu_2551_p2;
wire   [0:0] signbit_i_i_0_not_9_fu_2565_p2;
wire   [0:0] brmerge20_9_fu_2561_p2;
wire   [0:0] underflow_9_fu_2556_p2;
wire   [0:0] brmerge21_9_fu_2570_p2;
wire   [7:0] p_mux_9_fu_2575_p3;
wire   [7:0] p_9_fu_2582_p3;
wire  signed [7:0] p_Val2_19_s_fu_2597_p1;
wire   [7:0] tmp_31_cast_fu_2600_p1;
wire  signed [7:0] p_0246_3_9_fu_2589_p3;
wire  signed [7:0] p_Val2_20_s_fu_2603_p2;
wire  signed [8:0] lhs_V_s_fu_2609_p1;
wire  signed [8:0] rhs_V_s_fu_2613_p1;
wire   [8:0] ret_V_s_fu_2617_p2;
wire   [7:0] inner_state_V_7_s_fu_2631_p2;
wire   [0:0] tmp_129_fu_2637_p3;
wire   [0:0] tmp_128_fu_2623_p3;
wire   [0:0] tmp_33_s_fu_2645_p2;
wire   [0:0] signbit_i_i_0_not_s_fu_2663_p2;
wire   [0:0] brmerge20_s_fu_2657_p2;
wire   [0:0] underflow_s_fu_2651_p2;
wire   [0:0] brmerge21_s_fu_2669_p2;
wire   [7:0] p_mux_s_fu_2675_p3;
wire   [7:0] p_s_38_fu_2683_p3;
wire  signed [7:0] p_Val2_19_10_fu_2699_p1;
wire   [7:0] tmp_31_10_cast_fu_2702_p1;
wire  signed [3:0] r_V_8_11_fu_2719_p0;
wire  signed [7:0] r_V_8_11_fu_2719_p1;
wire   [11:0] r_V_8_11_fu_2719_p2;
wire   [9:0] i_4_12_fu_2743_p2;
wire   [16:0] tmp_25_12_cast_fu_2754_p1;
wire   [16:0] tmp_56_fu_2758_p2;
wire   [9:0] i_4_13_fu_2768_p2;
wire   [16:0] tmp_25_13_cast_fu_2779_p1;
wire   [16:0] tmp_58_fu_2783_p2;
wire  signed [8:0] lhs_V_10_fu_2793_p1;
wire  signed [8:0] rhs_V_10_fu_2796_p1;
wire   [8:0] ret_V_10_fu_2799_p2;
wire   [7:0] inner_state_V_7_10_fu_2813_p2;
wire   [0:0] tmp_132_fu_2817_p3;
wire   [0:0] tmp_131_fu_2805_p3;
wire   [0:0] tmp_33_10_fu_2825_p2;
wire   [0:0] signbit_i_i_0_not_10_fu_2843_p2;
wire   [0:0] brmerge20_10_fu_2837_p2;
wire   [0:0] underflow_10_fu_2831_p2;
wire   [0:0] brmerge21_10_fu_2849_p2;
wire   [7:0] p_mux_10_fu_2855_p3;
wire   [7:0] p_10_fu_2863_p3;
wire  signed [7:0] p_Val2_19_11_fu_2879_p1;
wire   [7:0] tmp_31_11_cast_fu_2882_p1;
wire  signed [7:0] p_0246_3_10_fu_2871_p3;
wire  signed [7:0] p_Val2_20_11_fu_2885_p2;
wire  signed [8:0] lhs_V_11_fu_2891_p1;
wire  signed [8:0] rhs_V_11_fu_2895_p1;
wire   [8:0] ret_V_11_fu_2899_p2;
wire   [0:0] tmp_33_11_fu_2927_p2;
wire   [0:0] underflow_11_fu_2933_p2;
wire  signed [3:0] r_V_8_12_fu_2955_p0;
wire  signed [7:0] r_V_8_12_fu_2955_p1;
wire   [11:0] r_V_8_12_fu_2955_p2;
wire  signed [3:0] r_V_8_13_fu_2987_p0;
wire  signed [7:0] r_V_8_13_fu_2987_p1;
wire   [11:0] r_V_8_13_fu_2987_p2;
wire   [9:0] i_4_14_fu_3011_p2;
wire   [16:0] tmp_25_14_cast_fu_3022_p1;
wire   [16:0] tmp_60_fu_3026_p2;
wire   [9:0] i_4_15_fu_3036_p2;
wire   [16:0] tmp_25_15_cast_fu_3047_p1;
wire   [16:0] tmp_62_fu_3051_p2;
wire   [0:0] signbit_i_i_0_not_11_fu_3065_p2;
wire   [0:0] brmerge20_11_fu_3061_p2;
wire   [0:0] brmerge21_11_fu_3070_p2;
wire   [7:0] p_mux_11_fu_3075_p3;
wire  signed [7:0] p_Val2_19_12_fu_3089_p1;
wire   [7:0] tmp_31_12_cast_fu_3092_p1;
wire  signed [7:0] p_0246_3_11_fu_3082_p3;
wire  signed [7:0] p_Val2_20_12_fu_3095_p2;
wire  signed [8:0] lhs_V_12_fu_3101_p1;
wire  signed [8:0] rhs_V_12_fu_3105_p1;
wire   [8:0] ret_V_12_fu_3109_p2;
wire   [7:0] inner_state_V_7_12_fu_3123_p2;
wire   [0:0] tmp_138_fu_3129_p3;
wire   [0:0] tmp_137_fu_3115_p3;
wire   [0:0] tmp_33_12_fu_3137_p2;
wire   [0:0] signbit_i_i_0_not_12_fu_3155_p2;
wire   [0:0] brmerge20_12_fu_3149_p2;
wire   [0:0] underflow_12_fu_3143_p2;
wire   [0:0] brmerge21_12_fu_3161_p2;
wire   [7:0] p_mux_12_fu_3167_p3;
wire   [7:0] p_12_fu_3175_p3;
wire  signed [7:0] p_Val2_19_13_fu_3191_p1;
wire   [7:0] tmp_31_13_cast_fu_3194_p1;
wire  signed [7:0] p_0246_3_12_fu_3183_p3;
wire  signed [7:0] p_Val2_20_13_fu_3197_p2;
wire  signed [8:0] lhs_V_13_fu_3203_p1;
wire  signed [8:0] rhs_V_13_fu_3207_p1;
wire   [8:0] ret_V_13_fu_3211_p2;
wire  signed [3:0] r_V_8_14_fu_3247_p0;
wire  signed [7:0] r_V_8_14_fu_3247_p1;
wire   [11:0] r_V_8_14_fu_3247_p2;
wire  signed [3:0] r_V_8_15_fu_3279_p0;
wire  signed [7:0] r_V_8_15_fu_3279_p1;
wire   [11:0] r_V_8_15_fu_3279_p2;
wire   [9:0] i_4_16_fu_3303_p2;
wire   [16:0] tmp_25_16_cast_fu_3314_p1;
wire   [16:0] tmp_64_fu_3318_p2;
wire   [0:0] tmp_33_13_fu_3328_p2;
wire   [0:0] signbit_i_i_0_not_13_fu_3342_p2;
wire   [0:0] brmerge20_13_fu_3338_p2;
wire   [0:0] underflow_13_fu_3333_p2;
wire   [0:0] brmerge21_13_fu_3347_p2;
wire   [7:0] p_mux_13_fu_3352_p3;
wire   [7:0] p_13_fu_3359_p3;
wire  signed [7:0] p_Val2_19_14_fu_3374_p1;
wire   [7:0] tmp_31_14_cast_fu_3377_p1;
wire  signed [7:0] p_0246_3_13_fu_3366_p3;
wire  signed [7:0] p_Val2_20_14_fu_3380_p2;
wire  signed [8:0] lhs_V_14_fu_3386_p1;
wire  signed [8:0] rhs_V_14_fu_3390_p1;
wire   [8:0] ret_V_14_fu_3394_p2;
wire   [7:0] inner_state_V_7_14_fu_3408_p2;
wire   [0:0] tmp_144_fu_3414_p3;
wire   [0:0] tmp_143_fu_3400_p3;
wire   [0:0] tmp_33_14_fu_3422_p2;
wire   [0:0] signbit_i_i_0_not_14_fu_3440_p2;
wire   [0:0] brmerge20_14_fu_3434_p2;
wire   [0:0] underflow_14_fu_3428_p2;
wire   [0:0] brmerge21_14_fu_3446_p2;
wire   [7:0] p_mux_14_fu_3452_p3;
wire   [7:0] p_14_fu_3460_p3;
wire  signed [7:0] p_Val2_19_15_fu_3476_p1;
wire   [7:0] tmp_31_15_cast_fu_3479_p1;
wire  signed [3:0] r_V_8_16_fu_3496_p0;
wire  signed [7:0] r_V_8_16_fu_3496_p1;
wire   [11:0] r_V_8_16_fu_3496_p2;
wire   [9:0] i_4_17_fu_3520_p2;
wire   [16:0] tmp_25_17_cast_fu_3531_p1;
wire   [16:0] tmp_66_fu_3535_p2;
wire   [9:0] i_4_18_fu_3545_p2;
wire   [16:0] tmp_25_18_cast_fu_3556_p1;
wire   [16:0] tmp_68_fu_3560_p2;
wire  signed [8:0] lhs_V_15_fu_3570_p1;
wire  signed [8:0] rhs_V_15_fu_3573_p1;
wire   [8:0] ret_V_15_fu_3576_p2;
wire   [7:0] inner_state_V_7_15_fu_3590_p2;
wire   [0:0] tmp_147_fu_3594_p3;
wire   [0:0] tmp_146_fu_3582_p3;
wire   [0:0] tmp_33_15_fu_3602_p2;
wire   [0:0] signbit_i_i_0_not_15_fu_3620_p2;
wire   [0:0] brmerge20_15_fu_3614_p2;
wire   [0:0] underflow_15_fu_3608_p2;
wire   [0:0] brmerge21_15_fu_3626_p2;
wire   [7:0] p_mux_15_fu_3632_p3;
wire   [7:0] p_15_fu_3640_p3;
wire  signed [7:0] p_Val2_19_16_fu_3656_p1;
wire   [7:0] tmp_31_16_cast_fu_3659_p1;
wire  signed [7:0] p_0246_3_15_fu_3648_p3;
wire  signed [7:0] p_Val2_20_16_fu_3662_p2;
wire  signed [8:0] lhs_V_16_fu_3668_p1;
wire  signed [8:0] rhs_V_16_fu_3672_p1;
wire   [8:0] ret_V_16_fu_3676_p2;
wire   [0:0] tmp_33_16_fu_3704_p2;
wire   [0:0] underflow_16_fu_3710_p2;
wire  signed [3:0] r_V_8_17_fu_3732_p0;
wire  signed [7:0] r_V_8_17_fu_3732_p1;
wire   [11:0] r_V_8_17_fu_3732_p2;
wire  signed [3:0] r_V_8_18_fu_3764_p0;
wire  signed [7:0] r_V_8_18_fu_3764_p1;
wire   [11:0] r_V_8_18_fu_3764_p2;
wire   [9:0] i_4_19_fu_3788_p2;
wire   [16:0] tmp_25_19_cast_fu_3799_p1;
wire   [16:0] tmp_70_fu_3803_p2;
wire   [9:0] i_4_20_fu_3813_p2;
wire   [16:0] tmp_25_20_cast_fu_3824_p1;
wire   [16:0] tmp_72_fu_3828_p2;
wire   [0:0] signbit_i_i_0_not_16_fu_3842_p2;
wire   [0:0] brmerge20_16_fu_3838_p2;
wire   [0:0] brmerge21_16_fu_3847_p2;
wire   [7:0] p_mux_16_fu_3852_p3;
wire  signed [7:0] p_Val2_19_17_fu_3866_p1;
wire   [7:0] tmp_31_17_cast_fu_3869_p1;
wire  signed [7:0] p_0246_3_16_fu_3859_p3;
wire  signed [7:0] p_Val2_20_17_fu_3872_p2;
wire  signed [8:0] lhs_V_17_fu_3878_p1;
wire  signed [8:0] rhs_V_17_fu_3882_p1;
wire   [8:0] ret_V_17_fu_3886_p2;
wire   [7:0] inner_state_V_7_17_fu_3900_p2;
wire   [0:0] tmp_153_fu_3906_p3;
wire   [0:0] tmp_152_fu_3892_p3;
wire   [0:0] tmp_33_17_fu_3914_p2;
wire   [0:0] signbit_i_i_0_not_17_fu_3932_p2;
wire   [0:0] brmerge20_17_fu_3926_p2;
wire   [0:0] underflow_17_fu_3920_p2;
wire   [0:0] brmerge21_17_fu_3938_p2;
wire   [7:0] p_mux_17_fu_3944_p3;
wire   [7:0] p_17_fu_3952_p3;
wire  signed [7:0] p_Val2_19_18_fu_3968_p1;
wire   [7:0] tmp_31_18_cast_fu_3971_p1;
wire  signed [7:0] p_0246_3_17_fu_3960_p3;
wire  signed [7:0] p_Val2_20_18_fu_3974_p2;
wire  signed [8:0] lhs_V_18_fu_3980_p1;
wire  signed [8:0] rhs_V_18_fu_3984_p1;
wire   [8:0] ret_V_18_fu_3988_p2;
wire  signed [3:0] r_V_8_19_fu_4024_p0;
wire  signed [7:0] r_V_8_19_fu_4024_p1;
wire   [11:0] r_V_8_19_fu_4024_p2;
wire  signed [3:0] r_V_8_20_fu_4056_p0;
wire  signed [7:0] r_V_8_20_fu_4056_p1;
wire   [11:0] r_V_8_20_fu_4056_p2;
wire   [9:0] i_4_21_fu_4080_p2;
wire   [16:0] tmp_25_21_cast_fu_4091_p1;
wire   [16:0] tmp_74_fu_4095_p2;
wire   [0:0] tmp_33_18_fu_4105_p2;
wire   [0:0] signbit_i_i_0_not_18_fu_4119_p2;
wire   [0:0] brmerge20_18_fu_4115_p2;
wire   [0:0] underflow_18_fu_4110_p2;
wire   [0:0] brmerge21_18_fu_4124_p2;
wire   [7:0] p_mux_18_fu_4129_p3;
wire   [7:0] p_18_fu_4136_p3;
wire  signed [7:0] p_Val2_19_19_fu_4151_p1;
wire   [7:0] tmp_31_19_cast_fu_4154_p1;
wire  signed [7:0] p_0246_3_18_fu_4143_p3;
wire  signed [7:0] p_Val2_20_19_fu_4157_p2;
wire  signed [8:0] lhs_V_19_fu_4163_p1;
wire  signed [8:0] rhs_V_19_fu_4167_p1;
wire   [8:0] ret_V_19_fu_4171_p2;
wire   [7:0] inner_state_V_7_19_fu_4185_p2;
wire   [0:0] tmp_159_fu_4191_p3;
wire   [0:0] tmp_158_fu_4177_p3;
wire   [0:0] tmp_33_19_fu_4199_p2;
wire   [0:0] signbit_i_i_0_not_19_fu_4217_p2;
wire   [0:0] brmerge20_19_fu_4211_p2;
wire   [0:0] underflow_19_fu_4205_p2;
wire   [0:0] brmerge21_19_fu_4223_p2;
wire   [7:0] p_mux_19_fu_4229_p3;
wire   [7:0] p_19_fu_4237_p3;
wire  signed [7:0] p_Val2_19_20_fu_4253_p1;
wire   [7:0] tmp_31_20_cast_fu_4256_p1;
wire  signed [3:0] r_V_8_21_fu_4273_p0;
wire  signed [7:0] r_V_8_21_fu_4273_p1;
wire   [11:0] r_V_8_21_fu_4273_p2;
wire   [9:0] i_4_22_fu_4297_p2;
wire   [16:0] tmp_25_22_cast_fu_4308_p1;
wire   [16:0] tmp_76_fu_4312_p2;
wire   [9:0] i_4_23_fu_4322_p2;
wire   [16:0] tmp_25_23_cast_fu_4333_p1;
wire   [16:0] tmp_78_fu_4337_p2;
wire  signed [8:0] lhs_V_20_fu_4347_p1;
wire  signed [8:0] rhs_V_20_fu_4350_p1;
wire   [8:0] ret_V_20_fu_4353_p2;
wire   [7:0] inner_state_V_7_20_fu_4367_p2;
wire   [0:0] tmp_162_fu_4371_p3;
wire   [0:0] tmp_161_fu_4359_p3;
wire   [0:0] tmp_33_20_fu_4379_p2;
wire   [0:0] signbit_i_i_0_not_20_fu_4397_p2;
wire   [0:0] brmerge20_20_fu_4391_p2;
wire   [0:0] underflow_20_fu_4385_p2;
wire   [0:0] brmerge21_20_fu_4403_p2;
wire   [7:0] p_mux_20_fu_4409_p3;
wire   [7:0] p_20_fu_4417_p3;
wire  signed [7:0] p_Val2_19_21_fu_4433_p1;
wire   [7:0] tmp_31_21_cast_fu_4436_p1;
wire  signed [7:0] p_0246_3_20_fu_4425_p3;
wire  signed [7:0] p_Val2_20_21_fu_4439_p2;
wire  signed [8:0] lhs_V_21_fu_4445_p1;
wire  signed [8:0] rhs_V_21_fu_4449_p1;
wire   [8:0] ret_V_21_fu_4453_p2;
wire   [0:0] tmp_33_21_fu_4481_p2;
wire   [0:0] underflow_21_fu_4487_p2;
wire  signed [3:0] r_V_8_22_fu_4509_p0;
wire  signed [7:0] r_V_8_22_fu_4509_p1;
wire   [11:0] r_V_8_22_fu_4509_p2;
wire  signed [3:0] r_V_8_23_fu_4541_p0;
wire  signed [7:0] r_V_8_23_fu_4541_p1;
wire   [11:0] r_V_8_23_fu_4541_p2;
wire   [9:0] i_4_24_fu_4565_p2;
wire   [16:0] tmp_25_24_cast_fu_4576_p1;
wire   [16:0] tmp_80_fu_4580_p2;
wire   [9:0] i_4_25_fu_4590_p2;
wire   [16:0] tmp_25_25_cast_fu_4601_p1;
wire   [16:0] tmp_82_fu_4605_p2;
wire   [0:0] signbit_i_i_0_not_21_fu_4619_p2;
wire   [0:0] brmerge20_21_fu_4615_p2;
wire   [0:0] brmerge21_21_fu_4624_p2;
wire   [7:0] p_mux_21_fu_4629_p3;
wire  signed [7:0] p_Val2_19_22_fu_4643_p1;
wire   [7:0] tmp_31_22_cast_fu_4646_p1;
wire  signed [7:0] p_0246_3_21_fu_4636_p3;
wire  signed [7:0] p_Val2_20_22_fu_4649_p2;
wire  signed [8:0] lhs_V_22_fu_4655_p1;
wire  signed [8:0] rhs_V_22_fu_4659_p1;
wire   [8:0] ret_V_22_fu_4663_p2;
wire   [7:0] inner_state_V_7_22_fu_4677_p2;
wire   [0:0] tmp_168_fu_4683_p3;
wire   [0:0] tmp_167_fu_4669_p3;
wire   [0:0] tmp_33_22_fu_4691_p2;
wire   [0:0] signbit_i_i_0_not_22_fu_4709_p2;
wire   [0:0] brmerge20_22_fu_4703_p2;
wire   [0:0] underflow_22_fu_4697_p2;
wire   [0:0] brmerge21_22_fu_4715_p2;
wire   [7:0] p_mux_22_fu_4721_p3;
wire   [7:0] p_22_fu_4729_p3;
wire  signed [7:0] p_Val2_19_23_fu_4745_p1;
wire   [7:0] tmp_31_23_cast_fu_4748_p1;
wire  signed [7:0] p_0246_3_22_fu_4737_p3;
wire  signed [7:0] p_Val2_20_23_fu_4751_p2;
wire  signed [8:0] lhs_V_23_fu_4757_p1;
wire  signed [8:0] rhs_V_23_fu_4761_p1;
wire   [8:0] ret_V_23_fu_4765_p2;
wire  signed [3:0] r_V_8_24_fu_4801_p0;
wire  signed [7:0] r_V_8_24_fu_4801_p1;
wire   [11:0] r_V_8_24_fu_4801_p2;
wire  signed [3:0] r_V_8_25_fu_4833_p0;
wire  signed [7:0] r_V_8_25_fu_4833_p1;
wire   [11:0] r_V_8_25_fu_4833_p2;
wire   [9:0] i_4_26_fu_4857_p2;
wire   [16:0] tmp_25_26_cast_fu_4868_p1;
wire   [16:0] tmp_84_fu_4872_p2;
wire   [0:0] tmp_33_23_fu_4882_p2;
wire   [0:0] signbit_i_i_0_not_23_fu_4896_p2;
wire   [0:0] brmerge20_23_fu_4892_p2;
wire   [0:0] underflow_23_fu_4887_p2;
wire   [0:0] brmerge21_23_fu_4901_p2;
wire   [7:0] p_mux_23_fu_4906_p3;
wire   [7:0] p_23_fu_4913_p3;
wire  signed [7:0] p_Val2_19_24_fu_4928_p1;
wire   [7:0] tmp_31_24_cast_fu_4931_p1;
wire  signed [7:0] p_0246_3_23_fu_4920_p3;
wire  signed [7:0] p_Val2_20_24_fu_4934_p2;
wire  signed [8:0] lhs_V_24_fu_4940_p1;
wire  signed [8:0] rhs_V_24_fu_4944_p1;
wire   [8:0] ret_V_24_fu_4948_p2;
wire   [7:0] inner_state_V_7_24_fu_4962_p2;
wire   [0:0] tmp_174_fu_4968_p3;
wire   [0:0] tmp_173_fu_4954_p3;
wire   [0:0] tmp_33_24_fu_4976_p2;
wire   [0:0] signbit_i_i_0_not_24_fu_4994_p2;
wire   [0:0] brmerge20_24_fu_4988_p2;
wire   [0:0] underflow_24_fu_4982_p2;
wire   [0:0] brmerge21_24_fu_5000_p2;
wire   [7:0] p_mux_24_fu_5006_p3;
wire   [7:0] p_24_fu_5014_p3;
wire  signed [7:0] p_Val2_19_25_fu_5030_p1;
wire   [7:0] tmp_31_25_cast_fu_5033_p1;
wire  signed [3:0] r_V_8_26_fu_5050_p0;
wire  signed [7:0] r_V_8_26_fu_5050_p1;
wire   [11:0] r_V_8_26_fu_5050_p2;
wire   [9:0] i_4_27_fu_5074_p2;
wire   [16:0] tmp_25_27_cast_fu_5085_p1;
wire   [16:0] tmp_86_fu_5089_p2;
wire   [9:0] i_4_28_fu_5099_p2;
wire   [16:0] tmp_25_28_cast_fu_5110_p1;
wire   [16:0] tmp_88_fu_5114_p2;
wire  signed [8:0] lhs_V_25_fu_5124_p1;
wire  signed [8:0] rhs_V_25_fu_5127_p1;
wire   [8:0] ret_V_25_fu_5130_p2;
wire   [7:0] inner_state_V_7_25_fu_5144_p2;
wire   [0:0] tmp_177_fu_5148_p3;
wire   [0:0] tmp_176_fu_5136_p3;
wire   [0:0] tmp_33_25_fu_5156_p2;
wire   [0:0] signbit_i_i_0_not_25_fu_5174_p2;
wire   [0:0] brmerge20_25_fu_5168_p2;
wire   [0:0] underflow_25_fu_5162_p2;
wire   [0:0] brmerge21_25_fu_5180_p2;
wire   [7:0] p_mux_25_fu_5186_p3;
wire   [7:0] p_25_fu_5194_p3;
wire  signed [7:0] p_Val2_19_26_fu_5210_p1;
wire   [7:0] tmp_31_26_cast_fu_5213_p1;
wire  signed [7:0] p_0246_3_25_fu_5202_p3;
wire  signed [7:0] p_Val2_20_26_fu_5216_p2;
wire  signed [8:0] lhs_V_26_fu_5222_p1;
wire  signed [8:0] rhs_V_26_fu_5226_p1;
wire   [8:0] ret_V_26_fu_5230_p2;
wire   [0:0] tmp_33_26_fu_5258_p2;
wire   [0:0] underflow_26_fu_5264_p2;
wire  signed [3:0] r_V_8_27_fu_5286_p0;
wire  signed [7:0] r_V_8_27_fu_5286_p1;
wire   [11:0] r_V_8_27_fu_5286_p2;
wire  signed [3:0] r_V_8_28_fu_5318_p0;
wire  signed [7:0] r_V_8_28_fu_5318_p1;
wire   [11:0] r_V_8_28_fu_5318_p2;
wire   [9:0] i_4_29_fu_5342_p2;
wire   [16:0] tmp_25_29_cast_fu_5353_p1;
wire   [16:0] tmp_90_fu_5357_p2;
wire   [9:0] i_4_30_fu_5367_p2;
wire   [16:0] tmp_25_30_cast_fu_5378_p1;
wire   [16:0] tmp_92_fu_5382_p2;
wire   [0:0] signbit_i_i_0_not_26_fu_5396_p2;
wire   [0:0] brmerge20_26_fu_5392_p2;
wire   [0:0] brmerge21_26_fu_5401_p2;
wire   [7:0] p_mux_26_fu_5406_p3;
wire  signed [7:0] p_Val2_19_27_fu_5420_p1;
wire   [7:0] tmp_31_27_cast_fu_5423_p1;
wire  signed [7:0] p_0246_3_26_fu_5413_p3;
wire  signed [7:0] p_Val2_20_27_fu_5426_p2;
wire  signed [8:0] lhs_V_27_fu_5432_p1;
wire  signed [8:0] rhs_V_27_fu_5436_p1;
wire   [8:0] ret_V_27_fu_5440_p2;
wire   [7:0] inner_state_V_7_27_fu_5454_p2;
wire   [0:0] tmp_183_fu_5460_p3;
wire   [0:0] tmp_182_fu_5446_p3;
wire   [0:0] tmp_33_27_fu_5468_p2;
wire   [0:0] signbit_i_i_0_not_27_fu_5486_p2;
wire   [0:0] brmerge20_27_fu_5480_p2;
wire   [0:0] underflow_27_fu_5474_p2;
wire   [0:0] brmerge21_27_fu_5492_p2;
wire   [7:0] p_mux_27_fu_5498_p3;
wire   [7:0] p_27_fu_5506_p3;
wire  signed [7:0] p_Val2_19_28_fu_5522_p1;
wire   [7:0] tmp_31_28_cast_fu_5525_p1;
wire  signed [7:0] p_0246_3_27_fu_5514_p3;
wire  signed [7:0] p_Val2_20_28_fu_5528_p2;
wire  signed [8:0] lhs_V_28_fu_5534_p1;
wire  signed [8:0] rhs_V_28_fu_5538_p1;
wire   [8:0] ret_V_28_fu_5542_p2;
wire  signed [3:0] r_V_8_29_fu_5578_p0;
wire  signed [7:0] r_V_8_29_fu_5578_p1;
wire   [11:0] r_V_8_29_fu_5578_p2;
wire  signed [3:0] r_V_8_30_fu_5610_p0;
wire  signed [7:0] r_V_8_30_fu_5610_p1;
wire   [11:0] r_V_8_30_fu_5610_p2;
wire   [9:0] i_4_31_fu_5634_p2;
wire   [16:0] tmp_25_31_cast_fu_5645_p1;
wire   [16:0] tmp_94_fu_5649_p2;
wire   [0:0] tmp_33_28_fu_5659_p2;
wire   [0:0] signbit_i_i_0_not_28_fu_5673_p2;
wire   [0:0] brmerge20_28_fu_5669_p2;
wire   [0:0] underflow_28_fu_5664_p2;
wire   [0:0] brmerge21_28_fu_5678_p2;
wire   [7:0] p_mux_28_fu_5683_p3;
wire   [7:0] p_28_fu_5690_p3;
wire  signed [7:0] p_Val2_19_29_fu_5705_p1;
wire   [7:0] tmp_31_29_cast_fu_5708_p1;
wire  signed [7:0] p_0246_3_28_fu_5697_p3;
wire  signed [7:0] p_Val2_20_29_fu_5711_p2;
wire  signed [8:0] lhs_V_29_fu_5717_p1;
wire  signed [8:0] rhs_V_29_fu_5721_p1;
wire   [8:0] ret_V_29_fu_5725_p2;
wire   [7:0] inner_state_V_7_29_fu_5739_p2;
wire   [0:0] tmp_189_fu_5745_p3;
wire   [0:0] tmp_188_fu_5731_p3;
wire   [0:0] tmp_33_29_fu_5753_p2;
wire   [0:0] signbit_i_i_0_not_29_fu_5771_p2;
wire   [0:0] brmerge20_29_fu_5765_p2;
wire   [0:0] underflow_29_fu_5759_p2;
wire   [0:0] brmerge21_29_fu_5777_p2;
wire   [7:0] p_mux_29_fu_5783_p3;
wire   [7:0] p_29_fu_5791_p3;
wire  signed [7:0] p_Val2_19_30_fu_5807_p1;
wire   [7:0] tmp_31_30_cast_fu_5810_p1;
wire  signed [3:0] r_V_8_31_fu_5827_p0;
wire  signed [7:0] r_V_8_31_fu_5827_p1;
wire   [11:0] r_V_8_31_fu_5827_p2;
wire   [9:0] i_4_32_fu_5851_p2;
wire   [16:0] tmp_25_32_cast_fu_5862_p1;
wire   [16:0] tmp_96_fu_5866_p2;
wire   [9:0] i_4_33_fu_5876_p2;
wire   [16:0] tmp_25_33_cast_fu_5887_p1;
wire   [16:0] tmp_97_fu_5891_p2;
wire   [16:0] tmp_25_34_cast_fu_5907_p1;
wire   [16:0] tmp_98_fu_5911_p2;
wire  signed [8:0] lhs_V_30_fu_5927_p1;
wire  signed [8:0] rhs_V_30_fu_5930_p1;
wire   [8:0] ret_V_30_fu_5933_p2;
wire   [7:0] inner_state_V_7_30_fu_5947_p2;
wire   [0:0] tmp_192_fu_5951_p3;
wire   [0:0] tmp_191_fu_5939_p3;
wire   [0:0] tmp_33_30_fu_5959_p2;
wire   [0:0] signbit_i_i_0_not_30_fu_5977_p2;
wire   [0:0] brmerge20_30_fu_5971_p2;
wire   [0:0] underflow_30_fu_5965_p2;
wire   [0:0] brmerge21_30_fu_5983_p2;
wire   [7:0] p_mux_30_fu_5989_p3;
wire   [7:0] p_30_fu_5997_p3;
wire  signed [7:0] p_Val2_19_31_fu_6013_p1;
wire   [7:0] tmp_31_31_cast_fu_6016_p1;
wire  signed [7:0] p_0246_3_30_fu_6005_p3;
wire  signed [7:0] p_Val2_20_31_fu_6019_p2;
wire  signed [8:0] lhs_V_31_fu_6025_p1;
wire  signed [8:0] rhs_V_31_fu_6029_p1;
wire   [8:0] ret_V_31_fu_6033_p2;
wire   [0:0] tmp_33_31_fu_6061_p2;
wire   [0:0] underflow_31_fu_6067_p2;
wire  signed [3:0] r_V_8_32_fu_6089_p0;
wire  signed [7:0] r_V_8_32_fu_6089_p1;
wire   [11:0] r_V_8_32_fu_6089_p2;
wire  signed [3:0] r_V_8_33_fu_6121_p0;
wire  signed [7:0] r_V_8_33_fu_6121_p1;
wire   [11:0] r_V_8_33_fu_6121_p2;
wire   [0:0] signbit_i_i_0_not_31_fu_6153_p2;
wire   [0:0] brmerge20_31_fu_6149_p2;
wire   [0:0] brmerge21_31_fu_6158_p2;
wire   [7:0] p_mux_31_fu_6163_p3;
wire  signed [7:0] p_Val2_19_32_fu_6177_p1;
wire   [7:0] tmp_31_32_cast_fu_6180_p1;
wire  signed [7:0] p_0246_3_31_fu_6170_p3;
wire  signed [7:0] p_Val2_20_32_fu_6183_p2;
wire  signed [8:0] lhs_V_32_fu_6189_p1;
wire  signed [8:0] rhs_V_32_fu_6193_p1;
wire   [8:0] ret_V_32_fu_6197_p2;
wire   [7:0] inner_state_V_7_32_fu_6211_p2;
wire   [0:0] tmp_198_fu_6217_p3;
wire   [0:0] tmp_197_fu_6203_p3;
wire   [0:0] tmp_33_32_fu_6225_p2;
wire   [0:0] signbit_i_i_0_not_32_fu_6243_p2;
wire   [0:0] brmerge20_32_fu_6237_p2;
wire   [0:0] underflow_32_fu_6231_p2;
wire   [0:0] brmerge21_32_fu_6249_p2;
wire   [7:0] p_mux_32_fu_6255_p3;
wire   [7:0] p_32_fu_6263_p3;
wire  signed [7:0] p_Val2_19_33_fu_6279_p1;
wire   [7:0] tmp_31_33_cast_fu_6282_p1;
wire  signed [7:0] p_0246_3_32_fu_6271_p3;
wire  signed [7:0] p_Val2_20_33_fu_6285_p2;
wire  signed [8:0] lhs_V_33_fu_6291_p1;
wire  signed [8:0] rhs_V_33_fu_6295_p1;
wire   [8:0] ret_V_33_fu_6299_p2;
wire  signed [3:0] r_V_8_34_fu_6334_p0;
wire  signed [7:0] r_V_8_34_fu_6334_p1;
wire   [11:0] r_V_8_34_fu_6334_p2;
wire   [0:0] tmp_33_33_fu_6358_p2;
wire   [0:0] signbit_i_i_0_not_33_fu_6372_p2;
wire   [0:0] brmerge20_33_fu_6368_p2;
wire   [0:0] underflow_33_fu_6363_p2;
wire   [0:0] brmerge21_33_fu_6377_p2;
wire   [7:0] p_mux_33_fu_6382_p3;
wire   [7:0] p_33_fu_6389_p3;
wire  signed [7:0] p_Val2_19_34_fu_6404_p1;
wire   [7:0] tmp_31_34_cast_fu_6407_p1;
wire  signed [7:0] p_0246_3_33_fu_6396_p3;
wire  signed [7:0] p_Val2_20_34_fu_6410_p2;
wire  signed [8:0] lhs_V_34_fu_6416_p1;
wire  signed [8:0] rhs_V_34_fu_6420_p1;
wire   [8:0] ret_V_34_fu_6424_p2;
wire   [7:0] inner_state_V_7_34_fu_6438_p2;
wire   [0:0] tmp_204_fu_6444_p3;
wire   [0:0] tmp_203_fu_6430_p3;
wire   [0:0] tmp_33_34_fu_6452_p2;
wire   [0:0] signbit_i_i_0_not_34_fu_6470_p2;
wire   [0:0] brmerge20_34_fu_6464_p2;
wire   [0:0] underflow_34_fu_6458_p2;
wire   [0:0] brmerge21_34_fu_6476_p2;
wire   [7:0] p_mux_34_fu_6482_p3;
wire   [7:0] p_34_fu_6490_p3;
reg   [26:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 27'd1;
end

dense_layer1_dense_1_biases_V #(
    .DataWidth( 2 ),
    .AddressRange( 120 ),
    .AddressWidth( 7 ))
dense_1_biases_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_biases_V_address0),
    .ce0(dense_1_biases_V_ce0),
    .q0(dense_1_biases_V_q0)
);

dense_layer1_dense_1_weights_V #(
    .DataWidth( 4 ),
    .AddressRange( 69120 ),
    .AddressWidth( 17 ))
dense_1_weights_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(dense_1_weights_V_address0),
    .ce0(dense_1_weights_V_ce0),
    .q0(dense_1_weights_V_q0),
    .address1(dense_1_weights_V_address1),
    .ce1(dense_1_weights_V_ce1),
    .q1(dense_1_weights_V_q1),
    .address2(dense_1_weights_V_address2),
    .ce2(dense_1_weights_V_ce2),
    .q2(dense_1_weights_V_q2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i_reg_796 <= i_4_35_reg_7590;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        i_reg_796 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        p_Val2_s_35_reg_786 <= p_0246_3_34_fu_6498_p3;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        p_Val2_s_35_reg_786 <= p_Val2_26_cast_fu_881_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond_fu_885_p2 == 1'd1))) begin
        p_reg_774 <= p_3_reg_6509;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_reg_774 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        dense_1_weights_V_lo_35_reg_7642 <= dense_1_weights_V_q2;
        inner_state_V_7_31_reg_7601 <= inner_state_V_7_31_fu_6047_p2;
        p_31_reg_7612 <= p_31_fu_6073_p3;
        tmp_194_reg_7595 <= ret_V_31_fu_6033_p2[32'd8];
        tmp_195_reg_7606 <= inner_state_V_7_31_fu_6047_p2[32'd7];
        tmp_196_reg_7622 <= r_V_8_32_fu_6089_p2[32'd4];
        tmp_199_reg_7632 <= r_V_8_33_fu_6121_p2[32'd4];
        tmp_83_reg_7617 <= {{r_V_8_32_fu_6089_p2[11:5]}};
        tmp_85_reg_7627 <= {{r_V_8_33_fu_6121_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        i_4_34_reg_7580 <= i_4_34_fu_5901_p2;
        i_4_35_reg_7590 <= i_4_35_fu_5921_p2;
        p_0246_3_29_reg_7538 <= p_0246_3_29_fu_5799_p3;
        p_Val2_20_30_reg_7544 <= p_Val2_20_30_fu_5813_p2;
        tmp_193_reg_7555 <= r_V_8_31_fu_5827_p2[32'd4];
        tmp_81_reg_7550 <= {{r_V_8_31_fu_5827_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        inner_state_V_7_11_reg_6970 <= inner_state_V_7_11_fu_2913_p2;
        p_11_reg_6981 <= p_11_fu_2939_p3;
        tmp_134_reg_6964 <= ret_V_11_fu_2899_p2[32'd8];
        tmp_135_reg_6975 <= inner_state_V_7_11_fu_2913_p2[32'd7];
        tmp_136_reg_6991 <= r_V_8_12_fu_2955_p2[32'd4];
        tmp_139_reg_7001 <= r_V_8_13_fu_2987_p2[32'd4];
        tmp_43_reg_6986 <= {{r_V_8_12_fu_2955_p2[11:5]}};
        tmp_45_reg_6996 <= {{r_V_8_13_fu_2987_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        inner_state_V_7_13_reg_7033 <= inner_state_V_7_13_fu_3225_p2;
        tmp_140_reg_7026 <= ret_V_13_fu_3211_p2[32'd8];
        tmp_141_reg_7039 <= inner_state_V_7_13_fu_3225_p2[32'd7];
        tmp_142_reg_7051 <= r_V_8_14_fu_3247_p2[32'd4];
        tmp_145_reg_7061 <= r_V_8_15_fu_3279_p2[32'd4];
        tmp_47_reg_7046 <= {{r_V_8_14_fu_3247_p2[11:5]}};
        tmp_49_reg_7056 <= {{r_V_8_15_fu_3279_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        inner_state_V_7_16_reg_7124 <= inner_state_V_7_16_fu_3690_p2;
        p_16_reg_7135 <= p_16_fu_3716_p3;
        tmp_149_reg_7118 <= ret_V_16_fu_3676_p2[32'd8];
        tmp_150_reg_7129 <= inner_state_V_7_16_fu_3690_p2[32'd7];
        tmp_151_reg_7145 <= r_V_8_17_fu_3732_p2[32'd4];
        tmp_154_reg_7155 <= r_V_8_18_fu_3764_p2[32'd4];
        tmp_53_reg_7140 <= {{r_V_8_17_fu_3732_p2[11:5]}};
        tmp_55_reg_7150 <= {{r_V_8_18_fu_3764_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        inner_state_V_7_18_reg_7187 <= inner_state_V_7_18_fu_4002_p2;
        tmp_155_reg_7180 <= ret_V_18_fu_3988_p2[32'd8];
        tmp_156_reg_7193 <= inner_state_V_7_18_fu_4002_p2[32'd7];
        tmp_157_reg_7205 <= r_V_8_19_fu_4024_p2[32'd4];
        tmp_160_reg_7215 <= r_V_8_20_fu_4056_p2[32'd4];
        tmp_57_reg_7200 <= {{r_V_8_19_fu_4024_p2[11:5]}};
        tmp_59_reg_7210 <= {{r_V_8_20_fu_4056_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        inner_state_V_7_1_reg_6629 <= inner_state_V_7_1_fu_1179_p2;
        tmp_101_reg_6622 <= ret_V_1_fu_1165_p2[32'd8];
        tmp_102_reg_6635 <= inner_state_V_7_1_fu_1179_p2[32'd7];
        tmp_103_reg_6647 <= r_V_8_2_fu_1201_p2[32'd4];
        tmp_22_reg_6642 <= {{r_V_8_2_fu_1201_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        inner_state_V_7_21_reg_7278 <= inner_state_V_7_21_fu_4467_p2;
        p_21_reg_7289 <= p_21_fu_4493_p3;
        tmp_164_reg_7272 <= ret_V_21_fu_4453_p2[32'd8];
        tmp_165_reg_7283 <= inner_state_V_7_21_fu_4467_p2[32'd7];
        tmp_166_reg_7299 <= r_V_8_22_fu_4509_p2[32'd4];
        tmp_169_reg_7309 <= r_V_8_23_fu_4541_p2[32'd4];
        tmp_63_reg_7294 <= {{r_V_8_22_fu_4509_p2[11:5]}};
        tmp_65_reg_7304 <= {{r_V_8_23_fu_4541_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        inner_state_V_7_23_reg_7341 <= inner_state_V_7_23_fu_4779_p2;
        tmp_170_reg_7334 <= ret_V_23_fu_4765_p2[32'd8];
        tmp_171_reg_7347 <= inner_state_V_7_23_fu_4779_p2[32'd7];
        tmp_172_reg_7359 <= r_V_8_24_fu_4801_p2[32'd4];
        tmp_175_reg_7369 <= r_V_8_25_fu_4833_p2[32'd4];
        tmp_67_reg_7354 <= {{r_V_8_24_fu_4801_p2[11:5]}};
        tmp_69_reg_7364 <= {{r_V_8_25_fu_4833_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        inner_state_V_7_26_reg_7432 <= inner_state_V_7_26_fu_5244_p2;
        p_26_reg_7443 <= p_26_fu_5270_p3;
        tmp_179_reg_7426 <= ret_V_26_fu_5230_p2[32'd8];
        tmp_180_reg_7437 <= inner_state_V_7_26_fu_5244_p2[32'd7];
        tmp_181_reg_7453 <= r_V_8_27_fu_5286_p2[32'd4];
        tmp_184_reg_7463 <= r_V_8_28_fu_5318_p2[32'd4];
        tmp_73_reg_7448 <= {{r_V_8_27_fu_5286_p2[11:5]}};
        tmp_75_reg_7458 <= {{r_V_8_28_fu_5318_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        inner_state_V_7_28_reg_7495 <= inner_state_V_7_28_fu_5556_p2;
        tmp_185_reg_7488 <= ret_V_28_fu_5542_p2[32'd8];
        tmp_186_reg_7501 <= inner_state_V_7_28_fu_5556_p2[32'd7];
        tmp_187_reg_7513 <= r_V_8_29_fu_5578_p2[32'd4];
        tmp_190_reg_7523 <= r_V_8_30_fu_5610_p2[32'd4];
        tmp_77_reg_7508 <= {{r_V_8_29_fu_5578_p2[11:5]}};
        tmp_79_reg_7518 <= {{r_V_8_30_fu_5610_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        inner_state_V_7_33_reg_7654 <= inner_state_V_7_33_fu_6313_p2;
        tmp_200_reg_7647 <= ret_V_33_fu_6299_p2[32'd8];
        tmp_201_reg_7660 <= inner_state_V_7_33_fu_6313_p2[32'd7];
        tmp_202_reg_7672 <= r_V_8_34_fu_6334_p2[32'd4];
        tmp_87_reg_7667 <= {{r_V_8_34_fu_6334_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        inner_state_V_7_4_reg_6725 <= inner_state_V_7_4_fu_1671_p2;
        tmp_110_reg_6718 <= ret_V_4_fu_1657_p2[32'd8];
        tmp_111_reg_6731 <= inner_state_V_7_4_fu_1671_p2[32'd7];
        tmp_112_reg_6743 <= r_V_8_5_fu_1693_p2[32'd4];
        tmp_115_reg_6753 <= r_V_8_6_fu_1725_p2[32'd4];
        tmp_27_reg_6738 <= {{r_V_8_5_fu_1693_p2[11:5]}};
        tmp_29_reg_6748 <= {{r_V_8_6_fu_1725_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        inner_state_V_7_7_reg_6816 <= inner_state_V_7_7_fu_2136_p2;
        p_7_reg_6827 <= p_7_fu_2162_p3;
        tmp_119_reg_6810 <= ret_V_7_fu_2122_p2[32'd8];
        tmp_120_reg_6821 <= inner_state_V_7_7_fu_2136_p2[32'd7];
        tmp_121_reg_6837 <= r_V_8_8_fu_2178_p2[32'd4];
        tmp_124_reg_6847 <= r_V_8_9_fu_2210_p2[32'd4];
        tmp_33_reg_6832 <= {{r_V_8_8_fu_2178_p2[11:5]}};
        tmp_35_reg_6842 <= {{r_V_8_9_fu_2210_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        inner_state_V_7_9_reg_6879 <= inner_state_V_7_9_fu_2448_p2;
        tmp_125_reg_6872 <= ret_V_9_fu_2434_p2[32'd8];
        tmp_126_reg_6885 <= inner_state_V_7_9_fu_2448_p2[32'd7];
        tmp_127_reg_6897 <= r_V_8_s_fu_2470_p2[32'd4];
        tmp_130_reg_6907 <= r_V_8_10_fu_2502_p2[32'd4];
        tmp_37_reg_6892 <= {{r_V_8_s_fu_2470_p2[11:5]}};
        tmp_39_reg_6902 <= {{r_V_8_10_fu_2502_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        p_0246_3_14_reg_7076 <= p_0246_3_14_fu_3468_p3;
        p_Val2_20_15_reg_7082 <= p_Val2_20_15_fu_3482_p2;
        tmp_148_reg_7093 <= r_V_8_16_fu_3496_p2[32'd4];
        tmp_51_reg_7088 <= {{r_V_8_16_fu_3496_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        p_0246_3_19_reg_7230 <= p_0246_3_19_fu_4245_p3;
        p_Val2_20_20_reg_7236 <= p_Val2_20_20_fu_4259_p2;
        tmp_163_reg_7247 <= r_V_8_21_fu_4273_p2[32'd4];
        tmp_61_reg_7242 <= {{r_V_8_21_fu_4273_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        p_0246_3_24_reg_7384 <= p_0246_3_24_fu_5022_p3;
        p_Val2_20_25_reg_7390 <= p_Val2_20_25_fu_5036_p2;
        tmp_178_reg_7401 <= r_V_8_26_fu_5050_p2[32'd4];
        tmp_71_reg_7396 <= {{r_V_8_26_fu_5050_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        p_0246_3_2_reg_6672 <= p_0246_3_2_fu_1415_p3;
        tmp_106_reg_6683 <= r_V_8_3_fu_1431_p2[32'd4];
        tmp_109_reg_6693 <= r_V_8_4_fu_1463_p2[32'd4];
        tmp_23_reg_6678 <= {{r_V_8_3_fu_1431_p2[11:5]}};
        tmp_25_reg_6688 <= {{r_V_8_4_fu_1463_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        p_0246_3_5_reg_6768 <= p_0246_3_5_fu_1914_p3;
        p_Val2_20_6_reg_6774 <= p_Val2_20_6_fu_1928_p2;
        tmp_118_reg_6785 <= r_V_8_7_fu_1942_p2[32'd4];
        tmp_31_reg_6780 <= {{r_V_8_7_fu_1942_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        p_0246_3_s_reg_6922 <= p_0246_3_s_fu_2691_p3;
        p_Val2_20_10_reg_6928 <= p_Val2_20_10_fu_2705_p2;
        tmp_133_reg_6939 <= r_V_8_11_fu_2719_p2[32'd4];
        tmp_41_reg_6934 <= {{r_V_8_11_fu_2719_p2[11:5]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        p_3_reg_6509 <= p_3_fu_814_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        tmp_100_reg_6607 <= r_V_8_1_fu_994_p2[32'd4];
        tmp_19_reg_6592 <= {{r_V_8_fu_962_p2[11:5]}};
        tmp_21_reg_6602 <= {{r_V_8_1_fu_994_p2[11:5]}};
        tmp_93_reg_6597 <= r_V_8_fu_962_p2[32'd4];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_28_reg_6524[16 : 6] <= tmp_28_fu_849_p2[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((exitcond4_fu_808_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp_reg_6514[6 : 0] <= tmp_fu_820_p1[6 : 0];
    end
end

always @ (*) begin
    if ((((exitcond4_fu_808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((exitcond4_fu_808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        dense_1_biases_V_ce0 = 1'b1;
    end else begin
        dense_1_biases_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_1_weights_V_address0 = tmp_96_cast_fu_5871_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        dense_1_weights_V_address0 = tmp_94_cast_fu_5654_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_1_weights_V_address0 = tmp_90_cast_fu_5362_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_1_weights_V_address0 = tmp_86_cast_fu_5094_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        dense_1_weights_V_address0 = tmp_84_cast_fu_4877_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_1_weights_V_address0 = tmp_80_cast_fu_4585_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_weights_V_address0 = tmp_76_cast_fu_4317_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        dense_1_weights_V_address0 = tmp_74_cast_fu_4100_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_weights_V_address0 = tmp_70_cast_fu_3808_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dense_1_weights_V_address0 = tmp_66_cast_fu_3540_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        dense_1_weights_V_address0 = tmp_64_cast_fu_3323_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_1_weights_V_address0 = tmp_60_cast_fu_3031_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_1_weights_V_address0 = tmp_56_cast_fu_2763_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        dense_1_weights_V_address0 = tmp_54_cast_fu_2546_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_1_weights_V_address0 = tmp_50_cast_fu_2254_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dense_1_weights_V_address0 = tmp_46_cast_fu_1986_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        dense_1_weights_V_address0 = tmp_44_cast_fu_1769_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_1_weights_V_address0 = tmp_40_cast_fu_1507_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dense_1_weights_V_address0 = tmp_36_cast_fu_1245_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        dense_1_weights_V_address0 = tmp_34_cast_fu_1038_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_1_weights_V_address0 = tmp_30_cast_fu_905_p1;
    end else begin
        dense_1_weights_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_1_weights_V_address1 = tmp_97_cast_fu_5896_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        dense_1_weights_V_address1 = tmp_92_cast_fu_5387_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        dense_1_weights_V_address1 = tmp_88_cast_fu_5119_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        dense_1_weights_V_address1 = tmp_82_cast_fu_4610_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        dense_1_weights_V_address1 = tmp_78_cast_fu_4342_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        dense_1_weights_V_address1 = tmp_72_cast_fu_3833_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        dense_1_weights_V_address1 = tmp_68_cast_fu_3565_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        dense_1_weights_V_address1 = tmp_62_cast_fu_3056_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        dense_1_weights_V_address1 = tmp_58_cast_fu_2788_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        dense_1_weights_V_address1 = tmp_52_cast_fu_2279_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        dense_1_weights_V_address1 = tmp_48_cast_fu_2011_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        dense_1_weights_V_address1 = tmp_42_cast_fu_1532_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        dense_1_weights_V_address1 = tmp_38_cast_fu_1270_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        dense_1_weights_V_address1 = tmp_32_cast_fu_930_p1;
    end else begin
        dense_1_weights_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        dense_1_weights_V_ce0 = 1'b1;
    end else begin
        dense_1_weights_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        dense_1_weights_V_ce1 = 1'b1;
    end else begin
        dense_1_weights_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        dense_1_weights_V_ce2 = 1'b1;
    end else begin
        dense_1_weights_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        input_V_address0 = tmp_25_33_fu_5882_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        input_V_address0 = tmp_25_31_fu_5640_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_V_address0 = tmp_25_29_fu_5348_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        input_V_address0 = tmp_25_27_fu_5080_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        input_V_address0 = tmp_25_25_fu_4596_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        input_V_address0 = tmp_25_23_fu_4328_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        input_V_address0 = tmp_25_21_fu_4086_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_V_address0 = tmp_25_19_fu_3794_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_V_address0 = tmp_25_17_fu_3526_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_V_address0 = tmp_25_15_fu_3042_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_V_address0 = tmp_25_13_fu_2774_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        input_V_address0 = tmp_25_11_fu_2532_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_V_address0 = tmp_25_s_fu_2240_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_V_address0 = tmp_25_8_fu_1972_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_V_address0 = tmp_25_6_fu_1518_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_V_address0 = tmp_25_4_fu_1256_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        input_V_address0 = tmp_25_2_fu_1024_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_V_address0 = tmp_17_fu_891_p1;
    end else begin
        input_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        input_V_address1 = tmp_25_34_fu_6145_p1;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        input_V_address1 = tmp_25_32_fu_5857_p1;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        input_V_address1 = tmp_25_30_fu_5373_p1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        input_V_address1 = tmp_25_28_fu_5105_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        input_V_address1 = tmp_25_26_fu_4863_p1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        input_V_address1 = tmp_25_24_fu_4571_p1;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        input_V_address1 = tmp_25_22_fu_4303_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        input_V_address1 = tmp_25_20_fu_3819_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        input_V_address1 = tmp_25_18_fu_3551_p1;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        input_V_address1 = tmp_25_16_fu_3309_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        input_V_address1 = tmp_25_14_fu_3017_p1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        input_V_address1 = tmp_25_12_fu_2749_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        input_V_address1 = tmp_25_10_fu_2265_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        input_V_address1 = tmp_25_9_fu_1997_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        input_V_address1 = tmp_25_7_fu_1755_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        input_V_address1 = tmp_25_5_fu_1493_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        input_V_address1 = tmp_25_3_fu_1231_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        input_V_address1 = tmp_25_1_fu_916_p1;
    end else begin
        input_V_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state4))) begin
        input_V_ce0 = 1'b1;
    end else begin
        input_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state4))) begin
        input_V_ce1 = 1'b1;
    end else begin
        input_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        output_V_ce0 = 1'b1;
    end else begin
        output_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (exitcond_fu_885_p2 == 1'd1))) begin
        output_V_we0 = 1'b1;
    end else begin
        output_V_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((exitcond4_fu_808_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (exitcond_fu_885_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign brmerge13_fu_1115_p2 = (tmp_99_fu_1083_p3 | signbit_i_i_0_not_fu_1109_p2);

assign brmerge20_10_fu_2837_p2 = (tmp_132_fu_2817_p3 ^ tmp_131_fu_2805_p3);

assign brmerge20_11_fu_3061_p2 = (tmp_135_reg_6975 ^ tmp_134_reg_6964);

assign brmerge20_12_fu_3149_p2 = (tmp_138_fu_3129_p3 ^ tmp_137_fu_3115_p3);

assign brmerge20_13_fu_3338_p2 = (tmp_141_reg_7039 ^ tmp_140_reg_7026);

assign brmerge20_14_fu_3434_p2 = (tmp_144_fu_3414_p3 ^ tmp_143_fu_3400_p3);

assign brmerge20_15_fu_3614_p2 = (tmp_147_fu_3594_p3 ^ tmp_146_fu_3582_p3);

assign brmerge20_16_fu_3838_p2 = (tmp_150_reg_7129 ^ tmp_149_reg_7118);

assign brmerge20_17_fu_3926_p2 = (tmp_153_fu_3906_p3 ^ tmp_152_fu_3892_p3);

assign brmerge20_18_fu_4115_p2 = (tmp_156_reg_7193 ^ tmp_155_reg_7180);

assign brmerge20_19_fu_4211_p2 = (tmp_159_fu_4191_p3 ^ tmp_158_fu_4177_p3);

assign brmerge20_1_fu_1285_p2 = (tmp_102_reg_6635 ^ tmp_101_reg_6622);

assign brmerge20_20_fu_4391_p2 = (tmp_162_fu_4371_p3 ^ tmp_161_fu_4359_p3);

assign brmerge20_21_fu_4615_p2 = (tmp_165_reg_7283 ^ tmp_164_reg_7272);

assign brmerge20_22_fu_4703_p2 = (tmp_168_fu_4683_p3 ^ tmp_167_fu_4669_p3);

assign brmerge20_23_fu_4892_p2 = (tmp_171_reg_7347 ^ tmp_170_reg_7334);

assign brmerge20_24_fu_4988_p2 = (tmp_174_fu_4968_p3 ^ tmp_173_fu_4954_p3);

assign brmerge20_25_fu_5168_p2 = (tmp_177_fu_5148_p3 ^ tmp_176_fu_5136_p3);

assign brmerge20_26_fu_5392_p2 = (tmp_180_reg_7437 ^ tmp_179_reg_7426);

assign brmerge20_27_fu_5480_p2 = (tmp_183_fu_5460_p3 ^ tmp_182_fu_5446_p3);

assign brmerge20_28_fu_5669_p2 = (tmp_186_reg_7501 ^ tmp_185_reg_7488);

assign brmerge20_29_fu_5765_p2 = (tmp_189_fu_5745_p3 ^ tmp_188_fu_5731_p3);

assign brmerge20_2_fu_1381_p2 = (tmp_105_fu_1361_p3 ^ tmp_104_fu_1347_p3);

assign brmerge20_30_fu_5971_p2 = (tmp_192_fu_5951_p3 ^ tmp_191_fu_5939_p3);

assign brmerge20_31_fu_6149_p2 = (tmp_195_reg_7606 ^ tmp_194_reg_7595);

assign brmerge20_32_fu_6237_p2 = (tmp_198_fu_6217_p3 ^ tmp_197_fu_6203_p3);

assign brmerge20_33_fu_6368_p2 = (tmp_201_reg_7660 ^ tmp_200_reg_7647);

assign brmerge20_34_fu_6464_p2 = (tmp_204_fu_6444_p3 ^ tmp_203_fu_6430_p3);

assign brmerge20_3_fu_1595_p2 = (tmp_108_fu_1575_p3 ^ tmp_107_fu_1562_p3);

assign brmerge20_4_fu_1784_p2 = (tmp_111_reg_6731 ^ tmp_110_reg_6718);

assign brmerge20_5_fu_1880_p2 = (tmp_114_fu_1860_p3 ^ tmp_113_fu_1846_p3);

assign brmerge20_6_fu_2060_p2 = (tmp_117_fu_2040_p3 ^ tmp_116_fu_2028_p3);

assign brmerge20_7_fu_2284_p2 = (tmp_120_reg_6821 ^ tmp_119_reg_6810);

assign brmerge20_8_fu_2372_p2 = (tmp_123_fu_2352_p3 ^ tmp_122_fu_2338_p3);

assign brmerge20_9_fu_2561_p2 = (tmp_126_reg_6885 ^ tmp_125_reg_6872);

assign brmerge20_s_fu_2657_p2 = (tmp_129_fu_2637_p3 ^ tmp_128_fu_2623_p3);

assign brmerge21_10_fu_2849_p2 = (tmp_132_fu_2817_p3 | signbit_i_i_0_not_10_fu_2843_p2);

assign brmerge21_11_fu_3070_p2 = (tmp_135_reg_6975 | signbit_i_i_0_not_11_fu_3065_p2);

assign brmerge21_12_fu_3161_p2 = (tmp_138_fu_3129_p3 | signbit_i_i_0_not_12_fu_3155_p2);

assign brmerge21_13_fu_3347_p2 = (tmp_141_reg_7039 | signbit_i_i_0_not_13_fu_3342_p2);

assign brmerge21_14_fu_3446_p2 = (tmp_144_fu_3414_p3 | signbit_i_i_0_not_14_fu_3440_p2);

assign brmerge21_15_fu_3626_p2 = (tmp_147_fu_3594_p3 | signbit_i_i_0_not_15_fu_3620_p2);

assign brmerge21_16_fu_3847_p2 = (tmp_150_reg_7129 | signbit_i_i_0_not_16_fu_3842_p2);

assign brmerge21_17_fu_3938_p2 = (tmp_153_fu_3906_p3 | signbit_i_i_0_not_17_fu_3932_p2);

assign brmerge21_18_fu_4124_p2 = (tmp_156_reg_7193 | signbit_i_i_0_not_18_fu_4119_p2);

assign brmerge21_19_fu_4223_p2 = (tmp_159_fu_4191_p3 | signbit_i_i_0_not_19_fu_4217_p2);

assign brmerge21_1_fu_1294_p2 = (tmp_102_reg_6635 | signbit_i_i_0_not_1_fu_1289_p2);

assign brmerge21_20_fu_4403_p2 = (tmp_162_fu_4371_p3 | signbit_i_i_0_not_20_fu_4397_p2);

assign brmerge21_21_fu_4624_p2 = (tmp_165_reg_7283 | signbit_i_i_0_not_21_fu_4619_p2);

assign brmerge21_22_fu_4715_p2 = (tmp_168_fu_4683_p3 | signbit_i_i_0_not_22_fu_4709_p2);

assign brmerge21_23_fu_4901_p2 = (tmp_171_reg_7347 | signbit_i_i_0_not_23_fu_4896_p2);

assign brmerge21_24_fu_5000_p2 = (tmp_174_fu_4968_p3 | signbit_i_i_0_not_24_fu_4994_p2);

assign brmerge21_25_fu_5180_p2 = (tmp_177_fu_5148_p3 | signbit_i_i_0_not_25_fu_5174_p2);

assign brmerge21_26_fu_5401_p2 = (tmp_180_reg_7437 | signbit_i_i_0_not_26_fu_5396_p2);

assign brmerge21_27_fu_5492_p2 = (tmp_183_fu_5460_p3 | signbit_i_i_0_not_27_fu_5486_p2);

assign brmerge21_28_fu_5678_p2 = (tmp_186_reg_7501 | signbit_i_i_0_not_28_fu_5673_p2);

assign brmerge21_29_fu_5777_p2 = (tmp_189_fu_5745_p3 | signbit_i_i_0_not_29_fu_5771_p2);

assign brmerge21_2_fu_1393_p2 = (tmp_105_fu_1361_p3 | signbit_i_i_0_not_2_fu_1387_p2);

assign brmerge21_30_fu_5983_p2 = (tmp_192_fu_5951_p3 | signbit_i_i_0_not_30_fu_5977_p2);

assign brmerge21_31_fu_6158_p2 = (tmp_195_reg_7606 | signbit_i_i_0_not_31_fu_6153_p2);

assign brmerge21_32_fu_6249_p2 = (tmp_198_fu_6217_p3 | signbit_i_i_0_not_32_fu_6243_p2);

assign brmerge21_33_fu_6377_p2 = (tmp_201_reg_7660 | signbit_i_i_0_not_33_fu_6372_p2);

assign brmerge21_34_fu_6476_p2 = (tmp_204_fu_6444_p3 | signbit_i_i_0_not_34_fu_6470_p2);

assign brmerge21_3_fu_1607_p2 = (tmp_108_fu_1575_p3 | signbit_i_i_0_not_3_fu_1601_p2);

assign brmerge21_4_fu_1793_p2 = (tmp_111_reg_6731 | signbit_i_i_0_not_4_fu_1788_p2);

assign brmerge21_5_fu_1892_p2 = (tmp_114_fu_1860_p3 | signbit_i_i_0_not_5_fu_1886_p2);

assign brmerge21_6_fu_2072_p2 = (tmp_117_fu_2040_p3 | signbit_i_i_0_not_6_fu_2066_p2);

assign brmerge21_7_fu_2293_p2 = (tmp_120_reg_6821 | signbit_i_i_0_not_7_fu_2288_p2);

assign brmerge21_8_fu_2384_p2 = (tmp_123_fu_2352_p3 | signbit_i_i_0_not_8_fu_2378_p2);

assign brmerge21_9_fu_2570_p2 = (tmp_126_reg_6885 | signbit_i_i_0_not_9_fu_2565_p2);

assign brmerge21_s_fu_2669_p2 = (tmp_129_fu_2637_p3 | signbit_i_i_0_not_s_fu_2663_p2);

assign brmerge_fu_1103_p2 = (tmp_99_fu_1083_p3 ^ tmp_95_fu_1069_p3);

assign dense_1_biases_V_address0 = tmp_fu_820_p1;

assign dense_1_weights_V_address2 = tmp_98_cast_fu_5916_p1;

assign exitcond4_fu_808_p2 = ((p_reg_774 == 7'd120) ? 1'b1 : 1'b0);

assign exitcond_fu_885_p2 = ((i_reg_796 == 10'd576) ? 1'b1 : 1'b0);

assign i_4_10_fu_2259_p2 = (i_reg_796 + 10'd11);

assign i_4_11_fu_2526_p2 = (i_reg_796 + 10'd12);

assign i_4_12_fu_2743_p2 = (i_reg_796 + 10'd13);

assign i_4_13_fu_2768_p2 = (i_reg_796 + 10'd14);

assign i_4_14_fu_3011_p2 = (i_reg_796 + 10'd15);

assign i_4_15_fu_3036_p2 = (i_reg_796 + 10'd16);

assign i_4_16_fu_3303_p2 = (i_reg_796 + 10'd17);

assign i_4_17_fu_3520_p2 = (i_reg_796 + 10'd18);

assign i_4_18_fu_3545_p2 = (i_reg_796 + 10'd19);

assign i_4_19_fu_3788_p2 = (i_reg_796 + 10'd20);

assign i_4_1_fu_1018_p2 = (i_reg_796 | 10'd2);

assign i_4_20_fu_3813_p2 = (i_reg_796 + 10'd21);

assign i_4_21_fu_4080_p2 = (i_reg_796 + 10'd22);

assign i_4_22_fu_4297_p2 = (i_reg_796 + 10'd23);

assign i_4_23_fu_4322_p2 = (i_reg_796 + 10'd24);

assign i_4_24_fu_4565_p2 = (i_reg_796 + 10'd25);

assign i_4_25_fu_4590_p2 = (i_reg_796 + 10'd26);

assign i_4_26_fu_4857_p2 = (i_reg_796 + 10'd27);

assign i_4_27_fu_5074_p2 = (i_reg_796 + 10'd28);

assign i_4_28_fu_5099_p2 = (i_reg_796 + 10'd29);

assign i_4_29_fu_5342_p2 = (i_reg_796 + 10'd30);

assign i_4_2_fu_1225_p2 = (i_reg_796 | 10'd3);

assign i_4_30_fu_5367_p2 = (i_reg_796 + 10'd31);

assign i_4_31_fu_5634_p2 = (i_reg_796 + 10'd32);

assign i_4_32_fu_5851_p2 = (i_reg_796 + 10'd33);

assign i_4_33_fu_5876_p2 = (i_reg_796 + 10'd34);

assign i_4_34_fu_5901_p2 = (i_reg_796 + 10'd35);

assign i_4_35_fu_5921_p2 = (i_reg_796 + 10'd36);

assign i_4_3_fu_1250_p2 = (i_reg_796 + 10'd4);

assign i_4_4_fu_1487_p2 = (i_reg_796 + 10'd5);

assign i_4_5_fu_1512_p2 = (i_reg_796 + 10'd6);

assign i_4_6_fu_1749_p2 = (i_reg_796 + 10'd7);

assign i_4_7_fu_1966_p2 = (i_reg_796 + 10'd8);

assign i_4_8_fu_1991_p2 = (i_reg_796 + 10'd9);

assign i_4_9_fu_2234_p2 = (i_reg_796 + 10'd10);

assign i_4_s_fu_910_p2 = (i_reg_796 | 10'd1);

assign inner_state_V_6_cast_fu_863_p3 = ((tmp_89_fu_855_p3[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign inner_state_V_7_10_fu_2813_p2 = ($signed(p_Val2_20_10_reg_6928) + $signed(p_0246_3_s_reg_6922));

assign inner_state_V_7_11_fu_2913_p2 = ($signed(p_Val2_20_11_fu_2885_p2) + $signed(p_0246_3_10_fu_2871_p3));

assign inner_state_V_7_12_fu_3123_p2 = ($signed(p_Val2_20_12_fu_3095_p2) + $signed(p_0246_3_11_fu_3082_p3));

assign inner_state_V_7_13_fu_3225_p2 = ($signed(p_Val2_20_13_fu_3197_p2) + $signed(p_0246_3_12_fu_3183_p3));

assign inner_state_V_7_14_fu_3408_p2 = ($signed(p_Val2_20_14_fu_3380_p2) + $signed(p_0246_3_13_fu_3366_p3));

assign inner_state_V_7_15_fu_3590_p2 = ($signed(p_Val2_20_15_reg_7082) + $signed(p_0246_3_14_reg_7076));

assign inner_state_V_7_16_fu_3690_p2 = ($signed(p_Val2_20_16_fu_3662_p2) + $signed(p_0246_3_15_fu_3648_p3));

assign inner_state_V_7_17_fu_3900_p2 = ($signed(p_Val2_20_17_fu_3872_p2) + $signed(p_0246_3_16_fu_3859_p3));

assign inner_state_V_7_18_fu_4002_p2 = ($signed(p_Val2_20_18_fu_3974_p2) + $signed(p_0246_3_17_fu_3960_p3));

assign inner_state_V_7_19_fu_4185_p2 = ($signed(p_Val2_20_19_fu_4157_p2) + $signed(p_0246_3_18_fu_4143_p3));

assign inner_state_V_7_1_fu_1179_p2 = ($signed(p_Val2_20_1_fu_1151_p2) + $signed(p_0246_3_fu_1137_p3));

assign inner_state_V_7_20_fu_4367_p2 = ($signed(p_Val2_20_20_reg_7236) + $signed(p_0246_3_19_reg_7230));

assign inner_state_V_7_21_fu_4467_p2 = ($signed(p_Val2_20_21_fu_4439_p2) + $signed(p_0246_3_20_fu_4425_p3));

assign inner_state_V_7_22_fu_4677_p2 = ($signed(p_Val2_20_22_fu_4649_p2) + $signed(p_0246_3_21_fu_4636_p3));

assign inner_state_V_7_23_fu_4779_p2 = ($signed(p_Val2_20_23_fu_4751_p2) + $signed(p_0246_3_22_fu_4737_p3));

assign inner_state_V_7_24_fu_4962_p2 = ($signed(p_Val2_20_24_fu_4934_p2) + $signed(p_0246_3_23_fu_4920_p3));

assign inner_state_V_7_25_fu_5144_p2 = ($signed(p_Val2_20_25_reg_7390) + $signed(p_0246_3_24_reg_7384));

assign inner_state_V_7_26_fu_5244_p2 = ($signed(p_Val2_20_26_fu_5216_p2) + $signed(p_0246_3_25_fu_5202_p3));

assign inner_state_V_7_27_fu_5454_p2 = ($signed(p_Val2_20_27_fu_5426_p2) + $signed(p_0246_3_26_fu_5413_p3));

assign inner_state_V_7_28_fu_5556_p2 = ($signed(p_Val2_20_28_fu_5528_p2) + $signed(p_0246_3_27_fu_5514_p3));

assign inner_state_V_7_29_fu_5739_p2 = ($signed(p_Val2_20_29_fu_5711_p2) + $signed(p_0246_3_28_fu_5697_p3));

assign inner_state_V_7_2_fu_1355_p2 = ($signed(p_Val2_20_2_fu_1327_p2) + $signed(p_0246_3_1_fu_1313_p3));

assign inner_state_V_7_30_fu_5947_p2 = ($signed(p_Val2_20_30_reg_7544) + $signed(p_0246_3_29_reg_7538));

assign inner_state_V_7_31_fu_6047_p2 = ($signed(p_Val2_20_31_fu_6019_p2) + $signed(p_0246_3_30_fu_6005_p3));

assign inner_state_V_7_32_fu_6211_p2 = ($signed(p_Val2_20_32_fu_6183_p2) + $signed(p_0246_3_31_fu_6170_p3));

assign inner_state_V_7_33_fu_6313_p2 = ($signed(p_Val2_20_33_fu_6285_p2) + $signed(p_0246_3_32_fu_6271_p3));

assign inner_state_V_7_34_fu_6438_p2 = ($signed(p_Val2_20_34_fu_6410_p2) + $signed(p_0246_3_33_fu_6396_p3));

assign inner_state_V_7_3_fu_1570_p2 = ($signed(p_Val2_20_3_fu_1543_p2) + $signed(p_0246_3_2_reg_6672));

assign inner_state_V_7_4_fu_1671_p2 = ($signed(p_Val2_20_4_fu_1643_p2) + $signed(p_0246_3_3_fu_1629_p3));

assign inner_state_V_7_5_fu_1854_p2 = ($signed(p_Val2_20_5_fu_1826_p2) + $signed(p_0246_3_4_fu_1812_p3));

assign inner_state_V_7_6_fu_2036_p2 = ($signed(p_Val2_20_6_reg_6774) + $signed(p_0246_3_5_reg_6768));

assign inner_state_V_7_7_fu_2136_p2 = ($signed(p_Val2_20_7_fu_2108_p2) + $signed(p_0246_3_6_fu_2094_p3));

assign inner_state_V_7_8_fu_2346_p2 = ($signed(p_Val2_20_8_fu_2318_p2) + $signed(p_0246_3_7_fu_2305_p3));

assign inner_state_V_7_9_fu_2448_p2 = ($signed(p_Val2_20_9_fu_2420_p2) + $signed(p_0246_3_8_fu_2406_p3));

assign inner_state_V_7_fu_1077_p2 = ($signed(p_Val2_18_fu_1049_p2) + $signed(p_Val2_s_35_reg_786));

assign inner_state_V_7_s_fu_2631_p2 = ($signed(p_Val2_20_s_fu_2603_p2) + $signed(p_0246_3_9_fu_2589_p3));

assign lhs_V_10_fu_2793_p1 = p_0246_3_s_reg_6922;

assign lhs_V_11_fu_2891_p1 = p_0246_3_10_fu_2871_p3;

assign lhs_V_12_fu_3101_p1 = p_0246_3_11_fu_3082_p3;

assign lhs_V_13_fu_3203_p1 = p_0246_3_12_fu_3183_p3;

assign lhs_V_14_fu_3386_p1 = p_0246_3_13_fu_3366_p3;

assign lhs_V_15_fu_3570_p1 = p_0246_3_14_reg_7076;

assign lhs_V_16_fu_3668_p1 = p_0246_3_15_fu_3648_p3;

assign lhs_V_17_fu_3878_p1 = p_0246_3_16_fu_3859_p3;

assign lhs_V_18_fu_3980_p1 = p_0246_3_17_fu_3960_p3;

assign lhs_V_19_fu_4163_p1 = p_0246_3_18_fu_4143_p3;

assign lhs_V_1_fu_1157_p1 = p_0246_3_fu_1137_p3;

assign lhs_V_20_fu_4347_p1 = p_0246_3_19_reg_7230;

assign lhs_V_21_fu_4445_p1 = p_0246_3_20_fu_4425_p3;

assign lhs_V_22_fu_4655_p1 = p_0246_3_21_fu_4636_p3;

assign lhs_V_23_fu_4757_p1 = p_0246_3_22_fu_4737_p3;

assign lhs_V_24_fu_4940_p1 = p_0246_3_23_fu_4920_p3;

assign lhs_V_25_fu_5124_p1 = p_0246_3_24_reg_7384;

assign lhs_V_26_fu_5222_p1 = p_0246_3_25_fu_5202_p3;

assign lhs_V_27_fu_5432_p1 = p_0246_3_26_fu_5413_p3;

assign lhs_V_28_fu_5534_p1 = p_0246_3_27_fu_5514_p3;

assign lhs_V_29_fu_5717_p1 = p_0246_3_28_fu_5697_p3;

assign lhs_V_2_fu_1333_p1 = p_0246_3_1_fu_1313_p3;

assign lhs_V_30_fu_5927_p1 = p_0246_3_29_reg_7538;

assign lhs_V_31_fu_6025_p1 = p_0246_3_30_fu_6005_p3;

assign lhs_V_32_fu_6189_p1 = p_0246_3_31_fu_6170_p3;

assign lhs_V_33_fu_6291_p1 = p_0246_3_32_fu_6271_p3;

assign lhs_V_34_fu_6416_p1 = p_0246_3_33_fu_6396_p3;

assign lhs_V_3_fu_1549_p1 = p_0246_3_2_reg_6672;

assign lhs_V_4_fu_1649_p1 = p_0246_3_3_fu_1629_p3;

assign lhs_V_5_fu_1832_p1 = p_0246_3_4_fu_1812_p3;

assign lhs_V_6_fu_2016_p1 = p_0246_3_5_reg_6768;

assign lhs_V_7_fu_2114_p1 = p_0246_3_6_fu_2094_p3;

assign lhs_V_8_fu_2324_p1 = p_0246_3_7_fu_2305_p3;

assign lhs_V_9_fu_2426_p1 = p_0246_3_8_fu_2406_p3;

assign lhs_V_fu_1055_p1 = p_Val2_s_35_reg_786;

assign lhs_V_s_fu_2609_p1 = p_0246_3_9_fu_2589_p3;

assign output_V_address0 = tmp_reg_6514;

assign output_V_d0 = ((tmp_16_fu_939_p2[0:0] === 1'b1) ? tmp_91_fu_935_p1 : 7'd0);

assign p_0246_3_10_fu_2871_p3 = ((brmerge21_10_fu_2849_p2[0:0] === 1'b1) ? p_mux_10_fu_2855_p3 : p_10_fu_2863_p3);

assign p_0246_3_11_fu_3082_p3 = ((brmerge21_11_fu_3070_p2[0:0] === 1'b1) ? p_mux_11_fu_3075_p3 : p_11_reg_6981);

assign p_0246_3_12_fu_3183_p3 = ((brmerge21_12_fu_3161_p2[0:0] === 1'b1) ? p_mux_12_fu_3167_p3 : p_12_fu_3175_p3);

assign p_0246_3_13_fu_3366_p3 = ((brmerge21_13_fu_3347_p2[0:0] === 1'b1) ? p_mux_13_fu_3352_p3 : p_13_fu_3359_p3);

assign p_0246_3_14_fu_3468_p3 = ((brmerge21_14_fu_3446_p2[0:0] === 1'b1) ? p_mux_14_fu_3452_p3 : p_14_fu_3460_p3);

assign p_0246_3_15_fu_3648_p3 = ((brmerge21_15_fu_3626_p2[0:0] === 1'b1) ? p_mux_15_fu_3632_p3 : p_15_fu_3640_p3);

assign p_0246_3_16_fu_3859_p3 = ((brmerge21_16_fu_3847_p2[0:0] === 1'b1) ? p_mux_16_fu_3852_p3 : p_16_reg_7135);

assign p_0246_3_17_fu_3960_p3 = ((brmerge21_17_fu_3938_p2[0:0] === 1'b1) ? p_mux_17_fu_3944_p3 : p_17_fu_3952_p3);

assign p_0246_3_18_fu_4143_p3 = ((brmerge21_18_fu_4124_p2[0:0] === 1'b1) ? p_mux_18_fu_4129_p3 : p_18_fu_4136_p3);

assign p_0246_3_19_fu_4245_p3 = ((brmerge21_19_fu_4223_p2[0:0] === 1'b1) ? p_mux_19_fu_4229_p3 : p_19_fu_4237_p3);

assign p_0246_3_1_fu_1313_p3 = ((brmerge21_1_fu_1294_p2[0:0] === 1'b1) ? p_mux_1_fu_1299_p3 : p_1_fu_1306_p3);

assign p_0246_3_20_fu_4425_p3 = ((brmerge21_20_fu_4403_p2[0:0] === 1'b1) ? p_mux_20_fu_4409_p3 : p_20_fu_4417_p3);

assign p_0246_3_21_fu_4636_p3 = ((brmerge21_21_fu_4624_p2[0:0] === 1'b1) ? p_mux_21_fu_4629_p3 : p_21_reg_7289);

assign p_0246_3_22_fu_4737_p3 = ((brmerge21_22_fu_4715_p2[0:0] === 1'b1) ? p_mux_22_fu_4721_p3 : p_22_fu_4729_p3);

assign p_0246_3_23_fu_4920_p3 = ((brmerge21_23_fu_4901_p2[0:0] === 1'b1) ? p_mux_23_fu_4906_p3 : p_23_fu_4913_p3);

assign p_0246_3_24_fu_5022_p3 = ((brmerge21_24_fu_5000_p2[0:0] === 1'b1) ? p_mux_24_fu_5006_p3 : p_24_fu_5014_p3);

assign p_0246_3_25_fu_5202_p3 = ((brmerge21_25_fu_5180_p2[0:0] === 1'b1) ? p_mux_25_fu_5186_p3 : p_25_fu_5194_p3);

assign p_0246_3_26_fu_5413_p3 = ((brmerge21_26_fu_5401_p2[0:0] === 1'b1) ? p_mux_26_fu_5406_p3 : p_26_reg_7443);

assign p_0246_3_27_fu_5514_p3 = ((brmerge21_27_fu_5492_p2[0:0] === 1'b1) ? p_mux_27_fu_5498_p3 : p_27_fu_5506_p3);

assign p_0246_3_28_fu_5697_p3 = ((brmerge21_28_fu_5678_p2[0:0] === 1'b1) ? p_mux_28_fu_5683_p3 : p_28_fu_5690_p3);

assign p_0246_3_29_fu_5799_p3 = ((brmerge21_29_fu_5777_p2[0:0] === 1'b1) ? p_mux_29_fu_5783_p3 : p_29_fu_5791_p3);

assign p_0246_3_2_fu_1415_p3 = ((brmerge21_2_fu_1393_p2[0:0] === 1'b1) ? p_mux_2_fu_1399_p3 : p_2_fu_1407_p3);

assign p_0246_3_30_fu_6005_p3 = ((brmerge21_30_fu_5983_p2[0:0] === 1'b1) ? p_mux_30_fu_5989_p3 : p_30_fu_5997_p3);

assign p_0246_3_31_fu_6170_p3 = ((brmerge21_31_fu_6158_p2[0:0] === 1'b1) ? p_mux_31_fu_6163_p3 : p_31_reg_7612);

assign p_0246_3_32_fu_6271_p3 = ((brmerge21_32_fu_6249_p2[0:0] === 1'b1) ? p_mux_32_fu_6255_p3 : p_32_fu_6263_p3);

assign p_0246_3_33_fu_6396_p3 = ((brmerge21_33_fu_6377_p2[0:0] === 1'b1) ? p_mux_33_fu_6382_p3 : p_33_fu_6389_p3);

assign p_0246_3_34_fu_6498_p3 = ((brmerge21_34_fu_6476_p2[0:0] === 1'b1) ? p_mux_34_fu_6482_p3 : p_34_fu_6490_p3);

assign p_0246_3_3_fu_1629_p3 = ((brmerge21_3_fu_1607_p2[0:0] === 1'b1) ? p_mux_3_fu_1613_p3 : p_3_37_fu_1621_p3);

assign p_0246_3_4_fu_1812_p3 = ((brmerge21_4_fu_1793_p2[0:0] === 1'b1) ? p_mux_4_fu_1798_p3 : p_4_fu_1805_p3);

assign p_0246_3_5_fu_1914_p3 = ((brmerge21_5_fu_1892_p2[0:0] === 1'b1) ? p_mux_5_fu_1898_p3 : p_5_fu_1906_p3);

assign p_0246_3_6_fu_2094_p3 = ((brmerge21_6_fu_2072_p2[0:0] === 1'b1) ? p_mux_6_fu_2078_p3 : p_6_fu_2086_p3);

assign p_0246_3_7_fu_2305_p3 = ((brmerge21_7_fu_2293_p2[0:0] === 1'b1) ? p_mux_7_fu_2298_p3 : p_7_reg_6827);

assign p_0246_3_8_fu_2406_p3 = ((brmerge21_8_fu_2384_p2[0:0] === 1'b1) ? p_mux_8_fu_2390_p3 : p_8_fu_2398_p3);

assign p_0246_3_9_fu_2589_p3 = ((brmerge21_9_fu_2570_p2[0:0] === 1'b1) ? p_mux_9_fu_2575_p3 : p_9_fu_2582_p3);

assign p_0246_3_fu_1137_p3 = ((brmerge13_fu_1115_p2[0:0] === 1'b1) ? p_mux_fu_1121_p3 : p_s_fu_1129_p3);

assign p_0246_3_s_fu_2691_p3 = ((brmerge21_s_fu_2669_p2[0:0] === 1'b1) ? p_mux_s_fu_2675_p3 : p_s_38_fu_2683_p3);

assign p_10_fu_2863_p3 = ((underflow_10_fu_2831_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_10_fu_2813_p2);

assign p_11_fu_2939_p3 = ((underflow_11_fu_2933_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_11_fu_2913_p2);

assign p_12_fu_3175_p3 = ((underflow_12_fu_3143_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_12_fu_3123_p2);

assign p_13_fu_3359_p3 = ((underflow_13_fu_3333_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_13_reg_7033);

assign p_14_fu_3460_p3 = ((underflow_14_fu_3428_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_14_fu_3408_p2);

assign p_15_fu_3640_p3 = ((underflow_15_fu_3608_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_15_fu_3590_p2);

assign p_16_fu_3716_p3 = ((underflow_16_fu_3710_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_16_fu_3690_p2);

assign p_17_fu_3952_p3 = ((underflow_17_fu_3920_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_17_fu_3900_p2);

assign p_18_fu_4136_p3 = ((underflow_18_fu_4110_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_18_reg_7187);

assign p_19_fu_4237_p3 = ((underflow_19_fu_4205_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_19_fu_4185_p2);

assign p_1_fu_1306_p3 = ((underflow_1_fu_1280_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_1_reg_6629);

assign p_20_fu_4417_p3 = ((underflow_20_fu_4385_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_20_fu_4367_p2);

assign p_21_fu_4493_p3 = ((underflow_21_fu_4487_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_21_fu_4467_p2);

assign p_22_fu_4729_p3 = ((underflow_22_fu_4697_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_22_fu_4677_p2);

assign p_23_fu_4913_p3 = ((underflow_23_fu_4887_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_23_reg_7341);

assign p_24_fu_5014_p3 = ((underflow_24_fu_4982_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_24_fu_4962_p2);

assign p_25_fu_5194_p3 = ((underflow_25_fu_5162_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_25_fu_5144_p2);

assign p_26_fu_5270_p3 = ((underflow_26_fu_5264_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_26_fu_5244_p2);

assign p_27_fu_5506_p3 = ((underflow_27_fu_5474_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_27_fu_5454_p2);

assign p_28_fu_5690_p3 = ((underflow_28_fu_5664_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_28_reg_7495);

assign p_29_fu_5791_p3 = ((underflow_29_fu_5759_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_29_fu_5739_p2);

assign p_2_fu_1407_p3 = ((underflow_2_fu_1375_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_2_fu_1355_p2);

assign p_30_fu_5997_p3 = ((underflow_30_fu_5965_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_30_fu_5947_p2);

assign p_31_fu_6073_p3 = ((underflow_31_fu_6067_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_31_fu_6047_p2);

assign p_32_fu_6263_p3 = ((underflow_32_fu_6231_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_32_fu_6211_p2);

assign p_33_fu_6389_p3 = ((underflow_33_fu_6363_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_33_reg_7654);

assign p_34_fu_6490_p3 = ((underflow_34_fu_6458_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_34_fu_6438_p2);

assign p_3_37_fu_1621_p3 = ((underflow_3_fu_1589_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_3_fu_1570_p2);

assign p_3_fu_814_p2 = (p_reg_774 + 7'd1);

assign p_4_fu_1805_p3 = ((underflow_4_fu_1779_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_4_reg_6725);

assign p_5_fu_1906_p3 = ((underflow_5_fu_1874_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_5_fu_1854_p2);

assign p_6_fu_2086_p3 = ((underflow_6_fu_2054_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_6_fu_2036_p2);

assign p_7_fu_2162_p3 = ((underflow_7_fu_2156_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_7_fu_2136_p2);

assign p_8_fu_2398_p3 = ((underflow_8_fu_2366_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_8_fu_2346_p2);

assign p_9_fu_2582_p3 = ((underflow_9_fu_2556_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_9_reg_6879);

assign p_Val2_17_fu_1043_p1 = $signed(tmp_19_reg_6592);

assign p_Val2_18_fu_1049_p2 = ($signed(p_Val2_17_fu_1043_p1) + $signed(tmp_105_cast_fu_1046_p1));

assign p_Val2_19_10_fu_2699_p1 = $signed(tmp_39_reg_6902);

assign p_Val2_19_11_fu_2879_p1 = $signed(tmp_41_reg_6934);

assign p_Val2_19_12_fu_3089_p1 = $signed(tmp_43_reg_6986);

assign p_Val2_19_13_fu_3191_p1 = $signed(tmp_45_reg_6996);

assign p_Val2_19_14_fu_3374_p1 = $signed(tmp_47_reg_7046);

assign p_Val2_19_15_fu_3476_p1 = $signed(tmp_49_reg_7056);

assign p_Val2_19_16_fu_3656_p1 = $signed(tmp_51_reg_7088);

assign p_Val2_19_17_fu_3866_p1 = $signed(tmp_53_reg_7140);

assign p_Val2_19_18_fu_3968_p1 = $signed(tmp_55_reg_7150);

assign p_Val2_19_19_fu_4151_p1 = $signed(tmp_57_reg_7200);

assign p_Val2_19_1_fu_1145_p1 = $signed(tmp_21_reg_6602);

assign p_Val2_19_20_fu_4253_p1 = $signed(tmp_59_reg_7210);

assign p_Val2_19_21_fu_4433_p1 = $signed(tmp_61_reg_7242);

assign p_Val2_19_22_fu_4643_p1 = $signed(tmp_63_reg_7294);

assign p_Val2_19_23_fu_4745_p1 = $signed(tmp_65_reg_7304);

assign p_Val2_19_24_fu_4928_p1 = $signed(tmp_67_reg_7354);

assign p_Val2_19_25_fu_5030_p1 = $signed(tmp_69_reg_7364);

assign p_Val2_19_26_fu_5210_p1 = $signed(tmp_71_reg_7396);

assign p_Val2_19_27_fu_5420_p1 = $signed(tmp_73_reg_7448);

assign p_Val2_19_28_fu_5522_p1 = $signed(tmp_75_reg_7458);

assign p_Val2_19_29_fu_5705_p1 = $signed(tmp_77_reg_7508);

assign p_Val2_19_2_fu_1321_p1 = $signed(tmp_22_reg_6642);

assign p_Val2_19_30_fu_5807_p1 = $signed(tmp_79_reg_7518);

assign p_Val2_19_31_fu_6013_p1 = $signed(tmp_81_reg_7550);

assign p_Val2_19_32_fu_6177_p1 = $signed(tmp_83_reg_7617);

assign p_Val2_19_33_fu_6279_p1 = $signed(tmp_85_reg_7627);

assign p_Val2_19_34_fu_6404_p1 = $signed(tmp_87_reg_7667);

assign p_Val2_19_3_fu_1537_p1 = $signed(tmp_23_reg_6678);

assign p_Val2_19_4_fu_1637_p1 = $signed(tmp_25_reg_6688);

assign p_Val2_19_5_fu_1820_p1 = $signed(tmp_27_reg_6738);

assign p_Val2_19_6_fu_1922_p1 = $signed(tmp_29_reg_6748);

assign p_Val2_19_7_fu_2102_p1 = $signed(tmp_31_reg_6780);

assign p_Val2_19_8_fu_2312_p1 = $signed(tmp_33_reg_6832);

assign p_Val2_19_9_fu_2414_p1 = $signed(tmp_35_reg_6842);

assign p_Val2_19_s_fu_2597_p1 = $signed(tmp_37_reg_6892);

assign p_Val2_20_10_fu_2705_p2 = ($signed(p_Val2_19_10_fu_2699_p1) + $signed(tmp_31_10_cast_fu_2702_p1));

assign p_Val2_20_11_fu_2885_p2 = ($signed(p_Val2_19_11_fu_2879_p1) + $signed(tmp_31_11_cast_fu_2882_p1));

assign p_Val2_20_12_fu_3095_p2 = ($signed(p_Val2_19_12_fu_3089_p1) + $signed(tmp_31_12_cast_fu_3092_p1));

assign p_Val2_20_13_fu_3197_p2 = ($signed(p_Val2_19_13_fu_3191_p1) + $signed(tmp_31_13_cast_fu_3194_p1));

assign p_Val2_20_14_fu_3380_p2 = ($signed(p_Val2_19_14_fu_3374_p1) + $signed(tmp_31_14_cast_fu_3377_p1));

assign p_Val2_20_15_fu_3482_p2 = ($signed(p_Val2_19_15_fu_3476_p1) + $signed(tmp_31_15_cast_fu_3479_p1));

assign p_Val2_20_16_fu_3662_p2 = ($signed(p_Val2_19_16_fu_3656_p1) + $signed(tmp_31_16_cast_fu_3659_p1));

assign p_Val2_20_17_fu_3872_p2 = ($signed(p_Val2_19_17_fu_3866_p1) + $signed(tmp_31_17_cast_fu_3869_p1));

assign p_Val2_20_18_fu_3974_p2 = ($signed(p_Val2_19_18_fu_3968_p1) + $signed(tmp_31_18_cast_fu_3971_p1));

assign p_Val2_20_19_fu_4157_p2 = ($signed(p_Val2_19_19_fu_4151_p1) + $signed(tmp_31_19_cast_fu_4154_p1));

assign p_Val2_20_1_fu_1151_p2 = ($signed(p_Val2_19_1_fu_1145_p1) + $signed(tmp_31_1_cast_fu_1148_p1));

assign p_Val2_20_20_fu_4259_p2 = ($signed(p_Val2_19_20_fu_4253_p1) + $signed(tmp_31_20_cast_fu_4256_p1));

assign p_Val2_20_21_fu_4439_p2 = ($signed(p_Val2_19_21_fu_4433_p1) + $signed(tmp_31_21_cast_fu_4436_p1));

assign p_Val2_20_22_fu_4649_p2 = ($signed(p_Val2_19_22_fu_4643_p1) + $signed(tmp_31_22_cast_fu_4646_p1));

assign p_Val2_20_23_fu_4751_p2 = ($signed(p_Val2_19_23_fu_4745_p1) + $signed(tmp_31_23_cast_fu_4748_p1));

assign p_Val2_20_24_fu_4934_p2 = ($signed(p_Val2_19_24_fu_4928_p1) + $signed(tmp_31_24_cast_fu_4931_p1));

assign p_Val2_20_25_fu_5036_p2 = ($signed(p_Val2_19_25_fu_5030_p1) + $signed(tmp_31_25_cast_fu_5033_p1));

assign p_Val2_20_26_fu_5216_p2 = ($signed(p_Val2_19_26_fu_5210_p1) + $signed(tmp_31_26_cast_fu_5213_p1));

assign p_Val2_20_27_fu_5426_p2 = ($signed(p_Val2_19_27_fu_5420_p1) + $signed(tmp_31_27_cast_fu_5423_p1));

assign p_Val2_20_28_fu_5528_p2 = ($signed(p_Val2_19_28_fu_5522_p1) + $signed(tmp_31_28_cast_fu_5525_p1));

assign p_Val2_20_29_fu_5711_p2 = ($signed(p_Val2_19_29_fu_5705_p1) + $signed(tmp_31_29_cast_fu_5708_p1));

assign p_Val2_20_2_fu_1327_p2 = ($signed(p_Val2_19_2_fu_1321_p1) + $signed(tmp_31_2_cast_fu_1324_p1));

assign p_Val2_20_30_fu_5813_p2 = ($signed(p_Val2_19_30_fu_5807_p1) + $signed(tmp_31_30_cast_fu_5810_p1));

assign p_Val2_20_31_fu_6019_p2 = ($signed(p_Val2_19_31_fu_6013_p1) + $signed(tmp_31_31_cast_fu_6016_p1));

assign p_Val2_20_32_fu_6183_p2 = ($signed(p_Val2_19_32_fu_6177_p1) + $signed(tmp_31_32_cast_fu_6180_p1));

assign p_Val2_20_33_fu_6285_p2 = ($signed(p_Val2_19_33_fu_6279_p1) + $signed(tmp_31_33_cast_fu_6282_p1));

assign p_Val2_20_34_fu_6410_p2 = ($signed(p_Val2_19_34_fu_6404_p1) + $signed(tmp_31_34_cast_fu_6407_p1));

assign p_Val2_20_3_fu_1543_p2 = ($signed(p_Val2_19_3_fu_1537_p1) + $signed(tmp_31_3_cast_fu_1540_p1));

assign p_Val2_20_4_fu_1643_p2 = ($signed(p_Val2_19_4_fu_1637_p1) + $signed(tmp_31_4_cast_fu_1640_p1));

assign p_Val2_20_5_fu_1826_p2 = ($signed(p_Val2_19_5_fu_1820_p1) + $signed(tmp_31_5_cast_fu_1823_p1));

assign p_Val2_20_6_fu_1928_p2 = ($signed(p_Val2_19_6_fu_1922_p1) + $signed(tmp_31_6_cast_fu_1925_p1));

assign p_Val2_20_7_fu_2108_p2 = ($signed(p_Val2_19_7_fu_2102_p1) + $signed(tmp_31_7_cast_fu_2105_p1));

assign p_Val2_20_8_fu_2318_p2 = ($signed(p_Val2_19_8_fu_2312_p1) + $signed(tmp_31_8_cast_fu_2315_p1));

assign p_Val2_20_9_fu_2420_p2 = ($signed(p_Val2_19_9_fu_2414_p1) + $signed(tmp_31_9_cast_fu_2417_p1));

assign p_Val2_20_s_fu_2603_p2 = ($signed(p_Val2_19_s_fu_2597_p1) + $signed(tmp_31_cast_fu_2600_p1));

assign p_Val2_21_fu_875_p2 = (inner_state_V_6_cast_fu_863_p3 + tmp_cast_fu_871_p1);

assign p_Val2_26_cast_fu_881_p1 = $signed(p_Val2_21_fu_875_p2);

assign p_mux_10_fu_2855_p3 = ((brmerge20_10_fu_2837_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_10_fu_2813_p2);

assign p_mux_11_fu_3075_p3 = ((brmerge20_11_fu_3061_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_11_reg_6970);

assign p_mux_12_fu_3167_p3 = ((brmerge20_12_fu_3149_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_12_fu_3123_p2);

assign p_mux_13_fu_3352_p3 = ((brmerge20_13_fu_3338_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_13_reg_7033);

assign p_mux_14_fu_3452_p3 = ((brmerge20_14_fu_3434_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_14_fu_3408_p2);

assign p_mux_15_fu_3632_p3 = ((brmerge20_15_fu_3614_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_15_fu_3590_p2);

assign p_mux_16_fu_3852_p3 = ((brmerge20_16_fu_3838_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_16_reg_7124);

assign p_mux_17_fu_3944_p3 = ((brmerge20_17_fu_3926_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_17_fu_3900_p2);

assign p_mux_18_fu_4129_p3 = ((brmerge20_18_fu_4115_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_18_reg_7187);

assign p_mux_19_fu_4229_p3 = ((brmerge20_19_fu_4211_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_19_fu_4185_p2);

assign p_mux_1_fu_1299_p3 = ((brmerge20_1_fu_1285_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_1_reg_6629);

assign p_mux_20_fu_4409_p3 = ((brmerge20_20_fu_4391_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_20_fu_4367_p2);

assign p_mux_21_fu_4629_p3 = ((brmerge20_21_fu_4615_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_21_reg_7278);

assign p_mux_22_fu_4721_p3 = ((brmerge20_22_fu_4703_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_22_fu_4677_p2);

assign p_mux_23_fu_4906_p3 = ((brmerge20_23_fu_4892_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_23_reg_7341);

assign p_mux_24_fu_5006_p3 = ((brmerge20_24_fu_4988_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_24_fu_4962_p2);

assign p_mux_25_fu_5186_p3 = ((brmerge20_25_fu_5168_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_25_fu_5144_p2);

assign p_mux_26_fu_5406_p3 = ((brmerge20_26_fu_5392_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_26_reg_7432);

assign p_mux_27_fu_5498_p3 = ((brmerge20_27_fu_5480_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_27_fu_5454_p2);

assign p_mux_28_fu_5683_p3 = ((brmerge20_28_fu_5669_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_28_reg_7495);

assign p_mux_29_fu_5783_p3 = ((brmerge20_29_fu_5765_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_29_fu_5739_p2);

assign p_mux_2_fu_1399_p3 = ((brmerge20_2_fu_1381_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_2_fu_1355_p2);

assign p_mux_30_fu_5989_p3 = ((brmerge20_30_fu_5971_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_30_fu_5947_p2);

assign p_mux_31_fu_6163_p3 = ((brmerge20_31_fu_6149_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_31_reg_7601);

assign p_mux_32_fu_6255_p3 = ((brmerge20_32_fu_6237_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_32_fu_6211_p2);

assign p_mux_33_fu_6382_p3 = ((brmerge20_33_fu_6368_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_33_reg_7654);

assign p_mux_34_fu_6482_p3 = ((brmerge20_34_fu_6464_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_34_fu_6438_p2);

assign p_mux_3_fu_1613_p3 = ((brmerge20_3_fu_1595_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_3_fu_1570_p2);

assign p_mux_4_fu_1798_p3 = ((brmerge20_4_fu_1784_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_4_reg_6725);

assign p_mux_5_fu_1898_p3 = ((brmerge20_5_fu_1880_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_5_fu_1854_p2);

assign p_mux_6_fu_2078_p3 = ((brmerge20_6_fu_2060_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_6_fu_2036_p2);

assign p_mux_7_fu_2298_p3 = ((brmerge20_7_fu_2284_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_7_reg_6816);

assign p_mux_8_fu_2390_p3 = ((brmerge20_8_fu_2372_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_8_fu_2346_p2);

assign p_mux_9_fu_2575_p3 = ((brmerge20_9_fu_2561_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_9_reg_6879);

assign p_mux_fu_1121_p3 = ((brmerge_fu_1103_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_fu_1077_p2);

assign p_mux_s_fu_2675_p3 = ((brmerge20_s_fu_2657_p2[0:0] === 1'b1) ? 8'd127 : inner_state_V_7_s_fu_2631_p2);

assign p_s_38_fu_2683_p3 = ((underflow_s_fu_2651_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_s_fu_2631_p2);

assign p_s_fu_1129_p3 = ((underflow_fu_1097_p2[0:0] === 1'b1) ? 8'd128 : inner_state_V_7_fu_1077_p2);

assign p_shl1_cast_fu_845_p1 = tmp_26_fu_837_p3;

assign p_shl_cast_fu_833_p1 = tmp_24_fu_825_p3;

assign r_V_8_10_fu_2502_p0 = dense_1_weights_V_q1;

assign r_V_8_10_fu_2502_p1 = input_V_q1;

assign r_V_8_10_fu_2502_p2 = ($signed(r_V_8_10_fu_2502_p0) * $signed(r_V_8_10_fu_2502_p1));

assign r_V_8_11_fu_2719_p0 = dense_1_weights_V_q0;

assign r_V_8_11_fu_2719_p1 = input_V_q0;

assign r_V_8_11_fu_2719_p2 = ($signed(r_V_8_11_fu_2719_p0) * $signed(r_V_8_11_fu_2719_p1));

assign r_V_8_12_fu_2955_p0 = dense_1_weights_V_q0;

assign r_V_8_12_fu_2955_p1 = input_V_q1;

assign r_V_8_12_fu_2955_p2 = ($signed(r_V_8_12_fu_2955_p0) * $signed(r_V_8_12_fu_2955_p1));

assign r_V_8_13_fu_2987_p0 = dense_1_weights_V_q1;

assign r_V_8_13_fu_2987_p1 = input_V_q0;

assign r_V_8_13_fu_2987_p2 = ($signed(r_V_8_13_fu_2987_p0) * $signed(r_V_8_13_fu_2987_p1));

assign r_V_8_14_fu_3247_p0 = dense_1_weights_V_q0;

assign r_V_8_14_fu_3247_p1 = input_V_q1;

assign r_V_8_14_fu_3247_p2 = ($signed(r_V_8_14_fu_3247_p0) * $signed(r_V_8_14_fu_3247_p1));

assign r_V_8_15_fu_3279_p0 = dense_1_weights_V_q1;

assign r_V_8_15_fu_3279_p1 = input_V_q0;

assign r_V_8_15_fu_3279_p2 = ($signed(r_V_8_15_fu_3279_p0) * $signed(r_V_8_15_fu_3279_p1));

assign r_V_8_16_fu_3496_p0 = dense_1_weights_V_q0;

assign r_V_8_16_fu_3496_p1 = input_V_q1;

assign r_V_8_16_fu_3496_p2 = ($signed(r_V_8_16_fu_3496_p0) * $signed(r_V_8_16_fu_3496_p1));

assign r_V_8_17_fu_3732_p0 = dense_1_weights_V_q0;

assign r_V_8_17_fu_3732_p1 = input_V_q0;

assign r_V_8_17_fu_3732_p2 = ($signed(r_V_8_17_fu_3732_p0) * $signed(r_V_8_17_fu_3732_p1));

assign r_V_8_18_fu_3764_p0 = dense_1_weights_V_q1;

assign r_V_8_18_fu_3764_p1 = input_V_q1;

assign r_V_8_18_fu_3764_p2 = ($signed(r_V_8_18_fu_3764_p0) * $signed(r_V_8_18_fu_3764_p1));

assign r_V_8_19_fu_4024_p0 = dense_1_weights_V_q0;

assign r_V_8_19_fu_4024_p1 = input_V_q0;

assign r_V_8_19_fu_4024_p2 = ($signed(r_V_8_19_fu_4024_p0) * $signed(r_V_8_19_fu_4024_p1));

assign r_V_8_1_fu_994_p0 = dense_1_weights_V_q1;

assign r_V_8_1_fu_994_p1 = input_V_q1;

assign r_V_8_1_fu_994_p2 = ($signed(r_V_8_1_fu_994_p0) * $signed(r_V_8_1_fu_994_p1));

assign r_V_8_20_fu_4056_p0 = dense_1_weights_V_q1;

assign r_V_8_20_fu_4056_p1 = input_V_q1;

assign r_V_8_20_fu_4056_p2 = ($signed(r_V_8_20_fu_4056_p0) * $signed(r_V_8_20_fu_4056_p1));

assign r_V_8_21_fu_4273_p0 = dense_1_weights_V_q0;

assign r_V_8_21_fu_4273_p1 = input_V_q0;

assign r_V_8_21_fu_4273_p2 = ($signed(r_V_8_21_fu_4273_p0) * $signed(r_V_8_21_fu_4273_p1));

assign r_V_8_22_fu_4509_p0 = dense_1_weights_V_q0;

assign r_V_8_22_fu_4509_p1 = input_V_q1;

assign r_V_8_22_fu_4509_p2 = ($signed(r_V_8_22_fu_4509_p0) * $signed(r_V_8_22_fu_4509_p1));

assign r_V_8_23_fu_4541_p0 = dense_1_weights_V_q1;

assign r_V_8_23_fu_4541_p1 = input_V_q0;

assign r_V_8_23_fu_4541_p2 = ($signed(r_V_8_23_fu_4541_p0) * $signed(r_V_8_23_fu_4541_p1));

assign r_V_8_24_fu_4801_p0 = dense_1_weights_V_q0;

assign r_V_8_24_fu_4801_p1 = input_V_q1;

assign r_V_8_24_fu_4801_p2 = ($signed(r_V_8_24_fu_4801_p0) * $signed(r_V_8_24_fu_4801_p1));

assign r_V_8_25_fu_4833_p0 = dense_1_weights_V_q1;

assign r_V_8_25_fu_4833_p1 = input_V_q0;

assign r_V_8_25_fu_4833_p2 = ($signed(r_V_8_25_fu_4833_p0) * $signed(r_V_8_25_fu_4833_p1));

assign r_V_8_26_fu_5050_p0 = dense_1_weights_V_q0;

assign r_V_8_26_fu_5050_p1 = input_V_q1;

assign r_V_8_26_fu_5050_p2 = ($signed(r_V_8_26_fu_5050_p0) * $signed(r_V_8_26_fu_5050_p1));

assign r_V_8_27_fu_5286_p0 = dense_1_weights_V_q0;

assign r_V_8_27_fu_5286_p1 = input_V_q0;

assign r_V_8_27_fu_5286_p2 = ($signed(r_V_8_27_fu_5286_p0) * $signed(r_V_8_27_fu_5286_p1));

assign r_V_8_28_fu_5318_p0 = dense_1_weights_V_q1;

assign r_V_8_28_fu_5318_p1 = input_V_q1;

assign r_V_8_28_fu_5318_p2 = ($signed(r_V_8_28_fu_5318_p0) * $signed(r_V_8_28_fu_5318_p1));

assign r_V_8_29_fu_5578_p0 = dense_1_weights_V_q0;

assign r_V_8_29_fu_5578_p1 = input_V_q0;

assign r_V_8_29_fu_5578_p2 = ($signed(r_V_8_29_fu_5578_p0) * $signed(r_V_8_29_fu_5578_p1));

assign r_V_8_2_fu_1201_p0 = dense_1_weights_V_q0;

assign r_V_8_2_fu_1201_p1 = input_V_q0;

assign r_V_8_2_fu_1201_p2 = ($signed(r_V_8_2_fu_1201_p0) * $signed(r_V_8_2_fu_1201_p1));

assign r_V_8_30_fu_5610_p0 = dense_1_weights_V_q1;

assign r_V_8_30_fu_5610_p1 = input_V_q1;

assign r_V_8_30_fu_5610_p2 = ($signed(r_V_8_30_fu_5610_p0) * $signed(r_V_8_30_fu_5610_p1));

assign r_V_8_31_fu_5827_p0 = dense_1_weights_V_q0;

assign r_V_8_31_fu_5827_p1 = input_V_q0;

assign r_V_8_31_fu_5827_p2 = ($signed(r_V_8_31_fu_5827_p0) * $signed(r_V_8_31_fu_5827_p1));

assign r_V_8_32_fu_6089_p0 = dense_1_weights_V_q0;

assign r_V_8_32_fu_6089_p1 = input_V_q1;

assign r_V_8_32_fu_6089_p2 = ($signed(r_V_8_32_fu_6089_p0) * $signed(r_V_8_32_fu_6089_p1));

assign r_V_8_33_fu_6121_p0 = dense_1_weights_V_q1;

assign r_V_8_33_fu_6121_p1 = input_V_q0;

assign r_V_8_33_fu_6121_p2 = ($signed(r_V_8_33_fu_6121_p0) * $signed(r_V_8_33_fu_6121_p1));

assign r_V_8_34_fu_6334_p0 = dense_1_weights_V_lo_35_reg_7642;

assign r_V_8_34_fu_6334_p1 = input_V_q1;

assign r_V_8_34_fu_6334_p2 = ($signed(r_V_8_34_fu_6334_p0) * $signed(r_V_8_34_fu_6334_p1));

assign r_V_8_3_fu_1431_p0 = dense_1_weights_V_q0;

assign r_V_8_3_fu_1431_p1 = input_V_q1;

assign r_V_8_3_fu_1431_p2 = ($signed(r_V_8_3_fu_1431_p0) * $signed(r_V_8_3_fu_1431_p1));

assign r_V_8_4_fu_1463_p0 = dense_1_weights_V_q1;

assign r_V_8_4_fu_1463_p1 = input_V_q0;

assign r_V_8_4_fu_1463_p2 = ($signed(r_V_8_4_fu_1463_p0) * $signed(r_V_8_4_fu_1463_p1));

assign r_V_8_5_fu_1693_p0 = dense_1_weights_V_q0;

assign r_V_8_5_fu_1693_p1 = input_V_q1;

assign r_V_8_5_fu_1693_p2 = ($signed(r_V_8_5_fu_1693_p0) * $signed(r_V_8_5_fu_1693_p1));

assign r_V_8_6_fu_1725_p0 = dense_1_weights_V_q1;

assign r_V_8_6_fu_1725_p1 = input_V_q0;

assign r_V_8_6_fu_1725_p2 = ($signed(r_V_8_6_fu_1725_p0) * $signed(r_V_8_6_fu_1725_p1));

assign r_V_8_7_fu_1942_p0 = dense_1_weights_V_q0;

assign r_V_8_7_fu_1942_p1 = input_V_q1;

assign r_V_8_7_fu_1942_p2 = ($signed(r_V_8_7_fu_1942_p0) * $signed(r_V_8_7_fu_1942_p1));

assign r_V_8_8_fu_2178_p0 = dense_1_weights_V_q0;

assign r_V_8_8_fu_2178_p1 = input_V_q0;

assign r_V_8_8_fu_2178_p2 = ($signed(r_V_8_8_fu_2178_p0) * $signed(r_V_8_8_fu_2178_p1));

assign r_V_8_9_fu_2210_p0 = dense_1_weights_V_q1;

assign r_V_8_9_fu_2210_p1 = input_V_q1;

assign r_V_8_9_fu_2210_p2 = ($signed(r_V_8_9_fu_2210_p0) * $signed(r_V_8_9_fu_2210_p1));

assign r_V_8_fu_962_p0 = dense_1_weights_V_q0;

assign r_V_8_fu_962_p1 = input_V_q0;

assign r_V_8_fu_962_p2 = ($signed(r_V_8_fu_962_p0) * $signed(r_V_8_fu_962_p1));

assign r_V_8_s_fu_2470_p0 = dense_1_weights_V_q0;

assign r_V_8_s_fu_2470_p1 = input_V_q0;

assign r_V_8_s_fu_2470_p2 = ($signed(r_V_8_s_fu_2470_p0) * $signed(r_V_8_s_fu_2470_p1));

assign ret_V_10_fu_2799_p2 = ($signed(lhs_V_10_fu_2793_p1) + $signed(rhs_V_10_fu_2796_p1));

assign ret_V_11_fu_2899_p2 = ($signed(lhs_V_11_fu_2891_p1) + $signed(rhs_V_11_fu_2895_p1));

assign ret_V_12_fu_3109_p2 = ($signed(lhs_V_12_fu_3101_p1) + $signed(rhs_V_12_fu_3105_p1));

assign ret_V_13_fu_3211_p2 = ($signed(lhs_V_13_fu_3203_p1) + $signed(rhs_V_13_fu_3207_p1));

assign ret_V_14_fu_3394_p2 = ($signed(lhs_V_14_fu_3386_p1) + $signed(rhs_V_14_fu_3390_p1));

assign ret_V_15_fu_3576_p2 = ($signed(lhs_V_15_fu_3570_p1) + $signed(rhs_V_15_fu_3573_p1));

assign ret_V_16_fu_3676_p2 = ($signed(lhs_V_16_fu_3668_p1) + $signed(rhs_V_16_fu_3672_p1));

assign ret_V_17_fu_3886_p2 = ($signed(lhs_V_17_fu_3878_p1) + $signed(rhs_V_17_fu_3882_p1));

assign ret_V_18_fu_3988_p2 = ($signed(lhs_V_18_fu_3980_p1) + $signed(rhs_V_18_fu_3984_p1));

assign ret_V_19_fu_4171_p2 = ($signed(lhs_V_19_fu_4163_p1) + $signed(rhs_V_19_fu_4167_p1));

assign ret_V_1_fu_1165_p2 = ($signed(lhs_V_1_fu_1157_p1) + $signed(rhs_V_1_fu_1161_p1));

assign ret_V_20_fu_4353_p2 = ($signed(lhs_V_20_fu_4347_p1) + $signed(rhs_V_20_fu_4350_p1));

assign ret_V_21_fu_4453_p2 = ($signed(lhs_V_21_fu_4445_p1) + $signed(rhs_V_21_fu_4449_p1));

assign ret_V_22_fu_4663_p2 = ($signed(lhs_V_22_fu_4655_p1) + $signed(rhs_V_22_fu_4659_p1));

assign ret_V_23_fu_4765_p2 = ($signed(lhs_V_23_fu_4757_p1) + $signed(rhs_V_23_fu_4761_p1));

assign ret_V_24_fu_4948_p2 = ($signed(lhs_V_24_fu_4940_p1) + $signed(rhs_V_24_fu_4944_p1));

assign ret_V_25_fu_5130_p2 = ($signed(lhs_V_25_fu_5124_p1) + $signed(rhs_V_25_fu_5127_p1));

assign ret_V_26_fu_5230_p2 = ($signed(lhs_V_26_fu_5222_p1) + $signed(rhs_V_26_fu_5226_p1));

assign ret_V_27_fu_5440_p2 = ($signed(lhs_V_27_fu_5432_p1) + $signed(rhs_V_27_fu_5436_p1));

assign ret_V_28_fu_5542_p2 = ($signed(lhs_V_28_fu_5534_p1) + $signed(rhs_V_28_fu_5538_p1));

assign ret_V_29_fu_5725_p2 = ($signed(lhs_V_29_fu_5717_p1) + $signed(rhs_V_29_fu_5721_p1));

assign ret_V_2_fu_1341_p2 = ($signed(lhs_V_2_fu_1333_p1) + $signed(rhs_V_2_fu_1337_p1));

assign ret_V_30_fu_5933_p2 = ($signed(lhs_V_30_fu_5927_p1) + $signed(rhs_V_30_fu_5930_p1));

assign ret_V_31_fu_6033_p2 = ($signed(lhs_V_31_fu_6025_p1) + $signed(rhs_V_31_fu_6029_p1));

assign ret_V_32_fu_6197_p2 = ($signed(lhs_V_32_fu_6189_p1) + $signed(rhs_V_32_fu_6193_p1));

assign ret_V_33_fu_6299_p2 = ($signed(lhs_V_33_fu_6291_p1) + $signed(rhs_V_33_fu_6295_p1));

assign ret_V_34_fu_6424_p2 = ($signed(lhs_V_34_fu_6416_p1) + $signed(rhs_V_34_fu_6420_p1));

assign ret_V_3_fu_1556_p2 = ($signed(lhs_V_3_fu_1549_p1) + $signed(rhs_V_3_fu_1552_p1));

assign ret_V_4_fu_1657_p2 = ($signed(lhs_V_4_fu_1649_p1) + $signed(rhs_V_4_fu_1653_p1));

assign ret_V_5_fu_1840_p2 = ($signed(lhs_V_5_fu_1832_p1) + $signed(rhs_V_5_fu_1836_p1));

assign ret_V_6_fu_2022_p2 = ($signed(lhs_V_6_fu_2016_p1) + $signed(rhs_V_6_fu_2019_p1));

assign ret_V_7_fu_2122_p2 = ($signed(lhs_V_7_fu_2114_p1) + $signed(rhs_V_7_fu_2118_p1));

assign ret_V_8_fu_2332_p2 = ($signed(lhs_V_8_fu_2324_p1) + $signed(rhs_V_8_fu_2328_p1));

assign ret_V_9_fu_2434_p2 = ($signed(lhs_V_9_fu_2426_p1) + $signed(rhs_V_9_fu_2430_p1));

assign ret_V_fu_1063_p2 = ($signed(lhs_V_fu_1055_p1) + $signed(rhs_V_fu_1059_p1));

assign ret_V_s_fu_2617_p2 = ($signed(lhs_V_s_fu_2609_p1) + $signed(rhs_V_s_fu_2613_p1));

assign rhs_V_10_fu_2796_p1 = p_Val2_20_10_reg_6928;

assign rhs_V_11_fu_2895_p1 = p_Val2_20_11_fu_2885_p2;

assign rhs_V_12_fu_3105_p1 = p_Val2_20_12_fu_3095_p2;

assign rhs_V_13_fu_3207_p1 = p_Val2_20_13_fu_3197_p2;

assign rhs_V_14_fu_3390_p1 = p_Val2_20_14_fu_3380_p2;

assign rhs_V_15_fu_3573_p1 = p_Val2_20_15_reg_7082;

assign rhs_V_16_fu_3672_p1 = p_Val2_20_16_fu_3662_p2;

assign rhs_V_17_fu_3882_p1 = p_Val2_20_17_fu_3872_p2;

assign rhs_V_18_fu_3984_p1 = p_Val2_20_18_fu_3974_p2;

assign rhs_V_19_fu_4167_p1 = p_Val2_20_19_fu_4157_p2;

assign rhs_V_1_fu_1161_p1 = p_Val2_20_1_fu_1151_p2;

assign rhs_V_20_fu_4350_p1 = p_Val2_20_20_reg_7236;

assign rhs_V_21_fu_4449_p1 = p_Val2_20_21_fu_4439_p2;

assign rhs_V_22_fu_4659_p1 = p_Val2_20_22_fu_4649_p2;

assign rhs_V_23_fu_4761_p1 = p_Val2_20_23_fu_4751_p2;

assign rhs_V_24_fu_4944_p1 = p_Val2_20_24_fu_4934_p2;

assign rhs_V_25_fu_5127_p1 = p_Val2_20_25_reg_7390;

assign rhs_V_26_fu_5226_p1 = p_Val2_20_26_fu_5216_p2;

assign rhs_V_27_fu_5436_p1 = p_Val2_20_27_fu_5426_p2;

assign rhs_V_28_fu_5538_p1 = p_Val2_20_28_fu_5528_p2;

assign rhs_V_29_fu_5721_p1 = p_Val2_20_29_fu_5711_p2;

assign rhs_V_2_fu_1337_p1 = p_Val2_20_2_fu_1327_p2;

assign rhs_V_30_fu_5930_p1 = p_Val2_20_30_reg_7544;

assign rhs_V_31_fu_6029_p1 = p_Val2_20_31_fu_6019_p2;

assign rhs_V_32_fu_6193_p1 = p_Val2_20_32_fu_6183_p2;

assign rhs_V_33_fu_6295_p1 = p_Val2_20_33_fu_6285_p2;

assign rhs_V_34_fu_6420_p1 = p_Val2_20_34_fu_6410_p2;

assign rhs_V_3_fu_1552_p1 = p_Val2_20_3_fu_1543_p2;

assign rhs_V_4_fu_1653_p1 = p_Val2_20_4_fu_1643_p2;

assign rhs_V_5_fu_1836_p1 = p_Val2_20_5_fu_1826_p2;

assign rhs_V_6_fu_2019_p1 = p_Val2_20_6_reg_6774;

assign rhs_V_7_fu_2118_p1 = p_Val2_20_7_fu_2108_p2;

assign rhs_V_8_fu_2328_p1 = p_Val2_20_8_fu_2318_p2;

assign rhs_V_9_fu_2430_p1 = p_Val2_20_9_fu_2420_p2;

assign rhs_V_fu_1059_p1 = p_Val2_18_fu_1049_p2;

assign rhs_V_s_fu_2613_p1 = p_Val2_20_s_fu_2603_p2;

assign signbit_i_i_0_not_10_fu_2843_p2 = (tmp_131_fu_2805_p3 ^ 1'd1);

assign signbit_i_i_0_not_11_fu_3065_p2 = (tmp_134_reg_6964 ^ 1'd1);

assign signbit_i_i_0_not_12_fu_3155_p2 = (tmp_137_fu_3115_p3 ^ 1'd1);

assign signbit_i_i_0_not_13_fu_3342_p2 = (tmp_140_reg_7026 ^ 1'd1);

assign signbit_i_i_0_not_14_fu_3440_p2 = (tmp_143_fu_3400_p3 ^ 1'd1);

assign signbit_i_i_0_not_15_fu_3620_p2 = (tmp_146_fu_3582_p3 ^ 1'd1);

assign signbit_i_i_0_not_16_fu_3842_p2 = (tmp_149_reg_7118 ^ 1'd1);

assign signbit_i_i_0_not_17_fu_3932_p2 = (tmp_152_fu_3892_p3 ^ 1'd1);

assign signbit_i_i_0_not_18_fu_4119_p2 = (tmp_155_reg_7180 ^ 1'd1);

assign signbit_i_i_0_not_19_fu_4217_p2 = (tmp_158_fu_4177_p3 ^ 1'd1);

assign signbit_i_i_0_not_1_fu_1289_p2 = (tmp_101_reg_6622 ^ 1'd1);

assign signbit_i_i_0_not_20_fu_4397_p2 = (tmp_161_fu_4359_p3 ^ 1'd1);

assign signbit_i_i_0_not_21_fu_4619_p2 = (tmp_164_reg_7272 ^ 1'd1);

assign signbit_i_i_0_not_22_fu_4709_p2 = (tmp_167_fu_4669_p3 ^ 1'd1);

assign signbit_i_i_0_not_23_fu_4896_p2 = (tmp_170_reg_7334 ^ 1'd1);

assign signbit_i_i_0_not_24_fu_4994_p2 = (tmp_173_fu_4954_p3 ^ 1'd1);

assign signbit_i_i_0_not_25_fu_5174_p2 = (tmp_176_fu_5136_p3 ^ 1'd1);

assign signbit_i_i_0_not_26_fu_5396_p2 = (tmp_179_reg_7426 ^ 1'd1);

assign signbit_i_i_0_not_27_fu_5486_p2 = (tmp_182_fu_5446_p3 ^ 1'd1);

assign signbit_i_i_0_not_28_fu_5673_p2 = (tmp_185_reg_7488 ^ 1'd1);

assign signbit_i_i_0_not_29_fu_5771_p2 = (tmp_188_fu_5731_p3 ^ 1'd1);

assign signbit_i_i_0_not_2_fu_1387_p2 = (tmp_104_fu_1347_p3 ^ 1'd1);

assign signbit_i_i_0_not_30_fu_5977_p2 = (tmp_191_fu_5939_p3 ^ 1'd1);

assign signbit_i_i_0_not_31_fu_6153_p2 = (tmp_194_reg_7595 ^ 1'd1);

assign signbit_i_i_0_not_32_fu_6243_p2 = (tmp_197_fu_6203_p3 ^ 1'd1);

assign signbit_i_i_0_not_33_fu_6372_p2 = (tmp_200_reg_7647 ^ 1'd1);

assign signbit_i_i_0_not_34_fu_6470_p2 = (tmp_203_fu_6430_p3 ^ 1'd1);

assign signbit_i_i_0_not_3_fu_1601_p2 = (tmp_107_fu_1562_p3 ^ 1'd1);

assign signbit_i_i_0_not_4_fu_1788_p2 = (tmp_110_reg_6718 ^ 1'd1);

assign signbit_i_i_0_not_5_fu_1886_p2 = (tmp_113_fu_1846_p3 ^ 1'd1);

assign signbit_i_i_0_not_6_fu_2066_p2 = (tmp_116_fu_2028_p3 ^ 1'd1);

assign signbit_i_i_0_not_7_fu_2288_p2 = (tmp_119_reg_6810 ^ 1'd1);

assign signbit_i_i_0_not_8_fu_2378_p2 = (tmp_122_fu_2338_p3 ^ 1'd1);

assign signbit_i_i_0_not_9_fu_2565_p2 = (tmp_125_reg_6872 ^ 1'd1);

assign signbit_i_i_0_not_fu_1109_p2 = (tmp_95_fu_1069_p3 ^ 1'd1);

assign signbit_i_i_0_not_s_fu_2663_p2 = (tmp_128_fu_2623_p3 ^ 1'd1);

assign tmp_104_fu_1347_p3 = ret_V_2_fu_1341_p2[32'd8];

assign tmp_105_cast_fu_1046_p1 = tmp_93_reg_6597;

assign tmp_105_fu_1361_p3 = inner_state_V_7_2_fu_1355_p2[32'd7];

assign tmp_107_fu_1562_p3 = ret_V_3_fu_1556_p2[32'd8];

assign tmp_108_fu_1575_p3 = inner_state_V_7_3_fu_1570_p2[32'd7];

assign tmp_113_fu_1846_p3 = ret_V_5_fu_1840_p2[32'd8];

assign tmp_114_fu_1860_p3 = inner_state_V_7_5_fu_1854_p2[32'd7];

assign tmp_116_fu_2028_p3 = ret_V_6_fu_2022_p2[32'd8];

assign tmp_117_fu_2040_p3 = inner_state_V_7_6_fu_2036_p2[32'd7];

assign tmp_119_fu_2128_p3 = ret_V_7_fu_2122_p2[32'd8];

assign tmp_120_fu_2142_p3 = inner_state_V_7_7_fu_2136_p2[32'd7];

assign tmp_122_fu_2338_p3 = ret_V_8_fu_2332_p2[32'd8];

assign tmp_123_fu_2352_p3 = inner_state_V_7_8_fu_2346_p2[32'd7];

assign tmp_128_fu_2623_p3 = ret_V_s_fu_2617_p2[32'd8];

assign tmp_129_fu_2637_p3 = inner_state_V_7_s_fu_2631_p2[32'd7];

assign tmp_131_fu_2805_p3 = ret_V_10_fu_2799_p2[32'd8];

assign tmp_132_fu_2817_p3 = inner_state_V_7_10_fu_2813_p2[32'd7];

assign tmp_134_fu_2905_p3 = ret_V_11_fu_2899_p2[32'd8];

assign tmp_135_fu_2919_p3 = inner_state_V_7_11_fu_2913_p2[32'd7];

assign tmp_137_fu_3115_p3 = ret_V_12_fu_3109_p2[32'd8];

assign tmp_138_fu_3129_p3 = inner_state_V_7_12_fu_3123_p2[32'd7];

assign tmp_143_fu_3400_p3 = ret_V_14_fu_3394_p2[32'd8];

assign tmp_144_fu_3414_p3 = inner_state_V_7_14_fu_3408_p2[32'd7];

assign tmp_146_fu_3582_p3 = ret_V_15_fu_3576_p2[32'd8];

assign tmp_147_fu_3594_p3 = inner_state_V_7_15_fu_3590_p2[32'd7];

assign tmp_149_fu_3682_p3 = ret_V_16_fu_3676_p2[32'd8];

assign tmp_150_fu_3696_p3 = inner_state_V_7_16_fu_3690_p2[32'd7];

assign tmp_152_fu_3892_p3 = ret_V_17_fu_3886_p2[32'd8];

assign tmp_153_fu_3906_p3 = inner_state_V_7_17_fu_3900_p2[32'd7];

assign tmp_158_fu_4177_p3 = ret_V_19_fu_4171_p2[32'd8];

assign tmp_159_fu_4191_p3 = inner_state_V_7_19_fu_4185_p2[32'd7];

assign tmp_161_fu_4359_p3 = ret_V_20_fu_4353_p2[32'd8];

assign tmp_162_fu_4371_p3 = inner_state_V_7_20_fu_4367_p2[32'd7];

assign tmp_164_fu_4459_p3 = ret_V_21_fu_4453_p2[32'd8];

assign tmp_165_fu_4473_p3 = inner_state_V_7_21_fu_4467_p2[32'd7];

assign tmp_167_fu_4669_p3 = ret_V_22_fu_4663_p2[32'd8];

assign tmp_168_fu_4683_p3 = inner_state_V_7_22_fu_4677_p2[32'd7];

assign tmp_16_fu_939_p2 = (($signed(p_Val2_s_35_reg_786) > $signed(8'd0)) ? 1'b1 : 1'b0);

assign tmp_173_fu_4954_p3 = ret_V_24_fu_4948_p2[32'd8];

assign tmp_174_fu_4968_p3 = inner_state_V_7_24_fu_4962_p2[32'd7];

assign tmp_176_fu_5136_p3 = ret_V_25_fu_5130_p2[32'd8];

assign tmp_177_fu_5148_p3 = inner_state_V_7_25_fu_5144_p2[32'd7];

assign tmp_179_fu_5236_p3 = ret_V_26_fu_5230_p2[32'd8];

assign tmp_17_cast_fu_896_p1 = i_reg_796;

assign tmp_17_fu_891_p1 = i_reg_796;

assign tmp_180_fu_5250_p3 = inner_state_V_7_26_fu_5244_p2[32'd7];

assign tmp_182_fu_5446_p3 = ret_V_27_fu_5440_p2[32'd8];

assign tmp_183_fu_5460_p3 = inner_state_V_7_27_fu_5454_p2[32'd7];

assign tmp_188_fu_5731_p3 = ret_V_29_fu_5725_p2[32'd8];

assign tmp_189_fu_5745_p3 = inner_state_V_7_29_fu_5739_p2[32'd7];

assign tmp_191_fu_5939_p3 = ret_V_30_fu_5933_p2[32'd8];

assign tmp_192_fu_5951_p3 = inner_state_V_7_30_fu_5947_p2[32'd7];

assign tmp_194_fu_6039_p3 = ret_V_31_fu_6033_p2[32'd8];

assign tmp_195_fu_6053_p3 = inner_state_V_7_31_fu_6047_p2[32'd7];

assign tmp_197_fu_6203_p3 = ret_V_32_fu_6197_p2[32'd8];

assign tmp_198_fu_6217_p3 = inner_state_V_7_32_fu_6211_p2[32'd7];

assign tmp_203_fu_6430_p3 = ret_V_34_fu_6424_p2[32'd8];

assign tmp_204_fu_6444_p3 = inner_state_V_7_34_fu_6438_p2[32'd7];

assign tmp_20_fu_1091_p2 = (tmp_99_fu_1083_p3 ^ 1'd1);

assign tmp_24_fu_825_p3 = {{p_reg_774}, {9'd0}};

assign tmp_25_10_cast_fu_2270_p1 = i_4_10_fu_2259_p2;

assign tmp_25_10_fu_2265_p1 = i_4_10_fu_2259_p2;

assign tmp_25_11_cast_fu_2537_p1 = i_4_11_fu_2526_p2;

assign tmp_25_11_fu_2532_p1 = i_4_11_fu_2526_p2;

assign tmp_25_12_cast_fu_2754_p1 = i_4_12_fu_2743_p2;

assign tmp_25_12_fu_2749_p1 = i_4_12_fu_2743_p2;

assign tmp_25_13_cast_fu_2779_p1 = i_4_13_fu_2768_p2;

assign tmp_25_13_fu_2774_p1 = i_4_13_fu_2768_p2;

assign tmp_25_14_cast_fu_3022_p1 = i_4_14_fu_3011_p2;

assign tmp_25_14_fu_3017_p1 = i_4_14_fu_3011_p2;

assign tmp_25_15_cast_fu_3047_p1 = i_4_15_fu_3036_p2;

assign tmp_25_15_fu_3042_p1 = i_4_15_fu_3036_p2;

assign tmp_25_16_cast_fu_3314_p1 = i_4_16_fu_3303_p2;

assign tmp_25_16_fu_3309_p1 = i_4_16_fu_3303_p2;

assign tmp_25_17_cast_fu_3531_p1 = i_4_17_fu_3520_p2;

assign tmp_25_17_fu_3526_p1 = i_4_17_fu_3520_p2;

assign tmp_25_18_cast_fu_3556_p1 = i_4_18_fu_3545_p2;

assign tmp_25_18_fu_3551_p1 = i_4_18_fu_3545_p2;

assign tmp_25_19_cast_fu_3799_p1 = i_4_19_fu_3788_p2;

assign tmp_25_19_fu_3794_p1 = i_4_19_fu_3788_p2;

assign tmp_25_1_cast_fu_921_p1 = i_4_s_fu_910_p2;

assign tmp_25_1_fu_916_p1 = i_4_s_fu_910_p2;

assign tmp_25_20_cast_fu_3824_p1 = i_4_20_fu_3813_p2;

assign tmp_25_20_fu_3819_p1 = i_4_20_fu_3813_p2;

assign tmp_25_21_cast_fu_4091_p1 = i_4_21_fu_4080_p2;

assign tmp_25_21_fu_4086_p1 = i_4_21_fu_4080_p2;

assign tmp_25_22_cast_fu_4308_p1 = i_4_22_fu_4297_p2;

assign tmp_25_22_fu_4303_p1 = i_4_22_fu_4297_p2;

assign tmp_25_23_cast_fu_4333_p1 = i_4_23_fu_4322_p2;

assign tmp_25_23_fu_4328_p1 = i_4_23_fu_4322_p2;

assign tmp_25_24_cast_fu_4576_p1 = i_4_24_fu_4565_p2;

assign tmp_25_24_fu_4571_p1 = i_4_24_fu_4565_p2;

assign tmp_25_25_cast_fu_4601_p1 = i_4_25_fu_4590_p2;

assign tmp_25_25_fu_4596_p1 = i_4_25_fu_4590_p2;

assign tmp_25_26_cast_fu_4868_p1 = i_4_26_fu_4857_p2;

assign tmp_25_26_fu_4863_p1 = i_4_26_fu_4857_p2;

assign tmp_25_27_cast_fu_5085_p1 = i_4_27_fu_5074_p2;

assign tmp_25_27_fu_5080_p1 = i_4_27_fu_5074_p2;

assign tmp_25_28_cast_fu_5110_p1 = i_4_28_fu_5099_p2;

assign tmp_25_28_fu_5105_p1 = i_4_28_fu_5099_p2;

assign tmp_25_29_cast_fu_5353_p1 = i_4_29_fu_5342_p2;

assign tmp_25_29_fu_5348_p1 = i_4_29_fu_5342_p2;

assign tmp_25_2_cast_fu_1029_p1 = i_4_1_fu_1018_p2;

assign tmp_25_2_fu_1024_p1 = i_4_1_fu_1018_p2;

assign tmp_25_30_cast_fu_5378_p1 = i_4_30_fu_5367_p2;

assign tmp_25_30_fu_5373_p1 = i_4_30_fu_5367_p2;

assign tmp_25_31_cast_fu_5645_p1 = i_4_31_fu_5634_p2;

assign tmp_25_31_fu_5640_p1 = i_4_31_fu_5634_p2;

assign tmp_25_32_cast_fu_5862_p1 = i_4_32_fu_5851_p2;

assign tmp_25_32_fu_5857_p1 = i_4_32_fu_5851_p2;

assign tmp_25_33_cast_fu_5887_p1 = i_4_33_fu_5876_p2;

assign tmp_25_33_fu_5882_p1 = i_4_33_fu_5876_p2;

assign tmp_25_34_cast_fu_5907_p1 = i_4_34_fu_5901_p2;

assign tmp_25_34_fu_6145_p1 = i_4_34_reg_7580;

assign tmp_25_3_cast_fu_1236_p1 = i_4_2_fu_1225_p2;

assign tmp_25_3_fu_1231_p1 = i_4_2_fu_1225_p2;

assign tmp_25_4_cast_fu_1261_p1 = i_4_3_fu_1250_p2;

assign tmp_25_4_fu_1256_p1 = i_4_3_fu_1250_p2;

assign tmp_25_5_cast_fu_1498_p1 = i_4_4_fu_1487_p2;

assign tmp_25_5_fu_1493_p1 = i_4_4_fu_1487_p2;

assign tmp_25_6_cast_fu_1523_p1 = i_4_5_fu_1512_p2;

assign tmp_25_6_fu_1518_p1 = i_4_5_fu_1512_p2;

assign tmp_25_7_cast_fu_1760_p1 = i_4_6_fu_1749_p2;

assign tmp_25_7_fu_1755_p1 = i_4_6_fu_1749_p2;

assign tmp_25_8_cast_fu_1977_p1 = i_4_7_fu_1966_p2;

assign tmp_25_8_fu_1972_p1 = i_4_7_fu_1966_p2;

assign tmp_25_9_cast_fu_2002_p1 = i_4_8_fu_1991_p2;

assign tmp_25_9_fu_1997_p1 = i_4_8_fu_1991_p2;

assign tmp_25_cast_fu_2245_p1 = i_4_9_fu_2234_p2;

assign tmp_25_s_fu_2240_p1 = i_4_9_fu_2234_p2;

assign tmp_26_fu_837_p3 = {{p_reg_774}, {6'd0}};

assign tmp_28_fu_849_p2 = (p_shl1_cast_fu_845_p1 + p_shl_cast_fu_833_p1);

assign tmp_30_cast_fu_905_p1 = tmp_30_fu_900_p2;

assign tmp_30_fu_900_p2 = (tmp_28_reg_6524 + tmp_17_cast_fu_896_p1);

assign tmp_31_10_cast_fu_2702_p1 = tmp_130_reg_6907;

assign tmp_31_11_cast_fu_2882_p1 = tmp_133_reg_6939;

assign tmp_31_12_cast_fu_3092_p1 = tmp_136_reg_6991;

assign tmp_31_13_cast_fu_3194_p1 = tmp_139_reg_7001;

assign tmp_31_14_cast_fu_3377_p1 = tmp_142_reg_7051;

assign tmp_31_15_cast_fu_3479_p1 = tmp_145_reg_7061;

assign tmp_31_16_cast_fu_3659_p1 = tmp_148_reg_7093;

assign tmp_31_17_cast_fu_3869_p1 = tmp_151_reg_7145;

assign tmp_31_18_cast_fu_3971_p1 = tmp_154_reg_7155;

assign tmp_31_19_cast_fu_4154_p1 = tmp_157_reg_7205;

assign tmp_31_1_cast_fu_1148_p1 = tmp_100_reg_6607;

assign tmp_31_20_cast_fu_4256_p1 = tmp_160_reg_7215;

assign tmp_31_21_cast_fu_4436_p1 = tmp_163_reg_7247;

assign tmp_31_22_cast_fu_4646_p1 = tmp_166_reg_7299;

assign tmp_31_23_cast_fu_4748_p1 = tmp_169_reg_7309;

assign tmp_31_24_cast_fu_4931_p1 = tmp_172_reg_7359;

assign tmp_31_25_cast_fu_5033_p1 = tmp_175_reg_7369;

assign tmp_31_26_cast_fu_5213_p1 = tmp_178_reg_7401;

assign tmp_31_27_cast_fu_5423_p1 = tmp_181_reg_7453;

assign tmp_31_28_cast_fu_5525_p1 = tmp_184_reg_7463;

assign tmp_31_29_cast_fu_5708_p1 = tmp_187_reg_7513;

assign tmp_31_2_cast_fu_1324_p1 = tmp_103_reg_6647;

assign tmp_31_30_cast_fu_5810_p1 = tmp_190_reg_7523;

assign tmp_31_31_cast_fu_6016_p1 = tmp_193_reg_7555;

assign tmp_31_32_cast_fu_6180_p1 = tmp_196_reg_7622;

assign tmp_31_33_cast_fu_6282_p1 = tmp_199_reg_7632;

assign tmp_31_34_cast_fu_6407_p1 = tmp_202_reg_7672;

assign tmp_31_3_cast_fu_1540_p1 = tmp_106_reg_6683;

assign tmp_31_4_cast_fu_1640_p1 = tmp_109_reg_6693;

assign tmp_31_5_cast_fu_1823_p1 = tmp_112_reg_6743;

assign tmp_31_6_cast_fu_1925_p1 = tmp_115_reg_6753;

assign tmp_31_7_cast_fu_2105_p1 = tmp_118_reg_6785;

assign tmp_31_8_cast_fu_2315_p1 = tmp_121_reg_6837;

assign tmp_31_9_cast_fu_2417_p1 = tmp_124_reg_6847;

assign tmp_31_cast_fu_2600_p1 = tmp_127_reg_6897;

assign tmp_32_cast_fu_930_p1 = tmp_32_fu_925_p2;

assign tmp_32_fu_925_p2 = (tmp_28_reg_6524 + tmp_25_1_cast_fu_921_p1);

assign tmp_33_10_fu_2825_p2 = (tmp_132_fu_2817_p3 ^ 1'd1);

assign tmp_33_11_fu_2927_p2 = (tmp_135_fu_2919_p3 ^ 1'd1);

assign tmp_33_12_fu_3137_p2 = (tmp_138_fu_3129_p3 ^ 1'd1);

assign tmp_33_13_fu_3328_p2 = (tmp_141_reg_7039 ^ 1'd1);

assign tmp_33_14_fu_3422_p2 = (tmp_144_fu_3414_p3 ^ 1'd1);

assign tmp_33_15_fu_3602_p2 = (tmp_147_fu_3594_p3 ^ 1'd1);

assign tmp_33_16_fu_3704_p2 = (tmp_150_fu_3696_p3 ^ 1'd1);

assign tmp_33_17_fu_3914_p2 = (tmp_153_fu_3906_p3 ^ 1'd1);

assign tmp_33_18_fu_4105_p2 = (tmp_156_reg_7193 ^ 1'd1);

assign tmp_33_19_fu_4199_p2 = (tmp_159_fu_4191_p3 ^ 1'd1);

assign tmp_33_1_fu_1275_p2 = (tmp_102_reg_6635 ^ 1'd1);

assign tmp_33_20_fu_4379_p2 = (tmp_162_fu_4371_p3 ^ 1'd1);

assign tmp_33_21_fu_4481_p2 = (tmp_165_fu_4473_p3 ^ 1'd1);

assign tmp_33_22_fu_4691_p2 = (tmp_168_fu_4683_p3 ^ 1'd1);

assign tmp_33_23_fu_4882_p2 = (tmp_171_reg_7347 ^ 1'd1);

assign tmp_33_24_fu_4976_p2 = (tmp_174_fu_4968_p3 ^ 1'd1);

assign tmp_33_25_fu_5156_p2 = (tmp_177_fu_5148_p3 ^ 1'd1);

assign tmp_33_26_fu_5258_p2 = (tmp_180_fu_5250_p3 ^ 1'd1);

assign tmp_33_27_fu_5468_p2 = (tmp_183_fu_5460_p3 ^ 1'd1);

assign tmp_33_28_fu_5659_p2 = (tmp_186_reg_7501 ^ 1'd1);

assign tmp_33_29_fu_5753_p2 = (tmp_189_fu_5745_p3 ^ 1'd1);

assign tmp_33_2_fu_1369_p2 = (tmp_105_fu_1361_p3 ^ 1'd1);

assign tmp_33_30_fu_5959_p2 = (tmp_192_fu_5951_p3 ^ 1'd1);

assign tmp_33_31_fu_6061_p2 = (tmp_195_fu_6053_p3 ^ 1'd1);

assign tmp_33_32_fu_6225_p2 = (tmp_198_fu_6217_p3 ^ 1'd1);

assign tmp_33_33_fu_6358_p2 = (tmp_201_reg_7660 ^ 1'd1);

assign tmp_33_34_fu_6452_p2 = (tmp_204_fu_6444_p3 ^ 1'd1);

assign tmp_33_3_fu_1583_p2 = (tmp_108_fu_1575_p3 ^ 1'd1);

assign tmp_33_4_fu_1774_p2 = (tmp_111_reg_6731 ^ 1'd1);

assign tmp_33_5_fu_1868_p2 = (tmp_114_fu_1860_p3 ^ 1'd1);

assign tmp_33_6_fu_2048_p2 = (tmp_117_fu_2040_p3 ^ 1'd1);

assign tmp_33_7_fu_2150_p2 = (tmp_120_fu_2142_p3 ^ 1'd1);

assign tmp_33_8_fu_2360_p2 = (tmp_123_fu_2352_p3 ^ 1'd1);

assign tmp_33_9_fu_2551_p2 = (tmp_126_reg_6885 ^ 1'd1);

assign tmp_33_s_fu_2645_p2 = (tmp_129_fu_2637_p3 ^ 1'd1);

assign tmp_34_cast_fu_1038_p1 = tmp_34_fu_1033_p2;

assign tmp_34_fu_1033_p2 = (tmp_28_reg_6524 + tmp_25_2_cast_fu_1029_p1);

assign tmp_36_cast_fu_1245_p1 = tmp_36_fu_1240_p2;

assign tmp_36_fu_1240_p2 = (tmp_28_reg_6524 + tmp_25_3_cast_fu_1236_p1);

assign tmp_38_cast_fu_1270_p1 = tmp_38_fu_1265_p2;

assign tmp_38_fu_1265_p2 = (tmp_28_reg_6524 + tmp_25_4_cast_fu_1261_p1);

assign tmp_40_cast_fu_1507_p1 = tmp_40_fu_1502_p2;

assign tmp_40_fu_1502_p2 = (tmp_28_reg_6524 + tmp_25_5_cast_fu_1498_p1);

assign tmp_42_cast_fu_1532_p1 = tmp_42_fu_1527_p2;

assign tmp_42_fu_1527_p2 = (tmp_28_reg_6524 + tmp_25_6_cast_fu_1523_p1);

assign tmp_44_cast_fu_1769_p1 = tmp_44_fu_1764_p2;

assign tmp_44_fu_1764_p2 = (tmp_28_reg_6524 + tmp_25_7_cast_fu_1760_p1);

assign tmp_46_cast_fu_1986_p1 = tmp_46_fu_1981_p2;

assign tmp_46_fu_1981_p2 = (tmp_28_reg_6524 + tmp_25_8_cast_fu_1977_p1);

assign tmp_48_cast_fu_2011_p1 = tmp_48_fu_2006_p2;

assign tmp_48_fu_2006_p2 = (tmp_28_reg_6524 + tmp_25_9_cast_fu_2002_p1);

assign tmp_50_cast_fu_2254_p1 = tmp_50_fu_2249_p2;

assign tmp_50_fu_2249_p2 = (tmp_28_reg_6524 + tmp_25_cast_fu_2245_p1);

assign tmp_52_cast_fu_2279_p1 = tmp_52_fu_2274_p2;

assign tmp_52_fu_2274_p2 = (tmp_28_reg_6524 + tmp_25_10_cast_fu_2270_p1);

assign tmp_54_cast_fu_2546_p1 = tmp_54_fu_2541_p2;

assign tmp_54_fu_2541_p2 = (tmp_28_reg_6524 + tmp_25_11_cast_fu_2537_p1);

assign tmp_56_cast_fu_2763_p1 = tmp_56_fu_2758_p2;

assign tmp_56_fu_2758_p2 = (tmp_28_reg_6524 + tmp_25_12_cast_fu_2754_p1);

assign tmp_58_cast_fu_2788_p1 = tmp_58_fu_2783_p2;

assign tmp_58_fu_2783_p2 = (tmp_28_reg_6524 + tmp_25_13_cast_fu_2779_p1);

assign tmp_60_cast_fu_3031_p1 = tmp_60_fu_3026_p2;

assign tmp_60_fu_3026_p2 = (tmp_28_reg_6524 + tmp_25_14_cast_fu_3022_p1);

assign tmp_62_cast_fu_3056_p1 = tmp_62_fu_3051_p2;

assign tmp_62_fu_3051_p2 = (tmp_28_reg_6524 + tmp_25_15_cast_fu_3047_p1);

assign tmp_64_cast_fu_3323_p1 = tmp_64_fu_3318_p2;

assign tmp_64_fu_3318_p2 = (tmp_28_reg_6524 + tmp_25_16_cast_fu_3314_p1);

assign tmp_66_cast_fu_3540_p1 = tmp_66_fu_3535_p2;

assign tmp_66_fu_3535_p2 = (tmp_28_reg_6524 + tmp_25_17_cast_fu_3531_p1);

assign tmp_68_cast_fu_3565_p1 = tmp_68_fu_3560_p2;

assign tmp_68_fu_3560_p2 = (tmp_28_reg_6524 + tmp_25_18_cast_fu_3556_p1);

assign tmp_70_cast_fu_3808_p1 = tmp_70_fu_3803_p2;

assign tmp_70_fu_3803_p2 = (tmp_28_reg_6524 + tmp_25_19_cast_fu_3799_p1);

assign tmp_72_cast_fu_3833_p1 = tmp_72_fu_3828_p2;

assign tmp_72_fu_3828_p2 = (tmp_28_reg_6524 + tmp_25_20_cast_fu_3824_p1);

assign tmp_74_cast_fu_4100_p1 = tmp_74_fu_4095_p2;

assign tmp_74_fu_4095_p2 = (tmp_28_reg_6524 + tmp_25_21_cast_fu_4091_p1);

assign tmp_76_cast_fu_4317_p1 = tmp_76_fu_4312_p2;

assign tmp_76_fu_4312_p2 = (tmp_28_reg_6524 + tmp_25_22_cast_fu_4308_p1);

assign tmp_78_cast_fu_4342_p1 = tmp_78_fu_4337_p2;

assign tmp_78_fu_4337_p2 = (tmp_28_reg_6524 + tmp_25_23_cast_fu_4333_p1);

assign tmp_80_cast_fu_4585_p1 = tmp_80_fu_4580_p2;

assign tmp_80_fu_4580_p2 = (tmp_28_reg_6524 + tmp_25_24_cast_fu_4576_p1);

assign tmp_82_cast_fu_4610_p1 = tmp_82_fu_4605_p2;

assign tmp_82_fu_4605_p2 = (tmp_28_reg_6524 + tmp_25_25_cast_fu_4601_p1);

assign tmp_84_cast_fu_4877_p1 = tmp_84_fu_4872_p2;

assign tmp_84_fu_4872_p2 = (tmp_28_reg_6524 + tmp_25_26_cast_fu_4868_p1);

assign tmp_86_cast_fu_5094_p1 = tmp_86_fu_5089_p2;

assign tmp_86_fu_5089_p2 = (tmp_28_reg_6524 + tmp_25_27_cast_fu_5085_p1);

assign tmp_88_cast_fu_5119_p1 = tmp_88_fu_5114_p2;

assign tmp_88_fu_5114_p2 = (tmp_28_reg_6524 + tmp_25_28_cast_fu_5110_p1);

assign tmp_89_fu_855_p3 = dense_1_biases_V_q0[32'd1];

assign tmp_90_cast_fu_5362_p1 = tmp_90_fu_5357_p2;

assign tmp_90_fu_5357_p2 = (tmp_28_reg_6524 + tmp_25_29_cast_fu_5353_p1);

assign tmp_91_fu_935_p1 = p_Val2_s_35_reg_786[6:0];

assign tmp_92_cast_fu_5387_p1 = tmp_92_fu_5382_p2;

assign tmp_92_fu_5382_p2 = (tmp_28_reg_6524 + tmp_25_30_cast_fu_5378_p1);

assign tmp_94_cast_fu_5654_p1 = tmp_94_fu_5649_p2;

assign tmp_94_fu_5649_p2 = (tmp_28_reg_6524 + tmp_25_31_cast_fu_5645_p1);

assign tmp_95_fu_1069_p3 = ret_V_fu_1063_p2[32'd8];

assign tmp_96_cast_fu_5871_p1 = tmp_96_fu_5866_p2;

assign tmp_96_fu_5866_p2 = (tmp_28_reg_6524 + tmp_25_32_cast_fu_5862_p1);

assign tmp_97_cast_fu_5896_p1 = tmp_97_fu_5891_p2;

assign tmp_97_fu_5891_p2 = (tmp_28_reg_6524 + tmp_25_33_cast_fu_5887_p1);

assign tmp_98_cast_fu_5916_p1 = tmp_98_fu_5911_p2;

assign tmp_98_fu_5911_p2 = (tmp_28_reg_6524 + tmp_25_34_cast_fu_5907_p1);

assign tmp_99_fu_1083_p3 = inner_state_V_7_fu_1077_p2[32'd7];

assign tmp_cast_fu_871_p1 = tmp_89_fu_855_p3;

assign tmp_fu_820_p1 = p_reg_774;

assign underflow_10_fu_2831_p2 = (tmp_33_10_fu_2825_p2 & tmp_131_fu_2805_p3);

assign underflow_11_fu_2933_p2 = (tmp_33_11_fu_2927_p2 & tmp_134_fu_2905_p3);

assign underflow_12_fu_3143_p2 = (tmp_33_12_fu_3137_p2 & tmp_137_fu_3115_p3);

assign underflow_13_fu_3333_p2 = (tmp_33_13_fu_3328_p2 & tmp_140_reg_7026);

assign underflow_14_fu_3428_p2 = (tmp_33_14_fu_3422_p2 & tmp_143_fu_3400_p3);

assign underflow_15_fu_3608_p2 = (tmp_33_15_fu_3602_p2 & tmp_146_fu_3582_p3);

assign underflow_16_fu_3710_p2 = (tmp_33_16_fu_3704_p2 & tmp_149_fu_3682_p3);

assign underflow_17_fu_3920_p2 = (tmp_33_17_fu_3914_p2 & tmp_152_fu_3892_p3);

assign underflow_18_fu_4110_p2 = (tmp_33_18_fu_4105_p2 & tmp_155_reg_7180);

assign underflow_19_fu_4205_p2 = (tmp_33_19_fu_4199_p2 & tmp_158_fu_4177_p3);

assign underflow_1_fu_1280_p2 = (tmp_33_1_fu_1275_p2 & tmp_101_reg_6622);

assign underflow_20_fu_4385_p2 = (tmp_33_20_fu_4379_p2 & tmp_161_fu_4359_p3);

assign underflow_21_fu_4487_p2 = (tmp_33_21_fu_4481_p2 & tmp_164_fu_4459_p3);

assign underflow_22_fu_4697_p2 = (tmp_33_22_fu_4691_p2 & tmp_167_fu_4669_p3);

assign underflow_23_fu_4887_p2 = (tmp_33_23_fu_4882_p2 & tmp_170_reg_7334);

assign underflow_24_fu_4982_p2 = (tmp_33_24_fu_4976_p2 & tmp_173_fu_4954_p3);

assign underflow_25_fu_5162_p2 = (tmp_33_25_fu_5156_p2 & tmp_176_fu_5136_p3);

assign underflow_26_fu_5264_p2 = (tmp_33_26_fu_5258_p2 & tmp_179_fu_5236_p3);

assign underflow_27_fu_5474_p2 = (tmp_33_27_fu_5468_p2 & tmp_182_fu_5446_p3);

assign underflow_28_fu_5664_p2 = (tmp_33_28_fu_5659_p2 & tmp_185_reg_7488);

assign underflow_29_fu_5759_p2 = (tmp_33_29_fu_5753_p2 & tmp_188_fu_5731_p3);

assign underflow_2_fu_1375_p2 = (tmp_33_2_fu_1369_p2 & tmp_104_fu_1347_p3);

assign underflow_30_fu_5965_p2 = (tmp_33_30_fu_5959_p2 & tmp_191_fu_5939_p3);

assign underflow_31_fu_6067_p2 = (tmp_33_31_fu_6061_p2 & tmp_194_fu_6039_p3);

assign underflow_32_fu_6231_p2 = (tmp_33_32_fu_6225_p2 & tmp_197_fu_6203_p3);

assign underflow_33_fu_6363_p2 = (tmp_33_33_fu_6358_p2 & tmp_200_reg_7647);

assign underflow_34_fu_6458_p2 = (tmp_33_34_fu_6452_p2 & tmp_203_fu_6430_p3);

assign underflow_3_fu_1589_p2 = (tmp_33_3_fu_1583_p2 & tmp_107_fu_1562_p3);

assign underflow_4_fu_1779_p2 = (tmp_33_4_fu_1774_p2 & tmp_110_reg_6718);

assign underflow_5_fu_1874_p2 = (tmp_33_5_fu_1868_p2 & tmp_113_fu_1846_p3);

assign underflow_6_fu_2054_p2 = (tmp_33_6_fu_2048_p2 & tmp_116_fu_2028_p3);

assign underflow_7_fu_2156_p2 = (tmp_33_7_fu_2150_p2 & tmp_119_fu_2128_p3);

assign underflow_8_fu_2366_p2 = (tmp_33_8_fu_2360_p2 & tmp_122_fu_2338_p3);

assign underflow_9_fu_2556_p2 = (tmp_33_9_fu_2551_p2 & tmp_125_reg_6872);

assign underflow_fu_1097_p2 = (tmp_95_fu_1069_p3 & tmp_20_fu_1091_p2);

assign underflow_s_fu_2651_p2 = (tmp_33_s_fu_2645_p2 & tmp_128_fu_2623_p3);

always @ (posedge ap_clk) begin
    tmp_reg_6514[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    tmp_28_reg_6524[5:0] <= 6'b000000;
end

endmodule //dense_layer1
