{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1648583674390 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1648583674390 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sigma-processor 10M16SAU169C8G " "Selected device 10M16SAU169C8G for design \"sigma-processor\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1648583674393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648583674424 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1648583674424 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1648583674524 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1648583674528 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1648583674560 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8G " "Device 10M08SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648583674561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAU169C8GES " "Device 10M08SAU169C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648583674561 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAU169C8G " "Device 10M04SAU169C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1648583674561 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1648583674561 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ G1 " "Pin ~ALTERA_TMS~ is reserved at location G1" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ F5 " "Pin ~ALTERA_TDI~ is reserved at location F5" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ F6 " "Pin ~ALTERA_TDO~ is reserved at location F6" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ D7 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location D7" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ E7 " "Pin ~ALTERA_nCONFIG~ is reserved at location E7" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ C4 " "Pin ~ALTERA_nSTATUS~ is reserved at location C4" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ C5 " "Pin ~ALTERA_CONF_DONE~ is reserved at location C5" {  } { { "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1648583674564 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1648583674564 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648583674564 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648583674564 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648583674564 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1648583674564 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1648583674565 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "102 102 " "No exact pin location assignment(s) for 102 pins of 102 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1648583674664 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sigma-processor.sdc " "Synopsys Design Constraints File file not found: 'sigma-processor.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1648583674999 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1648583674999 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~4\|combout " "Node \"sPC_BRANCH\[1\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~2\|datac " "Node \"sPC_BRANCH\[1\]~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~2\|combout " "Node \"sPC_BRANCH\[1\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~3\|datad " "Node \"sPC_BRANCH\[1\]~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~3\|combout " "Node \"sPC_BRANCH\[1\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[1\]~4\|datac " "Node \"sPC_BRANCH\[1\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675000 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~1\|combout " "Node \"sPC_BRANCH\[0\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~0\|dataa " "Node \"sPC_BRANCH\[0\]~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~0\|combout " "Node \"sPC_BRANCH\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[0\]~1\|datad " "Node \"sPC_BRANCH\[0\]~1\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675000 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[31\]~96\|combout " "Node \"sPC_NEXT\[31\]~96\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[31\]~63\|dataa " "Node \"sPC_BRANCH\[31\]~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[31\]~63\|combout " "Node \"sPC_BRANCH\[31\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[31\]~96\|datad " "Node \"sPC_NEXT\[31\]~96\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675000 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675000 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[30\]~61\|combout " "Node \"sPC_BRANCH\[30\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~92\|datab " "Node \"sPC_NEXT\[30\]~92\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~92\|combout " "Node \"sPC_NEXT\[30\]~92\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~94\|datab " "Node \"sPC_NEXT\[30\]~94\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[30\]~94\|combout " "Node \"sPC_NEXT\[30\]~94\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[30\]~61\|datab " "Node \"sPC_BRANCH\[30\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~90\|combout " "Node \"sPC_NEXT\[29\]~90\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[29\]~59\|dataa " "Node \"sPC_BRANCH\[29\]~59\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[29\]~59\|combout " "Node \"sPC_BRANCH\[29\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~88\|datab " "Node \"sPC_NEXT\[29\]~88\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~88\|combout " "Node \"sPC_NEXT\[29\]~88\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[29\]~90\|dataa " "Node \"sPC_NEXT\[29\]~90\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~87\|combout " "Node \"sPC_NEXT\[28\]~87\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[28\]~57\|dataa " "Node \"sPC_BRANCH\[28\]~57\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[28\]~57\|combout " "Node \"sPC_BRANCH\[28\]~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~85\|datab " "Node \"sPC_NEXT\[28\]~85\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~85\|combout " "Node \"sPC_NEXT\[28\]~85\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[28\]~87\|dataa " "Node \"sPC_NEXT\[28\]~87\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~84\|combout " "Node \"sPC_NEXT\[27\]~84\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[27\]~55\|dataa " "Node \"sPC_BRANCH\[27\]~55\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[27\]~55\|combout " "Node \"sPC_BRANCH\[27\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~82\|datab " "Node \"sPC_NEXT\[27\]~82\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~82\|combout " "Node \"sPC_NEXT\[27\]~82\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[27\]~84\|dataa " "Node \"sPC_NEXT\[27\]~84\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~81\|combout " "Node \"sPC_NEXT\[26\]~81\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[26\]~53\|dataa " "Node \"sPC_BRANCH\[26\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[26\]~53\|combout " "Node \"sPC_BRANCH\[26\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~80\|datad " "Node \"sPC_NEXT\[26\]~80\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~80\|combout " "Node \"sPC_NEXT\[26\]~80\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[26\]~81\|dataa " "Node \"sPC_NEXT\[26\]~81\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~79\|combout " "Node \"sPC_NEXT\[25\]~79\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[25\]~51\|dataa " "Node \"sPC_BRANCH\[25\]~51\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[25\]~51\|combout " "Node \"sPC_BRANCH\[25\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~77\|datab " "Node \"sPC_NEXT\[25\]~77\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~77\|combout " "Node \"sPC_NEXT\[25\]~77\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[25\]~79\|dataa " "Node \"sPC_NEXT\[25\]~79\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~76\|combout " "Node \"sPC_NEXT\[24\]~76\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[24\]~49\|dataa " "Node \"sPC_BRANCH\[24\]~49\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[24\]~49\|combout " "Node \"sPC_BRANCH\[24\]~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~75\|datad " "Node \"sPC_NEXT\[24\]~75\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~75\|combout " "Node \"sPC_NEXT\[24\]~75\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[24\]~76\|dataa " "Node \"sPC_NEXT\[24\]~76\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~74\|combout " "Node \"sPC_NEXT\[23\]~74\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[23\]~47\|dataa " "Node \"sPC_BRANCH\[23\]~47\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[23\]~47\|combout " "Node \"sPC_BRANCH\[23\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~72\|datab " "Node \"sPC_NEXT\[23\]~72\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~72\|combout " "Node \"sPC_NEXT\[23\]~72\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[23\]~74\|dataa " "Node \"sPC_NEXT\[23\]~74\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~71\|combout " "Node \"sPC_NEXT\[22\]~71\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[22\]~45\|dataa " "Node \"sPC_BRANCH\[22\]~45\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[22\]~45\|combout " "Node \"sPC_BRANCH\[22\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~70\|datad " "Node \"sPC_NEXT\[22\]~70\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~70\|combout " "Node \"sPC_NEXT\[22\]~70\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[22\]~71\|dataa " "Node \"sPC_NEXT\[22\]~71\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675001 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675001 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~69\|combout " "Node \"sPC_NEXT\[21\]~69\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[21\]~43\|dataa " "Node \"sPC_BRANCH\[21\]~43\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[21\]~43\|combout " "Node \"sPC_BRANCH\[21\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~67\|datab " "Node \"sPC_NEXT\[21\]~67\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~67\|combout " "Node \"sPC_NEXT\[21\]~67\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[21\]~69\|dataa " "Node \"sPC_NEXT\[21\]~69\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~66\|combout " "Node \"sPC_NEXT\[20\]~66\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[20\]~41\|dataa " "Node \"sPC_BRANCH\[20\]~41\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[20\]~41\|combout " "Node \"sPC_BRANCH\[20\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~64\|datab " "Node \"sPC_NEXT\[20\]~64\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~64\|combout " "Node \"sPC_NEXT\[20\]~64\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[20\]~66\|dataa " "Node \"sPC_NEXT\[20\]~66\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~63\|combout " "Node \"sPC_NEXT\[19\]~63\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[19\]~39\|dataa " "Node \"sPC_BRANCH\[19\]~39\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[19\]~39\|combout " "Node \"sPC_BRANCH\[19\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~61\|datab " "Node \"sPC_NEXT\[19\]~61\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~61\|combout " "Node \"sPC_NEXT\[19\]~61\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[19\]~63\|dataa " "Node \"sPC_NEXT\[19\]~63\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~60\|combout " "Node \"sPC_NEXT\[18\]~60\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[18\]~37\|dataa " "Node \"sPC_BRANCH\[18\]~37\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[18\]~37\|combout " "Node \"sPC_BRANCH\[18\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~59\|datab " "Node \"sPC_NEXT\[18\]~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~59\|combout " "Node \"sPC_NEXT\[18\]~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[18\]~60\|datad " "Node \"sPC_NEXT\[18\]~60\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~58\|combout " "Node \"sPC_NEXT\[17\]~58\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[17\]~35\|dataa " "Node \"sPC_BRANCH\[17\]~35\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[17\]~35\|combout " "Node \"sPC_BRANCH\[17\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~56\|datab " "Node \"sPC_NEXT\[17\]~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~56\|combout " "Node \"sPC_NEXT\[17\]~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[17\]~58\|dataa " "Node \"sPC_NEXT\[17\]~58\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~55\|combout " "Node \"sPC_NEXT\[16\]~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[16\]~33\|dataa " "Node \"sPC_BRANCH\[16\]~33\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[16\]~33\|combout " "Node \"sPC_BRANCH\[16\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~54\|datab " "Node \"sPC_NEXT\[16\]~54\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~54\|combout " "Node \"sPC_NEXT\[16\]~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[16\]~55\|datad " "Node \"sPC_NEXT\[16\]~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~53\|combout " "Node \"sPC_NEXT\[15\]~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[15\]~31\|dataa " "Node \"sPC_BRANCH\[15\]~31\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[15\]~31\|combout " "Node \"sPC_BRANCH\[15\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~51\|datab " "Node \"sPC_NEXT\[15\]~51\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~51\|combout " "Node \"sPC_NEXT\[15\]~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[15\]~53\|dataa " "Node \"sPC_NEXT\[15\]~53\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~50\|combout " "Node \"sPC_NEXT\[14\]~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[14\]~29\|dataa " "Node \"sPC_BRANCH\[14\]~29\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[14\]~29\|combout " "Node \"sPC_BRANCH\[14\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~48\|datab " "Node \"sPC_NEXT\[14\]~48\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~48\|combout " "Node \"sPC_NEXT\[14\]~48\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[14\]~50\|dataa " "Node \"sPC_NEXT\[14\]~50\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675002 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675002 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~47\|combout " "Node \"sPC_NEXT\[13\]~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[13\]~27\|dataa " "Node \"sPC_BRANCH\[13\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[13\]~27\|combout " "Node \"sPC_BRANCH\[13\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~46\|datab " "Node \"sPC_NEXT\[13\]~46\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~46\|combout " "Node \"sPC_NEXT\[13\]~46\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[13\]~47\|datad " "Node \"sPC_NEXT\[13\]~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~45\|combout " "Node \"sPC_NEXT\[12\]~45\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[12\]~25\|dataa " "Node \"sPC_BRANCH\[12\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[12\]~25\|combout " "Node \"sPC_BRANCH\[12\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~44\|datac " "Node \"sPC_NEXT\[12\]~44\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~44\|combout " "Node \"sPC_NEXT\[12\]~44\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[12\]~45\|datab " "Node \"sPC_NEXT\[12\]~45\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~43\|combout " "Node \"sPC_NEXT\[11\]~43\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[11\]~23\|dataa " "Node \"sPC_BRANCH\[11\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[11\]~23\|combout " "Node \"sPC_BRANCH\[11\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~42\|datac " "Node \"sPC_NEXT\[11\]~42\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~42\|combout " "Node \"sPC_NEXT\[11\]~42\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[11\]~43\|datab " "Node \"sPC_NEXT\[11\]~43\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~41\|combout " "Node \"sPC_NEXT\[10\]~41\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[10\]~21\|dataa " "Node \"sPC_BRANCH\[10\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[10\]~21\|combout " "Node \"sPC_BRANCH\[10\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~39\|datac " "Node \"sPC_NEXT\[10\]~39\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~39\|combout " "Node \"sPC_NEXT\[10\]~39\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[10\]~41\|datab " "Node \"sPC_NEXT\[10\]~41\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~37\|combout " "Node \"sPC_NEXT\[9\]~37\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[9\]~19\|dataa " "Node \"sPC_BRANCH\[9\]~19\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[9\]~19\|combout " "Node \"sPC_BRANCH\[9\]~19\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~36\|datab " "Node \"sPC_NEXT\[9\]~36\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~36\|combout " "Node \"sPC_NEXT\[9\]~36\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~37\|datac " "Node \"sPC_NEXT\[9\]~37\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~101\|datad " "Node \"sPC_NEXT\[9\]~101\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~101\|combout " "Node \"sPC_NEXT\[9\]~101\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[9\]~37\|datad " "Node \"sPC_NEXT\[9\]~37\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~35\|combout " "Node \"sPC_NEXT\[8\]~35\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[8\]~17\|dataa " "Node \"sPC_BRANCH\[8\]~17\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[8\]~17\|combout " "Node \"sPC_BRANCH\[8\]~17\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~34\|datab " "Node \"sPC_NEXT\[8\]~34\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~34\|combout " "Node \"sPC_NEXT\[8\]~34\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[8\]~35\|datad " "Node \"sPC_NEXT\[8\]~35\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~33\|combout " "Node \"sPC_NEXT\[7\]~33\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[7\]~15\|dataa " "Node \"sPC_BRANCH\[7\]~15\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[7\]~15\|combout " "Node \"sPC_BRANCH\[7\]~15\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~32\|datab " "Node \"sPC_NEXT\[7\]~32\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~32\|combout " "Node \"sPC_NEXT\[7\]~32\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~33\|datac " "Node \"sPC_NEXT\[7\]~33\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~100\|datad " "Node \"sPC_NEXT\[7\]~100\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~100\|combout " "Node \"sPC_NEXT\[7\]~100\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[7\]~33\|datad " "Node \"sPC_NEXT\[7\]~33\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~31\|combout " "Node \"sPC_NEXT\[6\]~31\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[6\]~13\|dataa " "Node \"sPC_BRANCH\[6\]~13\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[6\]~13\|combout " "Node \"sPC_BRANCH\[6\]~13\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~30\|datab " "Node \"sPC_NEXT\[6\]~30\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~30\|combout " "Node \"sPC_NEXT\[6\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~31\|datac " "Node \"sPC_NEXT\[6\]~31\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~99\|datad " "Node \"sPC_NEXT\[6\]~99\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~99\|combout " "Node \"sPC_NEXT\[6\]~99\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[6\]~31\|datad " "Node \"sPC_NEXT\[6\]~31\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675003 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675003 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~29\|combout " "Node \"sPC_NEXT\[5\]~29\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[5\]~11\|dataa " "Node \"sPC_BRANCH\[5\]~11\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[5\]~11\|combout " "Node \"sPC_BRANCH\[5\]~11\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~28\|datab " "Node \"sPC_NEXT\[5\]~28\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~28\|combout " "Node \"sPC_NEXT\[5\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[5\]~29\|datad " "Node \"sPC_NEXT\[5\]~29\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675004 ""}
{ "Warning" "WSTA_SCC_LOOP" "9 " "Found combinational loop of 9 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~27\|combout " "Node \"sPC_NEXT\[4\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[4\]~9\|dataa " "Node \"sPC_BRANCH\[4\]~9\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[4\]~9\|combout " "Node \"sPC_BRANCH\[4\]~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~26\|datab " "Node \"sPC_NEXT\[4\]~26\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~26\|combout " "Node \"sPC_NEXT\[4\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~27\|datac " "Node \"sPC_NEXT\[4\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~98\|datad " "Node \"sPC_NEXT\[4\]~98\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~98\|combout " "Node \"sPC_NEXT\[4\]~98\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[4\]~27\|datad " "Node \"sPC_NEXT\[4\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675004 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~24\|combout " "Node \"sPC_NEXT\[3\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[3\]~7\|dataa " "Node \"sPC_BRANCH\[3\]~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[3\]~7\|combout " "Node \"sPC_BRANCH\[3\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~23\|dataa " "Node \"sPC_NEXT\[3\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~23\|combout " "Node \"sPC_NEXT\[3\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[3\]~24\|datad " "Node \"sPC_NEXT\[3\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675004 ""}
{ "Warning" "WSTA_SCC_LOOP" "6 " "Found combinational loop of 6 nodes" { { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~21\|combout " "Node \"sPC_NEXT\[2\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[2\]~5\|dataa " "Node \"sPC_BRANCH\[2\]~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_BRANCH\[2\]~5\|combout " "Node \"sPC_BRANCH\[2\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~20\|datad " "Node \"sPC_NEXT\[2\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~20\|combout " "Node \"sPC_NEXT\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""} { "Warning" "WSTA_SCC_NODE" "sPC_NEXT\[2\]~21\|datad " "Node \"sPC_NEXT\[2\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1648583675004 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 28 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1648583675004 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1648583675007 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1648583675007 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1648583675007 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iCLK~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed)) " "Automatically promoted node iCLK~input (placed in PIN H5 (CLK1n, DIFFIO_RX_L22n, DIFFOUT_L22n, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648583675035 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 483 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648583675035 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "iRST~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed)) " "Automatically promoted node iRST~input (placed in PIN H4 (CLK1p, DIFFIO_RX_L22p, DIFFOUT_L22p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1648583675036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sPC_NEXT\[18\]~18 " "Destination node sPC_NEXT\[18\]~18" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648583675036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sPC_NEXT\[3\]~24 " "Destination node sPC_NEXT\[3\]~24" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648583675036 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sPC_NEXT\[4\]~97 " "Destination node sPC_NEXT\[4\]~97" {  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 441 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1648583675036 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1648583675036 ""}  } { { "PC.vhd" "" { Text "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/PC.vhd" 11 0 0 } } { "temporary_test_loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 0 { 0 ""} 0 484 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1648583675036 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1648583675317 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648583675318 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1648583675318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648583675319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1648583675320 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1648583675320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1648583675320 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1648583675320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1648583675321 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1648583675322 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1648583675322 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 68 32 0 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 68 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1648583675324 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1648583675324 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1648583675324 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 30 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 16 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 22 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1648583675324 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1648583675324 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1648583675324 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648583675374 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1648583675376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1648583675874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648583675913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1648583675925 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1648583677819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648583677819 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1648583678200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y10 X37_Y19 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19" {  } { { "loc" "" { Generic "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y10 to location X37_Y19"} { { 12 { 0 ""} 25 10 13 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1648583678763 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1648583678763 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1648583678991 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1648583678991 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648583678992 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.15 " "Total time spent on timing analysis during the Fitter is 0.15 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1648583679124 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648583679130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648583679343 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1648583679343 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1648583679625 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1648583679996 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/output_files/sigma-processor.fit.smsg " "Generated suppressed messages file /home/rtrk/Documents/ra211-2019-beta/sigma-processor/src/output_files/sigma-processor.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1648583680130 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 238 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 238 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1147 " "Peak virtual memory: 1147 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648583680385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 29 21:54:40 2022 " "Processing ended: Tue Mar 29 21:54:40 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648583680385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648583680385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648583680385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1648583680385 ""}
