# SoC FPGA Assignments Repo

## Project_1: Reaction Timer

### constraints: Contains all XDC files
### proj_01: Contains Vivado project files.
### report: Contains files needed for the LaTeX report, and the generated PDF
### rtl: Contains System Verilog Code
