// Seed: 378719659
module module_0;
  logic id_1;
  wire  id_2;
  id_3 :
  assert property (@(posedge id_3) (-1))
  else $clog2(16);
  ;
  logic id_4;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri1  id_1,
    output uwire id_2
);
  wire id_4;
  ;
  uwire id_5 = -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd35
) (
    id_1,
    _id_2
);
  input wire _id_2;
  module_0 modCall_1 ();
  inout wire id_1;
  wire [id_2 : id_2] id_3;
endmodule
