
---------- Begin Simulation Statistics ----------
final_tick                               2550705971150                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 259090                       # Simulator instruction rate (inst/s)
host_mem_usage                                1038088                       # Number of bytes of host memory used
host_op_rate                                   680524                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1709.13                       # Real time elapsed on the host
host_tick_rate                             1492400926                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   442818120                       # Number of instructions simulated
sim_ops                                    1163103804                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.550706                       # Number of seconds simulated
sim_ticks                                2550705971150                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu00.Branches                        67700690                       # Number of branches fetched
system.cpu00.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu00.committedInsts                 442818120                       # Number of instructions committed
system.cpu00.committedOps                  1163103804                       # Number of ops (including micro ops) committed
system.cpu00.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.rdAccesses                  88407619                       # TLB accesses on read requests
system.cpu00.dtb.rdMisses                        4734                       # TLB misses on read requests
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu00.dtb.wrAccesses                  46266129                       # TLB accesses on write requests
system.cpu00.dtb.wrMisses                      262212                       # TLB misses on write requests
system.cpu00.idle_fraction                          0                       # Percentage of idle cycles
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu00.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.wrAccesses                 590452280                       # TLB accesses on write requests
system.cpu00.itb.wrMisses                          60                       # TLB misses on write requests
system.cpu00.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu00.numCycles                     1527368844                       # number of cpu cycles simulated
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.num_busy_cycles               1527368844                       # Number of busy cycles
system.cpu00.num_cc_register_reads         1069711529                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes         393031796                       # number of times the CC registers were written
system.cpu00.num_conditional_control_insts     38337130                       # number of instructions that are conditional controls
system.cpu00.num_fp_alu_accesses             21271064                       # Number of float alu accesses
system.cpu00.num_fp_insts                    21271064                       # number of float instructions
system.cpu00.num_fp_register_reads           29660025                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes          17000359                       # number of times the floating registers were written
system.cpu00.num_func_calls                  25166501                       # number of times a function call or return occured
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_int_alu_accesses          1137421255                       # Number of integer alu accesses
system.cpu00.num_int_insts                 1137421255                       # number of integer instructions
system.cpu00.num_int_register_reads        2727234655                       # number of times the integer registers were read
system.cpu00.num_int_register_writes       1284286508                       # number of times the integer registers were written
system.cpu00.num_load_insts                  88407618                       # Number of load instructions
system.cpu00.num_mem_refs                   134673747                       # number of memory refs
system.cpu00.num_store_insts                 46266129                       # Number of store instructions
system.cpu00.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu00.num_vec_insts                          0                       # number of vector instructions
system.cpu00.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu00.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu00.op_class::No_OpClass            17219160      1.48%      1.48% # Class of executed instruction
system.cpu00.op_class::IntAlu               866142428     74.47%     75.95% # Class of executed instruction
system.cpu00.op_class::IntMult               12671558      1.09%     77.04% # Class of executed instruction
system.cpu00.op_class::IntDiv               119739349     10.29%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatAdd                    12      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::SimdAlu                     88      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::SimdCvt                    110      0.00%     87.33% # Class of executed instruction
system.cpu00.op_class::SimdMisc               4194499      0.36%     87.69% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     87.69% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     87.69% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     87.69% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     87.69% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     87.69% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd             72193      0.01%     87.70% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     87.70% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     87.70% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt           4194307      0.36%     88.06% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv           4194304      0.36%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult             2048      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                1      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdAes                      0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdAesMix                   0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash                 0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdSha1Hash2                0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash               0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdSha256Hash2              0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma2                0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::SimdShaSigma3                0      0.00%     88.42% # Class of executed instruction
system.cpu00.op_class::MemRead               84064761      7.23%     95.65% # Class of executed instruction
system.cpu00.op_class::MemWrite              41995536      3.61%     99.26% # Class of executed instruction
system.cpu00.op_class::FloatMemRead           4342857      0.37%     99.63% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite          4270593      0.37%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total               1163103804                       # Class of executed instruction
system.cpu00.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.numSyscalls                  41                       # Number of system calls
system.cpu01.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu01.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu01.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu01.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu01.num_vec_insts                          0                       # number of vector instructions
system.cpu01.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu01.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu01.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu01.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu01.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu02.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu02.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu02.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu02.num_vec_insts                          0                       # number of vector instructions
system.cpu02.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu02.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu02.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu02.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu02.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu03.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu03.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu03.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu03.num_vec_insts                          0                       # number of vector instructions
system.cpu03.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu03.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu03.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu03.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu03.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu04.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.idle_fraction                          1                       # Percentage of idle cycles
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu04.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu04.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu04.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu04.num_vec_insts                          0                       # number of vector instructions
system.cpu04.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu04.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu04.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu04.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu04.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu05.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu05.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu05.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu05.num_vec_insts                          0                       # number of vector instructions
system.cpu05.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu05.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu05.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu05.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu05.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu06.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu06.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu06.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu06.num_vec_insts                          0                       # number of vector instructions
system.cpu06.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu06.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu06.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu06.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu06.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu07.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu07.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu07.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu07.num_vec_insts                          0                       # number of vector instructions
system.cpu07.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu07.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu07.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu07.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu07.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu08.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu08.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu08.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu08.num_vec_insts                          0                       # number of vector instructions
system.cpu08.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu08.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu08.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu08.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu08.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu09.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu09.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu09.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu09.num_vec_insts                          0                       # number of vector instructions
system.cpu09.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu09.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu09.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu09.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu09.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu10.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu10.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu10.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu10.num_vec_insts                          0                       # number of vector instructions
system.cpu10.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu10.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu10.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu10.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu10.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu11.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu11.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu11.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu11.num_vec_insts                          0                       # number of vector instructions
system.cpu11.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu11.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu11.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu11.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu11.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu12.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu12.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu12.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu12.num_vec_insts                          0                       # number of vector instructions
system.cpu12.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu12.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu12.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu12.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu12.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu13.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu13.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu13.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu13.num_vec_insts                          0                       # number of vector instructions
system.cpu13.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu13.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu13.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu13.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu13.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu14.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu14.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu14.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu14.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu14.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu14.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu14.num_vec_insts                          0                       # number of vector instructions
system.cpu14.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu14.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu14.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu14.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu14.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu15.apic_clk_domain.clock              26720                       # Clock period in ticks
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.dtb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.dtb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu15.dtb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.dtb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.interrupts.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.rdAccesses                         0                       # TLB accesses on read requests
system.cpu15.itb.rdMisses                           0                       # TLB misses on read requests
system.cpu15.itb.walker.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu15.itb.wrAccesses                         0                       # TLB accesses on write requests
system.cpu15.itb.wrMisses                           0                       # TLB misses on write requests
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_vec_alu_accesses                   0                       # Number of vector alu accesses
system.cpu15.num_vec_insts                          0                       # number of vector instructions
system.cpu15.num_vec_register_reads                 0                       # number of times the vector registers were read
system.cpu15.num_vec_register_writes                0                       # number of times the vector registers were written
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatMultAcc                 0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMisc                    0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::SimdAes                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAesMix                   0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSha1Hash2                0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash               0                       # Class of executed instruction
system.cpu15.op_class::SimdSha256Hash2              0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma2                0                       # Class of executed instruction
system.cpu15.op_class::SimdShaSigma3                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMemRead                 0                       # Class of executed instruction
system.cpu15.op_class::FloatMemWrite                0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.pwrStateResidencyTicks::ON  2550705971150                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                      1670                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                    1211165.40                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                79328.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.ruby.dir_cntrl0::samples   1597217.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     60578.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                        27.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     13.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        13.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.91                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      25.50                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         0.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.10                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_read::.ruby.dir_cntrl0     13507326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              13507326                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.ruby.dir_cntrl0     26420833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             26420833                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.ruby.dir_cntrl0     12913507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             12913507                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       716338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.697598                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.074689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    58.927485                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       130522     18.22%     18.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       488441     68.19%     86.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        96800     13.51%     99.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      0.01%     99.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          437      0.06%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           12      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            9      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.00%     99.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           49      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       716338                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               68902720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                34453216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                    3712                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                33317376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             32938560                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_read::.ruby.dir_cntrl0     34453216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           34453216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.ruby.dir_cntrl0     32938560                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        32938560                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.ruby.dir_cntrl0      1076663                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.ruby.dir_cntrl0     79324.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.ruby.dir_cntrl0     34451360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.ruby.dir_cntrl0 13506597.933930978179                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.ruby.dir_cntrl0  85405243250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.ruby.dir_cntrl0      1029330                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.ruby.dir_cntrl0  60651427.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.ruby.dir_cntrl0     16658688                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.ruby.dir_cntrl0 6531010.703867736273                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.ruby.dir_cntrl0 62430333904721                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                508718                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds        32536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             3619455                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             489064                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds        32536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.ruby.dir_cntrl0      1076663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1076663                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.ruby.dir_cntrl0      1029330                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1029330                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    55.15                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             67522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             67130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             67136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             67091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             67141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             67134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             67236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             67332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             67246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             67539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            67245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            67328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            67229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            67234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            67476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            67586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             32668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             32375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             32519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             32361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             32418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             32403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             32425                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             32648                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             32396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             32710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            32413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            32946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            32488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            32482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            32640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32692                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.007203291750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples        32536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.842636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.919946                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     38.363957                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         32471     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           63      0.19%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-5887            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         32536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                 1076605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                   1076663                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               1076663                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.readReqs                     1076663                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 58.62                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   631133                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                     58                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 5383025000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  2550705855500                       # Total gap between requests
system.mem_ctrls.totMemAccLat             85405243250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  65218899500                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples        32536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.022175                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            32532     99.99%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         32536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  32536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  32536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  32536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  32536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                  1029330                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5              1029330                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                    1029330                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                47.97                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  249715                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          45576644250                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               2550358020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy    537208641570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            451.590515                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  15589817250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   61141860000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 705520182250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN 545781681251                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   44583254499                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 1178089175900                       # Time in different power states
system.mem_ctrls_0.preBackEnergy           8196170400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy               1355543640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy    209580102720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              3839335080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         144539357040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     197662285560                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           1151874622470                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         2429390975251                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy             1356244740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          45556453710                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               2564316720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy    537812011080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            451.738970                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  15557656500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   61180860000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 704358050500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN 545691407747                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   44506133500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 1179411862903                       # Time in different power states
system.mem_ctrls_1.preBackEnergy           8181432000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy               1362959070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy    209545585440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              3847624620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         144631553040.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     197375089260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           1152253287330                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         2429460673750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy             1361203740                       # Energy for write commands per rank (pJ)
system.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.Directory_Controller.CleanReplacement        14565      0.00%      0.00%
system.ruby.Directory_Controller.Data         1029330      0.00%      0.00%
system.ruby.Directory_Controller.Fetch        1076663      0.00%      0.00%
system.ruby.Directory_Controller.I.Fetch      1076663      0.00%      0.00%
system.ruby.Directory_Controller.IM.Memory_Data      1076663      0.00%      0.00%
system.ruby.Directory_Controller.M.CleanReplacement        14565      0.00%      0.00%
system.ruby.Directory_Controller.M.Data       1029330      0.00%      0.00%
system.ruby.Directory_Controller.MI.Memory_Ack      1029330      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Ack      1029330      0.00%      0.00%
system.ruby.Directory_Controller.Memory_Data      1076663      0.00%      0.00%
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples    590450908                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean            1                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   590450908    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total    590450908                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.latency_hist_seqr::samples    590452280                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.000136                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.000009                      
system.ruby.IFETCH.latency_hist_seqr::stdev     0.122743                      
system.ruby.IFETCH.latency_hist_seqr     |   590452168    100.00%    100.00% |          37      0.00%    100.00% |          34      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |          37      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total    590452280                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples         1372                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean    59.739067                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean    51.517938                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    55.096537                      
system.ruby.IFETCH.miss_latency_hist_seqr |        1260     91.84%     91.84% |          37      2.70%     94.53% |          34      2.48%     97.01% |           4      0.29%     97.30% |           0      0.00%     97.30% |          37      2.70%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total         1372                      
system.ruby.L1Cache_Controller.Ack_all   |        2364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         2364                      
system.ruby.L1Cache_Controller.Data_all_Acks |     1094043    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total      1094043                      
system.ruby.L1Cache_Controller.I.Ifetch  |         582    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          582                      
system.ruby.L1Cache_Controller.I.Inv     |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Inv::total            8                      
system.ruby.L1Cache_Controller.I.L1_Replacement |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total            1                      
system.ruby.L1Cache_Controller.I.Load    |        7364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total         7364                      
system.ruby.L1Cache_Controller.I.Store   |        7814    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Store::total         7814                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1061304    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      1061304                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |       32739    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        32739                      
system.ruby.L1Cache_Controller.Ifetch    |   590452280    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total    590452280                      
system.ruby.L1Cache_Controller.Inv       |       14671    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Inv::total        14671                      
system.ruby.L1Cache_Controller.L1_Replacement |     1073421    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total      1073421                      
system.ruby.L1Cache_Controller.Load      |    88359603    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load::total     88359603                      
system.ruby.L1Cache_Controller.Load_Last_Touch |       15114    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Load_Last_Touch::total        15114                      
system.ruby.L1Cache_Controller.M.Inv     |          30    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total           30                      
system.ruby.L1Cache_Controller.M.L1_Replacement |     1051302    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total      1051302                      
system.ruby.L1Cache_Controller.M.Load    |    64388178    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load::total     64388178                      
system.ruby.L1Cache_Controller.M.Load_Last_Touch |        9603    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Load_Last_Touch::total         9603                      
system.ruby.L1Cache_Controller.M.Store   |    45235363    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Store::total     45235363                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |     1060905    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      1060905                      
system.ruby.L1Cache_Controller.NP.Ifetch |         790    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total          790                      
system.ruby.L1Cache_Controller.NP.Inv    |       13264    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total        13264                      
system.ruby.L1Cache_Controller.NP.Load   |       24003    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total        24003                      
system.ruby.L1Cache_Controller.NP.Store  |     1053490    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total      1053490                      
system.ruby.L1Cache_Controller.S.Ifetch  |   590450908    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total    590450908                      
system.ruby.L1Cache_Controller.S.Inv     |        1369    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         1369                      
system.ruby.L1Cache_Controller.S.L1_Replacement |       22118    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        22118                      
system.ruby.L1Cache_Controller.S.Load    |    23940058    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load::total     23940058                      
system.ruby.L1Cache_Controller.S.Load_Last_Touch |        5511    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Load_Last_Touch::total         5511                      
system.ruby.L1Cache_Controller.S.Store   |        2364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S.Store::total         2364                      
system.ruby.L1Cache_Controller.SM.Ack_all |        2364    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         2364                      
system.ruby.L1Cache_Controller.Store     |    46299031    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Store::total     46299031                      
system.ruby.L1Cache_Controller.WB_Ack    |     1060905    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total      1060905                      
system.ruby.L2Cache_Controller.Ack_all          14641      0.00%      0.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock      1063668      0.00%      0.00%
system.ruby.L2Cache_Controller.IM.Mem_Data      1053474      0.00%      0.00%
system.ruby.L2Cache_Controller.IS.Mem_Data        23189      0.00%      0.00%
system.ruby.L2Cache_Controller.I_I.Ack_all        14565      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETS          31367      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GETX        1061304      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR         1372      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_PUTX        1060905      0.00%      0.00%
system.ruby.L2Cache_Controller.L1_UPGRADE         2364      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement      1029320      0.00%      0.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean        14575      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETS         2340      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L1_GETX         7830      0.00%      0.00%
system.ruby.L2Cache_Controller.M.L2_Replacement      1029224      0.00%      0.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data           10      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX      1060905      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean           10      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data           20      0.00%      0.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock      1061304      0.00%      0.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1043895      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Ack        1043895      0.00%      0.00%
system.ruby.L2Cache_Controller.Mem_Data       1076663      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETS        21817      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GETX      1053474      0.00%      0.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR         1372      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_GETS         7210      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         2364      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement           76      0.00%      0.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        14565      0.00%      0.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         2364      0.00%      0.00%
system.ruby.L2Cache_Controller.S_I.Ack_all           76      0.00%      0.00%
system.ruby.L2Cache_Controller.WB_Data             30      0.00%      0.00%
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     88343350                      
system.ruby.LD.hit_latency_hist_seqr::mean            1                      
system.ruby.LD.hit_latency_hist_seqr::gmean            1                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |    88343350    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     88343350                      
system.ruby.LD.latency_hist_seqr::bucket_size           64                      
system.ruby.LD.latency_hist_seqr::max_bucket          639                      
system.ruby.LD.latency_hist_seqr::samples     88374717                      
system.ruby.LD.latency_hist_seqr::mean       1.016908                      
system.ruby.LD.latency_hist_seqr::gmean      1.001195                      
system.ruby.LD.latency_hist_seqr::stdev      1.631869                      
system.ruby.LD.latency_hist_seqr         |    88372530    100.00%    100.00% |         564      0.00%    100.00% |         180      0.00%    100.00% |          32      0.00%    100.00% |           2      0.00%    100.00% |        1399      0.00%    100.00% |          10      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      88374717                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.LD.miss_latency_hist_seqr::samples        31367                      
system.ruby.LD.miss_latency_hist_seqr::mean    48.638633                      
system.ruby.LD.miss_latency_hist_seqr::gmean    28.962968                      
system.ruby.LD.miss_latency_hist_seqr::stdev    72.348977                      
system.ruby.LD.miss_latency_hist_seqr    |       29180     93.03%     93.03% |         564      1.80%     94.83% |         180      0.57%     95.40% |          32      0.10%     95.50% |           2      0.01%     95.51% |        1399      4.46%     99.97% |          10      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total        31367                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples           10                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |          10    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total           10                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            8                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket           79                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples           12                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::mean     5.500000                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::gmean     1.641954                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::stdev    13.534468                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |          10     83.33%     83.33% |           1      8.33%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           0      0.00%     91.67% |           1      8.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total           12                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            8                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket           79                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples            2                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::mean           28                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::gmean    19.595918                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::stdev    28.284271                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total            2                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples           12                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total           12                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples           12                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::mean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::gmean            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |          12    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total           12                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples        32883                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |       32883    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total        32883                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.latency_hist_seqr::samples        32890                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.005108                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.000602                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     0.455010                      
system.ruby.RMW_Read.latency_hist_seqr   |       32884     99.98%     99.98% |           3      0.01%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total        32890                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            8                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket           79                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples            7                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean           25                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    16.916044                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    21.517435                      
system.ruby.RMW_Read.miss_latency_hist_seqr |           1     14.29%     14.29% |           3     42.86%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total            7                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples     45202458                      
system.ruby.ST.hit_latency_hist_seqr::mean            1                      
system.ruby.ST.hit_latency_hist_seqr::gmean            1                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |    45202458    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total     45202458                      
system.ruby.ST.latency_hist_seqr::bucket_size           64                      
system.ruby.ST.latency_hist_seqr::max_bucket          639                      
system.ruby.ST.latency_hist_seqr::samples     46266117                      
system.ruby.ST.latency_hist_seqr::mean       2.656519                      
system.ruby.ST.latency_hist_seqr::gmean      1.095400                      
system.ruby.ST.latency_hist_seqr::stdev     17.599416                      
system.ruby.ST.latency_hist_seqr         |    46150730     99.75%     99.75% |       19501      0.04%     99.79% |        2667      0.01%     99.80% |         502      0.00%     99.80% |           1      0.00%     99.80% |       91997      0.20%    100.00% |         718      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total      46266117                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.ST.miss_latency_hist_seqr::samples      1063659                      
system.ruby.ST.miss_latency_hist_seqr::mean    73.053815                      
system.ruby.ST.miss_latency_hist_seqr::gmean    52.638005                      
system.ruby.ST.miss_latency_hist_seqr::stdev    91.653648                      
system.ruby.ST.miss_latency_hist_seqr    |      948272     89.15%     89.15% |       19501      1.83%     90.99% |        2667      0.25%     91.24% |         502      0.05%     91.28% |           1      0.00%     91.28% |       91997      8.65%     99.93% |         718      0.07%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      1063659                      
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.delayHist::bucket_size                  1                       # delay histogram for all message
system.ruby.delayHist::max_bucket                   9                       # delay histogram for all message
system.ruby.delayHist::samples                7528192                       # delay histogram for all message
system.ruby.delayHist::mean                  1.482228                       # delay histogram for all message
system.ruby.delayHist::stdev                 1.753338                       # delay histogram for all message
system.ruby.delayHist                    |     2179034     28.94%     28.94% |     3225425     42.84%     71.79% |     1072431     14.25%     86.04% |           0      0.00%     86.04% |       18062      0.24%     86.28% |      483475      6.42%     92.70% |      549765      7.30%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  7528192                       # delay histogram for all message
system.ruby.delayVCHist.vnet_0::bucket_size            1                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket            9                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       3220980                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean         2.791181                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        1.963111                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |       36126      1.12%      1.12% |     1064980     33.06%     34.19% |     1068572     33.18%     67.36% |           0      0.00%     67.36% |       18062      0.56%     67.92% |      483475     15.01%     82.93% |      549765     17.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         3220980                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            1                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket            9                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       4292541                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean         0.501698                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        0.501792                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |     2142842     49.92%     49.92% |     2145840     49.99%     99.91% |        3859      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         4292541                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         14671                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         0.995501                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        0.066923                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |          66      0.45%      0.45% |       14605     99.55%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           14671                       # delay histogram for vnet_2
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.requestToDir.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToDir.avg_stall_time  4966.577057                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromDir.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromDir.avg_stall_time   499.999987                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.000486                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999987                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseToDir.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseToDir.avg_stall_time  3993.258311                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples    724029621                      
system.ruby.hit_latency_hist_seqr::mean             1                      
system.ruby.hit_latency_hist_seqr::gmean            1                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |   724029621    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total    724029621                      
system.ruby.l1_cntrl0.L1Dcache.demand_accesses    134673748                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Dcache.demand_hits    133578713                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses      1095035                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses    590452280                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits    590450908                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1372                       # Number of cache demand misses
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.474755                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  1669.999730                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.requestFromL1Cache.avg_buf_msgs     0.002825                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestFromL1Cache.avg_stall_time  3339.999993                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.requestToL1Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l1_cntrl0.requestToL1Cache.avg_stall_time  3494.101038                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseFromL1Cache.avg_buf_msgs     0.000023                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseFromL1Cache.avg_stall_time  3334.370699                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.responseToL1Cache.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.l1_cntrl0.responseToL1Cache.avg_stall_time  3505.224427                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_buf_msgs     0.001150                       # Average number of messages in buffer
system.ruby.l1_cntrl0.unblockFromL1Cache.avg_stall_time  1669.999845                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Dcache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_buf_msgs     0.000422                       # Average number of messages in buffer
system.ruby.l2_cntrl0.DirRequestFromL2Cache.avg_stall_time   999.999996                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestFromL2Cache.avg_stall_time   499.999065                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.l2_cntrl0.L1RequestToL2Cache.avg_stall_time  7575.426978                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.L2cache.demand_accesses      1096407                       # Number of cache demand accesses
system.ruby.l2_cntrl0.L2cache.demand_hits        19744                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses      1076663                       # Number of cache demand misses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl0.responseFromL2Cache.avg_buf_msgs     0.000836                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseFromL2Cache.avg_stall_time   527.429854                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.responseToL2Cache.avg_buf_msgs     0.000419                       # Average number of messages in buffer
system.ruby.l2_cntrl0.responseToL2Cache.avg_stall_time  3500.130866                       # Average number of cycles messages are stalled in this MB
system.ruby.l2_cntrl0.unblockToL2Cache.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.l2_cntrl0.unblockToL2Cache.avg_stall_time  4912.970378                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size           64                      
system.ruby.latency_hist_seqr::max_bucket          639                      
system.ruby.latency_hist_seqr::samples      725126028                      
system.ruby.latency_hist_seqr::mean          1.107865                      
system.ruby.latency_hist_seqr::gmean         1.005985                      
system.ruby.latency_hist_seqr::stdev         4.501445                      
system.ruby.latency_hist_seqr            |   725008342     99.98%     99.98% |       20102      0.00%     99.99% |        2881      0.00%     99.99% |         538      0.00%     99.99% |           3      0.00%     99.99% |       93433      0.01%    100.00% |         728      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total        725126028                      
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.miss_latency_hist_seqr::bucket_size           64                      
system.ruby.miss_latency_hist_seqr::max_bucket          639                      
system.ruby.miss_latency_hist_seqr::samples      1096407                      
system.ruby.miss_latency_hist_seqr::mean    72.338273                      
system.ruby.miss_latency_hist_seqr::gmean    51.744124                      
system.ruby.miss_latency_hist_seqr::stdev    91.212995                      
system.ruby.miss_latency_hist_seqr       |      978721     89.27%     89.27% |       20102      1.83%     91.10% |        2881      0.26%     91.36% |         538      0.05%     91.41% |           3      0.00%     91.41% |       93433      8.52%     99.93% |         728      0.07%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total      1096407                      
system.ruby.network.int_link_buffers000.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.int_link_buffers000.avg_stall_time  5575.426988                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers001.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers001.avg_stall_time  4574.503489                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers002.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.network.int_link_buffers002.avg_stall_time  2912.970569                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers048.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.network.int_link_buffers048.avg_stall_time  2955.407207                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers049.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.network.int_link_buffers049.avg_stall_time  1527.429825                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers050.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers050.avg_stall_time  1497.471875                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers052.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.network.int_link_buffers052.avg_stall_time  1500.000178                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers055.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.int_link_buffers055.avg_stall_time  2505.224457                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers056.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.int_link_buffers056.avg_stall_time  2495.786457                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers102.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.int_link_buffers102.avg_stall_time  6575.426984                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers103.avg_buf_msgs     0.000419                       # Average number of messages in buffer
system.ruby.network.int_link_buffers103.avg_stall_time  2500.130895                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers104.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.network.int_link_buffers104.avg_stall_time  3912.970474                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers105.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.network.int_link_buffers105.avg_stall_time  3966.577063                       # Average number of cycles messages are stalled in this MB
system.ruby.network.int_link_buffers106.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.network.int_link_buffers106.avg_stall_time  2994.943735                       # Average number of cycles messages are stalled in this MB
system.ruby.network.msg_byte.Control         52153680                      
system.ruby.network.msg_byte.Request_Control       352104                      
system.ruby.network.msg_byte.Response_Control     76800912                      
system.ruby.network.msg_byte.Response_Data    384004320                      
system.ruby.network.msg_byte.Writeback_Data    127312200                      
system.ruby.network.msg_count.Control         6519210                      
system.ruby.network.msg_count.Request_Control        44013                      
system.ruby.network.msg_count.Response_Control      9600114                      
system.ruby.network.msg_count.Response_Data      9600108                      
system.ruby.network.msg_count.Writeback_Data      3182805                      
system.ruby.network.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.msg_bytes.Control::0      8771256                      
system.ruby.network.routers00.msg_bytes.Request_Control::2       117368                      
system.ruby.network.routers00.msg_bytes.Response_Control::1      8623280                      
system.ruby.network.routers00.msg_bytes.Response_Control::2      8509344                      
system.ruby.network.routers00.msg_bytes.Response_Data::1     43761720                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::0     42436200                      
system.ruby.network.routers00.msg_bytes.Writeback_Data::1         1200                      
system.ruby.network.routers00.msg_count.Control::0      1096407                      
system.ruby.network.routers00.msg_count.Request_Control::2        14671                      
system.ruby.network.routers00.msg_count.Response_Control::1      1077910                      
system.ruby.network.routers00.msg_count.Response_Control::2      1063668                      
system.ruby.network.routers00.msg_count.Response_Data::1      1094043                      
system.ruby.network.routers00.msg_count.Writeback_Data::0      1060905                      
system.ruby.network.routers00.msg_count.Writeback_Data::1           30                      
system.ruby.network.routers00.percent_links_utilized     0.068743                      
system.ruby.network.routers00.port_buffers01.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers01.avg_stall_time  3005.224442                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers02.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers02.avg_stall_time  2994.943747                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers03.avg_buf_msgs     0.001052                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers03.avg_stall_time  5075.426990                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers04.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers04.avg_stall_time  4075.346200                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.port_buffers05.avg_buf_msgs     0.000310                       # Average number of messages in buffer
system.ruby.network.routers00.port_buffers05.avg_stall_time  2412.970616                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.throttle0.link_utilization     0.064180                      
system.ruby.network.routers00.throttle0.msg_bytes.Request_Control::2       117368                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Control::1      8506152                      
system.ruby.network.routers00.throttle0.msg_bytes.Response_Data::1     43761720                      
system.ruby.network.routers00.throttle0.msg_count.Request_Control::2        14671                      
system.ruby.network.routers00.throttle0.msg_count.Response_Control::1      1063269                      
system.ruby.network.routers00.throttle0.msg_count.Response_Data::1      1094043                      
system.ruby.network.routers00.throttle1.link_utilization     0.073307                      
system.ruby.network.routers00.throttle1.msg_bytes.Control::0      8771256                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::1       117128                      
system.ruby.network.routers00.throttle1.msg_bytes.Response_Control::2      8509344                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::0     42436200                      
system.ruby.network.routers00.throttle1.msg_bytes.Writeback_Data::1         1200                      
system.ruby.network.routers00.throttle1.msg_count.Control::0      1096407                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::1        14641                      
system.ruby.network.routers00.throttle1.msg_count.Response_Control::2      1063668                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::0      1060905                      
system.ruby.network.routers00.throttle1.msg_count.Writeback_Data::1           30                      
system.ruby.network.routers01.percent_links_utilized            0                      
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.throttle0.link_utilization            0                      
system.ruby.network.routers01.throttle1.link_utilization            0                      
system.ruby.network.routers02.percent_links_utilized            0                      
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.throttle0.link_utilization            0                      
system.ruby.network.routers02.throttle1.link_utilization            0                      
system.ruby.network.routers03.percent_links_utilized            0                      
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.throttle0.link_utilization            0                      
system.ruby.network.routers03.throttle1.link_utilization            0                      
system.ruby.network.routers04.percent_links_utilized            0                      
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.throttle0.link_utilization            0                      
system.ruby.network.routers04.throttle1.link_utilization            0                      
system.ruby.network.routers05.percent_links_utilized            0                      
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.throttle0.link_utilization            0                      
system.ruby.network.routers05.throttle1.link_utilization            0                      
system.ruby.network.routers06.percent_links_utilized            0                      
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.throttle0.link_utilization            0                      
system.ruby.network.routers06.throttle1.link_utilization            0                      
system.ruby.network.routers07.percent_links_utilized            0                      
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.throttle0.link_utilization            0                      
system.ruby.network.routers07.throttle1.link_utilization            0                      
system.ruby.network.routers08.percent_links_utilized            0                      
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.throttle0.link_utilization            0                      
system.ruby.network.routers08.throttle1.link_utilization            0                      
system.ruby.network.routers09.percent_links_utilized            0                      
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.throttle0.link_utilization            0                      
system.ruby.network.routers09.throttle1.link_utilization            0                      
system.ruby.network.routers10.percent_links_utilized            0                      
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.throttle0.link_utilization            0                      
system.ruby.network.routers10.throttle1.link_utilization            0                      
system.ruby.network.routers11.percent_links_utilized            0                      
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.throttle0.link_utilization            0                      
system.ruby.network.routers11.throttle1.link_utilization            0                      
system.ruby.network.routers12.percent_links_utilized            0                      
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.throttle0.link_utilization            0                      
system.ruby.network.routers12.throttle1.link_utilization            0                      
system.ruby.network.routers13.percent_links_utilized            0                      
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.throttle0.link_utilization            0                      
system.ruby.network.routers13.throttle1.link_utilization            0                      
system.ruby.network.routers14.percent_links_utilized            0                      
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.throttle0.link_utilization            0                      
system.ruby.network.routers14.throttle1.link_utilization            0                      
system.ruby.network.routers15.percent_links_utilized            0                      
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.throttle0.link_utilization            0                      
system.ruby.network.routers15.throttle1.link_utilization            0                      
system.ruby.network.routers16.msg_bytes.Control::0     17384560                      
system.ruby.network.routers16.msg_bytes.Request_Control::2       117368                      
system.ruby.network.routers16.msg_bytes.Response_Control::1     17090960                      
system.ruby.network.routers16.msg_bytes.Response_Control::2      8509344                      
system.ruby.network.routers16.msg_bytes.Response_Data::1    128001440                      
system.ruby.network.routers16.msg_bytes.Writeback_Data::0     42436200                      
system.ruby.network.routers16.msg_bytes.Writeback_Data::1         1200                      
system.ruby.network.routers16.msg_count.Control::0      2173070                      
system.ruby.network.routers16.msg_count.Request_Control::2        14671                      
system.ruby.network.routers16.msg_count.Response_Control::1      2136370                      
system.ruby.network.routers16.msg_count.Response_Control::2      1063668                      
system.ruby.network.routers16.msg_count.Response_Data::1      3200036                      
system.ruby.network.routers16.msg_count.Writeback_Data::0      1060905                      
system.ruby.network.routers16.msg_count.Writeback_Data::1           30                      
system.ruby.network.routers16.percent_links_utilized     0.130810                      
system.ruby.network.routers16.port_buffers00.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers00.avg_stall_time  7075.426981                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers01.avg_buf_msgs     0.000419                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers01.avg_stall_time  3000.130881                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers02.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers02.avg_stall_time  4412.970426                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers03.avg_buf_msgs     0.000610                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers03.avg_stall_time  2455.407209                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers04.avg_buf_msgs     0.000628                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers04.avg_stall_time  1027.429840                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.port_buffers05.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.routers16.port_buffers05.avg_stall_time   998.314583                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers16.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers16.throttle0.link_utilization     0.136301                      
system.ruby.network.routers16.throttle0.msg_bytes.Control::0      8771256                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::1      8468288                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Control::2      8509344                      
system.ruby.network.routers16.throttle0.msg_bytes.Response_Data::1     43066520                      
system.ruby.network.routers16.throttle0.msg_bytes.Writeback_Data::0     42436200                      
system.ruby.network.routers16.throttle0.msg_bytes.Writeback_Data::1         1200                      
system.ruby.network.routers16.throttle0.msg_count.Control::0      1096407                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::1      1058536                      
system.ruby.network.routers16.throttle0.msg_count.Response_Control::2      1063668                      
system.ruby.network.routers16.throttle0.msg_count.Response_Data::1      1076663                      
system.ruby.network.routers16.throttle0.msg_count.Writeback_Data::0      1060905                      
system.ruby.network.routers16.throttle0.msg_count.Writeback_Data::1           30                      
system.ruby.network.routers16.throttle1.link_utilization     0.125319                      
system.ruby.network.routers16.throttle1.msg_bytes.Control::0      8613304                      
system.ruby.network.routers16.throttle1.msg_bytes.Request_Control::2       117368                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Control::1      8622672                      
system.ruby.network.routers16.throttle1.msg_bytes.Response_Data::1     84934920                      
system.ruby.network.routers16.throttle1.msg_count.Control::0      1076663                      
system.ruby.network.routers16.throttle1.msg_count.Request_Control::2        14671                      
system.ruby.network.routers16.throttle1.msg_count.Response_Control::1      1077834                      
system.ruby.network.routers16.throttle1.msg_count.Response_Data::1      2123373                      
system.ruby.network.routers17.msg_bytes.Control::0      8613304                      
system.ruby.network.routers17.msg_bytes.Response_Control::1      8467680                      
system.ruby.network.routers17.msg_bytes.Response_Data::1     84239720                      
system.ruby.network.routers17.msg_count.Control::0      1076663                      
system.ruby.network.routers17.msg_count.Response_Control::1      1058460                      
system.ruby.network.routers17.msg_count.Response_Data::1      2105993                      
system.ruby.network.routers17.percent_links_utilized     0.062067                      
system.ruby.network.routers17.port_buffers00.avg_buf_msgs     0.000211                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers00.avg_stall_time  4466.577060                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers01.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers01.avg_stall_time  3494.101023                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.port_buffers03.avg_buf_msgs     0.000416                       # Average number of messages in buffer
system.ruby.network.routers17.port_buffers03.avg_stall_time  1000.000192                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers17.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers17.throttle0.link_utilization     0.061139                      
system.ruby.network.routers17.throttle0.msg_bytes.Control::0      8613304                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Control::1       116520                      
system.ruby.network.routers17.throttle0.msg_bytes.Response_Data::1     41173200                      
system.ruby.network.routers17.throttle0.msg_count.Control::0      1076663                      
system.ruby.network.routers17.throttle0.msg_count.Response_Control::1        14565                      
system.ruby.network.routers17.throttle0.msg_count.Response_Data::1      1029330                      
system.ruby.network.routers17.throttle1.link_utilization     0.062994                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Control::1      8351160                      
system.ruby.network.routers17.throttle1.msg_bytes.Response_Data::1     43066520                      
system.ruby.network.routers17.throttle1.msg_count.Response_Control::1      1043895                      
system.ruby.network.routers17.throttle1.msg_count.Response_Data::1      1076663                      
system.ruby.network.routers18.msg_bytes.Control::0     17384560                      
system.ruby.network.routers18.msg_bytes.Request_Control::2       117368                      
system.ruby.network.routers18.msg_bytes.Response_Control::1     17090960                      
system.ruby.network.routers18.msg_bytes.Response_Control::2      8509344                      
system.ruby.network.routers18.msg_bytes.Response_Data::1    128001440                      
system.ruby.network.routers18.msg_bytes.Writeback_Data::0     42436200                      
system.ruby.network.routers18.msg_bytes.Writeback_Data::1         1200                      
system.ruby.network.routers18.msg_count.Control::0      2173070                      
system.ruby.network.routers18.msg_count.Request_Control::2        14671                      
system.ruby.network.routers18.msg_count.Response_Control::1      2136370                      
system.ruby.network.routers18.msg_count.Response_Control::2      1063668                      
system.ruby.network.routers18.msg_count.Response_Data::1      3200036                      
system.ruby.network.routers18.msg_count.Writeback_Data::0      1060905                      
system.ruby.network.routers18.msg_count.Writeback_Data::1           30                      
system.ruby.network.routers18.percent_links_utilized     0.014534                      
system.ruby.network.routers18.port_buffers001.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers001.avg_stall_time  2005.224471                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers002.avg_buf_msgs     0.000003                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers002.avg_stall_time  1996.629166                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers048.avg_buf_msgs     0.000423                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers048.avg_stall_time  6075.426986                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers049.avg_buf_msgs     0.000419                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers049.avg_stall_time  2000.130909                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers050.avg_buf_msgs     0.000209                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers050.avg_stall_time  3412.970522                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers051.avg_buf_msgs     0.000216                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers051.avg_stall_time  3466.577066                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.port_buffers052.avg_buf_msgs     0.000205                       # Average number of messages in buffer
system.ruby.network.routers18.port_buffers052.avg_stall_time  2495.786446                       # Average number of cycles messages are stalled in this MB
system.ruby.network.routers18.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers18.throttle0.link_utilization     0.064180                      
system.ruby.network.routers18.throttle0.msg_bytes.Request_Control::2       117368                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Control::1      8506152                      
system.ruby.network.routers18.throttle0.msg_bytes.Response_Data::1     43761720                      
system.ruby.network.routers18.throttle0.msg_count.Request_Control::2        14671                      
system.ruby.network.routers18.throttle0.msg_count.Response_Control::1      1063269                      
system.ruby.network.routers18.throttle0.msg_count.Response_Data::1      1094043                      
system.ruby.network.routers18.throttle1.link_utilization            0                      
system.ruby.network.routers18.throttle10.link_utilization            0                      
system.ruby.network.routers18.throttle11.link_utilization            0                      
system.ruby.network.routers18.throttle12.link_utilization            0                      
system.ruby.network.routers18.throttle13.link_utilization            0                      
system.ruby.network.routers18.throttle14.link_utilization            0                      
system.ruby.network.routers18.throttle15.link_utilization            0                      
system.ruby.network.routers18.throttle16.link_utilization     0.136301                      
system.ruby.network.routers18.throttle16.msg_bytes.Control::0      8771256                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::1      8468288                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Control::2      8509344                      
system.ruby.network.routers18.throttle16.msg_bytes.Response_Data::1     43066520                      
system.ruby.network.routers18.throttle16.msg_bytes.Writeback_Data::0     42436200                      
system.ruby.network.routers18.throttle16.msg_bytes.Writeback_Data::1         1200                      
system.ruby.network.routers18.throttle16.msg_count.Control::0      1096407                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::1      1058536                      
system.ruby.network.routers18.throttle16.msg_count.Response_Control::2      1063668                      
system.ruby.network.routers18.throttle16.msg_count.Response_Data::1      1076663                      
system.ruby.network.routers18.throttle16.msg_count.Writeback_Data::0      1060905                      
system.ruby.network.routers18.throttle16.msg_count.Writeback_Data::1           30                      
system.ruby.network.routers18.throttle17.link_utilization     0.061139                      
system.ruby.network.routers18.throttle17.msg_bytes.Control::0      8613304                      
system.ruby.network.routers18.throttle17.msg_bytes.Response_Control::1       116520                      
system.ruby.network.routers18.throttle17.msg_bytes.Response_Data::1     41173200                      
system.ruby.network.routers18.throttle17.msg_count.Control::0      1076663                      
system.ruby.network.routers18.throttle17.msg_count.Response_Control::1        14565                      
system.ruby.network.routers18.throttle17.msg_count.Response_Data::1      1029330                      
system.ruby.network.routers18.throttle2.link_utilization            0                      
system.ruby.network.routers18.throttle3.link_utilization            0                      
system.ruby.network.routers18.throttle4.link_utilization            0                      
system.ruby.network.routers18.throttle5.link_utilization            0                      
system.ruby.network.routers18.throttle6.link_utilization            0                      
system.ruby.network.routers18.throttle7.link_utilization            0                      
system.ruby.network.routers18.throttle8.link_utilization            0                      
system.ruby.network.routers18.throttle9.link_utilization            0                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples    725126028                      
system.ruby.outstanding_req_hist_seqr::mean     1.000000                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000000                      
system.ruby.outstanding_req_hist_seqr::stdev     0.000037                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |   725126027    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total    725126028                      
system.ruby.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED 2550705971150                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
