# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831214

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 13776 
				add                 sp, sp, t1
i0000000000:	li                  x28, 10   
i0000000001:	ori                 a4, s8, -1497
i0000000002:	addi                sp, sp, -320
i0000000003:	divu                s0, s10, a1
i0000000004:	srai                a1, a1, 6 
i0000000005:	srli                a1, a1, 13
i0000000006:	srli                a1, a1, 12
i0000000007:	sraw                s10, t0, tp
i0000000008:	lw                  s2, 40(sp)          
i0000000009:	lwu                 t0, 1628(sp)        
i000000000a:	andi                a1, a1, -30
i000000000b:	auipc               s8, 404259
i000000000c:	slliw               t0, t1, 6 
i000000000d:	divu                a1, s6, a7
i000000000e:	srai                a1, a1, 16
i000000000f:	rem                 a3, a6, gp
i0000000010:	sd                  a3, 120(sp)         
i0000000011:	fence                         
i0000000012:	sllw                a6, zero, gp
i0000000013:	sd                  s10, -992(sp)       
i0000000014:	divu                tp, s8, s10
				la                  sp, begin_signature
				li                  t1, 14200 
				add                 sp, sp, t1
i0000000015:	sd                  a0, 40(sp)          
i0000000016:	sd                  s4, 1072(sp)        
i0000000017:	divuw               s5, a3, a6
i0000000018:	sw                  a4, -1552(sp)       
i0000000019:	divw                s10, a2, a5
i000000001a:	addi                s10, s8, 153
i000000001b:	sd                  a4, 120(sp)         
i000000001c:	addiw               a1, a1, -1
i000000001d:	srli                s0, s0, 3 
				la                  sp, begin_signature
				li                  t1, 6888  
				add                 sp, sp, t1
i000000001e:	ld                  s10, -792(sp)       
i000000001f:	mulh                s10, t0, a1
				la                  sp, begin_signature
				li                  t1, 12280 
				add                 sp, sp, t1
i0000000020:	lb                  s8, -938(sp)        
i0000000021:	srli                a1, a1, 6 
				la                  sp, begin_signature
				li                  t1, 9280  
				add                 sp, sp, t1
i0000000022:	sw                  s10, 128(sp)        
i0000000023:	divw                a7, s10, t0
i0000000024:	srai                a5, a5, 4 
i0000000025:	lbu                 s4, -963(sp)        
i0000000026:	remuw               a0, t6, s2
i0000000027:	srli                a0, s10, 35
i0000000028:	mulhu               a1, s1, tp
				la                  sp, begin_signature
				li                  t1, 7128  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 5944  
				add                 sp, sp, t1
				sw                  s0, 28(sp)          
				mulhsu              s10, s0, s0
				sllw                s2, t4, a4
				srl                 s2, zero, t4
				remw                s8, s8, s2
				sd                  s1, -1512(sp)       
				sh                  s10, -1788(sp)      
	
b0000000029:
				la                  x31, i000000003a    
				jalr                x1, x31, 0          
	
				sb                  s10, 2032(sp)       
				lw                  s8, -308(sp)        
				addiw               s8, s10, -1150
				addi                sp, sp, 128
				sw                  s2, 0(sp)           
				srai                s0, s0, 5 
				divuw               s10, s0, s2
i0000000029:	addiw               t0, a3, -1082
i000000002a:	srai                a4, a4, 13
i000000002b:	srliw               tp, a1, 0 
				la                  sp, begin_signature
				li                  t1, 13320 
				add                 sp, sp, t1
i000000002c:	sd                  a2, 1744(sp)        
i000000002d:	sw                  t0, 36(sp)          
i000000002e:	lui                 t5, 188986
i000000002f:	lw                  s2, 84(sp)          
i0000000030:	mul                 a1, s7, s6
i0000000031:	sd                  a2, 112(sp)         
i0000000032:	lh                  a1, -1878(sp)       
i0000000033:	sd                  a0, 40(sp)          
i0000000034:	addi                a5, sp, 288
i0000000035:	sw                  a6, 56(sp)          
i0000000036:	ld                  t0, 32(sp)          
i0000000037:	slli                a1, a1, 19
i0000000038:	fence.i                       
i0000000039:	lhu                 t1, -54(sp)         
i000000003a:	addi                a1, sp, 348
i000000003b:	addw                a1, a1, a1
i000000003c:	andi                t4, t0, -889
i000000003d:	fence.i                       
i000000003e:	addi                s4, zero, -31
i000000003f:	lwu                 a1, 1428(sp)        
				la                  sp, begin_signature
				li                  t1, 8240  
				add                 sp, sp, t1
i0000000040:	lhu                 t2, 1022(sp)        
i0000000041:	divu                s7, gp, s6
i0000000042:	lw                  s10, 56(sp)         
i0000000043:	fence                         
i0000000044:	addiw               s10, a2, -1872
i0000000045:	addi                a1, sp, 216
i0000000046:	sraw                t0, tp, t5
i0000000047:	mulhsu              s10, a0, s2
i0000000048:	sraw                t0, s10, t0
i0000000049:	andi                a1, t4, 1129
i000000004a:	sd                  a1, -1768(sp)       
i000000004b:	lwu                 t0, 1816(sp)        
i000000004c:	srliw               a1, zero, 29
i000000004d:	srai                a1, a1, 11
i000000004e:	lb                  s10, 839(sp)        
i000000004f:	lui                 a1, 18    
i0000000050:	addiw               s0, s7, -1765
				li                  x27, 10   
				fence.i                       
				sd                  s1, 0(sp)           
				addw                a4, a4, a4
				srai                t2, t2, 6 
				sw                  s1, 4(sp)           
				srai                s0, s0, 6 
				addiw               s1, s1, -19
	
b0000000051:
				beq                 x28, x27, 1f        
				jal                 x1, i0000000045     
				1: li x28, 10                           
	
				divuw               t2, s5, s3
				ld                  s10, 1648(sp)       
				lw                  s1, 124(sp)         
				div                 s1, s10, a4
				sd                  t2, 24(sp)          
				lhu                 gp, -50(sp)         
				remw                s10, s9, s8
i0000000051:	divuw               s7, a5, t4
i0000000052:	slt                 s2, s0, s0
i0000000053:	addi                a1, sp, 224
i0000000054:	srli                t0, s3, 43
i0000000055:	ld                  t0, -1768(sp)       
i0000000056:	sd                  t0, -824(sp)        
i0000000057:	addi                a0, sp, 240
i0000000058:	lhu                 a1, -358(sp)        
i0000000059:	ld                  s10, 1848(sp)       
i000000005a:	fence                         
i000000005b:	addi                sp, sp, -512
				la                  sp, begin_signature
				li                  t1, 4232  
				add                 sp, sp, t1
i000000005c:	lwu                 s7, -1080(sp)       
i000000005d:	lw                  s1, 52(sp)          
i000000005e:	fence.i                       
				la                  sp, begin_signature
				li                  t1, 12928 
				add                 sp, sp, t1
i000000005f:	ld                  a4, 64(sp)          
				la                  sp, begin_signature
				li                  t1, 3592  
				add                 sp, sp, t1
i0000000060:	sd                  s11, 1024(sp)       
i0000000061:	addi                s1, sp, 312
i0000000062:	fence                         
i0000000063:	ld                  gp, 48(sp)          
i0000000064:	lw                  t0, 16(sp)          
i0000000065:	lwu                 t0, 456(sp)         
i0000000066:	addiw               s1, s1, -31
i0000000067:	srli                a0, a0, 32
i0000000068:	srli                a1, a1, 4 
i0000000069:	subw                t6, s9, t2
i000000006a:	add                 t0, zero, a1
i000000006b:	sd                  a0, 24(sp)          
i000000006c:	sb                  a0, 254(sp)         
i000000006d:	lw                  a1, 64(sp)          
i000000006e:	addi                t0, a1, -616
i000000006f:	addiw               a1, a1, 10
				la                  sp, begin_signature
				li                  t1, 2360  
				add                 sp, sp, t1
i0000000070:	sd                  t5, 64(sp)          
i0000000071:	sd                  t0, 16(sp)          
i0000000072:	divw                s5, a1, t0
i0000000073:	sraiw               s10, a1, 6
i0000000074:	lwu                 t4, -356(sp)        
i0000000075:	xor                 s10, a6, s1
i0000000076:	addiw               a5, a5, 5 
i0000000077:	addi                sp, sp, 224
i0000000078:	addi                a1, sp, 476
				li                  x27, 11   
				addi                x28, x28, 1
				srli                s0, s0, 29
				fence.i                       
				addw                a5, a5, a4
				divw                s0, a5, s10
				mulhu               a6, t2, a7
				and                 a5, a5, s1
				remw                s7, s5, gp
	
b0000000079:
				pre_branch_macro                        
				beq                 x28, x27, i0000000070
				post_branch_macro                       
	
				addi                s1, sp, 320
				addi                a4, sp, 44
				srli                a5, a5, 29
				ld                  s0, 56(sp)          
				subw                a4, a4, a5
				mulhu               a4, t4, a7
				add                 a5, zero, t6
				li                  x28, 10   
i0000000079:	ld                  a1, 72(sp)          
i000000007a:	slli                a1, a1, 29
i000000007b:	lwu                 s10, -800(sp)       
				la                  sp, begin_signature
				li                  t1, 7448  
				add                 sp, sp, t1
i000000007c:	sd                  t0, 256(sp)         
i000000007d:	lw                  a1, 4(sp)           
i000000007e:	xor                 a5, a5, a1
i000000007f:	xori                t0, s10, 1067
i0000000080:	rem                 s3, s0, a4
i0000000081:	ld                  a6, 152(sp)         
i0000000082:	addi                a1, sp, 492
i0000000083:	divuw               a1, t1, a6
i0000000084:	fence.i                       
i0000000085:	addi                a4, sp, 232
i0000000086:	add                 s1, s1, t0
i0000000087:	fence.i                       
i0000000088:	remu                s9, a1, a1
i0000000089:	addi                a4, sp, 64
i000000008a:	andi                a1, a1, -14
i000000008b:	remw                a7, a3, a7
i000000008c:	addi                a1, a1, -17
i000000008d:	mulhsu              s3, t0, t0
i000000008e:	lw                  t0, 328(sp)         
i000000008f:	fence.i                       
i0000000090:	addi                a0, sp, 160
i0000000091:	xor                 a3, a3, a2
				la                  sp, begin_signature
				li                  t1, 13384 
				add                 sp, sp, t1
i0000000092:	ld                  a3, 0(sp)           
i0000000093:	fence                         
i0000000094:	srli                a1, a1, 3 
i0000000095:	subw                a1, a1, a5
				la                  sp, begin_signature
				li                  t1, 2320  
				add                 sp, sp, t1
i0000000096:	lw                  a1, -532(sp)        
i0000000097:	lbu                 a1, -1106(sp)       
i0000000098:	lwu                 a0, 1516(sp)        
i0000000099:	sw                  s0, 12(sp)          
i000000009a:	addw                a1, t0, t0
i000000009b:	and                 a1, s11, a3
i000000009c:	fence.i                       
i000000009d:	addw                a1, a1, a2
i000000009e:	remuw               a1, s10, a1
				la                  sp, begin_signature
				li                  t1, 8896  
				add                 sp, sp, t1
i000000009f:	lh                  a1, 840(sp)         
i00000000a0:	sw                  t0, 68(sp)          
				li                  x19, 10   
				lwu                 s1, 40(sp)          
				addi                sp, sp, 256
				slli                a5, a5, 23
				sw                  s4, -744(sp)        
				addi                s1, sp, 464
				srli                s1, s1, 11
				lui                 s1, 11    
	
b00000000a1:
				beq                 x28, x19, 1f        
				jal                 x1, i0000000093     
				1: li x28, 10                           
	
				div                 s4, s10, a5
				subw                a4, a4, s0
				fence.i                       
				addiw               a5, a5, 10
				sh                  s1, -572(sp)        
				sw                  a5, 12(sp)          
				add                 s1, s1, s10
i00000000a1:	sltiu               s10, s5, 1186
i00000000a2:	mulh                gp, t6, a2
i00000000a3:	subw                a0, a0, a1
i00000000a4:	ld                  s2, 1472(sp)        
				la                  sp, begin_signature
				li                  t1, 2792  
				add                 sp, sp, t1
i00000000a5:	lb                  t0, 309(sp)         
i00000000a6:	ld                  a5, -1296(sp)       
i00000000a7:	fence.i                       
i00000000a8:	fence.i                       
i00000000a9:	ld                  t0, 184(sp)         
i00000000aa:	sra                 t5, t0, s10
i00000000ab:	srai                a2, a2, 7 
i00000000ac:	slli                a3, a3, 15
i00000000ad:	remuw               s10, t6, s7
i00000000ae:	div                 s6, s10, a1
i00000000af:	rem                 a3, t0, t0
i00000000b0:	srai                t0, a1, 22
i00000000b1:	mulhsu              a1, s0, t4
i00000000b2:	srai                s1, s1, 8 
i00000000b3:	srai                a2, a2, 10
i00000000b4:	slliw               a1, t1, 30
i00000000b5:	srli                a0, a0, 29
i00000000b6:	srai                s1, s1, 8 
i00000000b7:	ld                  a3, 128(sp)         
i00000000b8:	srl                 zero, s0, s9
i00000000b9:	fence.i                       
i00000000ba:	addw                s0, s0, a4
i00000000bb:	sh                  a1, -1512(sp)       
i00000000bc:	srai                a1, a1, 9 
i00000000bd:	fence                         
i00000000be:	sw                  s10, 36(sp)         
i00000000bf:	lhu                 a7, 534(sp)         
i00000000c0:	fence.i                       
i00000000c1:	mulw                a1, a2, t5
i00000000c2:	addi                sp, sp, 128
i00000000c3:	sraiw               s10, a1, 7
i00000000c4:	srai                s0, s0, 9 
i00000000c5:	sw                  t2, 72(sp)          
i00000000c6:	sw                  a4, 44(sp)          
				la                  sp, begin_signature
				li                  t1, 2128  
				add                 sp, sp, t1
i00000000c7:	lwu                 s10, 1568(sp)       
i00000000c8:	sd                  gp, -672(sp)        
				li                  x23, 12   
				addi                x28, x28, 1
				remuw               s9, s4, tp
				srai                s1, s1, 8 
				sd                  t4, 304(sp)         
				slli                a5, a5, 18
				fence                         
				rem                 s0, s5, s4
				addw                a4, a4, a4
	
b00000000c9:
				beq                 x28, x23, 1f        
				jal                 x1, i00000000bf     
				1: li x28, 10                           
	
				rem                 a4, s2, s2
				ori                 a4, t6, 1309
				srli                a5, a5, 2 
				sraw                t2, a7, t4
				srli                s1, s1, 16
				ld                  s11, 240(sp)        
				lw                  a5, 36(sp)          
				la                  sp, begin_signature
				li                  t1, 8392  
				add                 sp, sp, t1
i00000000c9:	lw                  s2, 76(sp)          
i00000000ca:	ld                  a1, 48(sp)          
i00000000cb:	divuw               a5, a4, s0
i00000000cc:	lhu                 zero, -674(sp)      
i00000000cd:	remu                t0, gp, a4
i00000000ce:	divu                a7, s7, s4
i00000000cf:	addiw               a1, t0, 1937
i00000000d0:	srliw               t0, a0, 8 
i00000000d1:	addi                t4, zero, -17
i00000000d2:	add                 a1, a1, t1
i00000000d3:	addi                a5, sp, 484
i00000000d4:	sh                  s10, 1492(sp)       
i00000000d5:	addi                sp, sp, 0 
i00000000d6:	andi                a1, a1, -14
i00000000d7:	sw                  t0, 44(sp)          
i00000000d8:	fence.i                       
i00000000d9:	srli                a1, a1, 9 
i00000000da:	addi                sp, sp, -144
i00000000db:	fence.i                       
i00000000dc:	fence                         
i00000000dd:	srai                a2, a2, 5 
i00000000de:	sllw                a3, s11, t5
i00000000df:	divw                a1, t0, s10
				la                  sp, begin_signature
				li                  t1, 7080  
				add                 sp, sp, t1
i00000000e0:	lw                  t6, 1688(sp)        
i00000000e1:	lw                  a1, 8(sp)           
i00000000e2:	divuw               s5, t0, s10
i00000000e3:	lwu                 s10, -512(sp)       
i00000000e4:	mul                 a4, s8, s0
i00000000e5:	srliw               a4, a1, 25
i00000000e6:	div                 a1, s10, t0
				la                  sp, begin_signature
				li                  t1, 11128 
				add                 sp, sp, t1
i00000000e7:	ld                  t0, 48(sp)          
i00000000e8:	lh                  t0, -332(sp)        
i00000000e9:	ld                  t0, -1944(sp)       
i00000000ea:	lw                  t0, 96(sp)          
i00000000eb:	sw                  a0, 8(sp)           
i00000000ec:	and                 s0, s0, a1
i00000000ed:	sraw                s10, t0, s10
i00000000ee:	srli                s1, s1, 5 
i00000000ef:	fence                         
i00000000f0:	ld                  s10, 96(sp)         
				la                  sp, begin_signature
				li                  t1, 9704  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 3088  
				add                 sp, sp, t1
