// Seed: 2581363027
`default_nettype id_2
module module_0 (
    input logic id_0,
    output id_1
    , id_6,
    output id_2,
    input id_3,
    input reg id_4,
    output id_5
);
  type_12 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(id_5)
  );
  logic id_8;
  type_14 id_9 (
      .id_0 (id_6),
      .id_1 (id_7),
      .id_2 (1),
      .id_3 (1),
      .id_4 (1'b0),
      .id_5 (1'b0),
      .id_6 (1),
      .id_7 (id_2),
      .id_8 ("" & id_1),
      .id_9 (""),
      .id_10(id_7),
      .id_11("" * id_2 - id_1),
      .id_12(id_4),
      .id_13(id_3),
      .id_14(1),
      .id_15(1'b0),
      .id_16(1),
      .id_17(id_5[1'h0])
  );
  always #1 begin
    id_2 <= id_4;
  end
endmodule
