$date
	Sun Nov 05 19:02:39 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module DECODER_3_TO_5_TB $end
$var wire 1 ! d4 $end
$var wire 1 " d3 $end
$var wire 1 # d2 $end
$var wire 1 $ d1 $end
$var wire 1 % d0 $end
$var reg 3 & in [2:0] $end
$scope module decoder $end
$var wire 3 ' in [2:0] $end
$var reg 1 % d0 $end
$var reg 1 $ d1 $end
$var reg 1 # d2 $end
$var reg 1 " d3 $end
$var reg 1 ! d4 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
0#
0"
0!
$end
#1
1$
0%
b1 &
b1 '
#2
1#
0$
b10 &
b10 '
#3
1"
0#
b11 &
b11 '
#4
1!
0"
b100 &
b100 '
#5
0!
b101 &
b101 '
#6
b110 &
b110 '
#7
b111 &
b111 '
#8
1%
b0 &
b0 '
#9
1$
0%
b1 &
b1 '
#10
1#
0$
b10 &
b10 '
#11
1"
0#
b11 &
b11 '
#12
1!
0"
b100 &
b100 '
#13
0!
b101 &
b101 '
#14
b110 &
b110 '
#15
b111 &
b111 '
#16
1%
b0 &
b0 '
