 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : SYS_TOP
Version: K-2015.06
Date   : Tue Sep 19 01:18:06 2023
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.34       0.34 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.34 f
  U0_ALU/B[7] (ALU)                                       0.00       0.34 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_1)                   0.00       0.34 f
  U0_ALU/div_52/U6/Y (INVX12M)                            0.09       0.43 r
  U0_ALU/div_52/U16/Y (NAND2BX8M)                         0.06       0.49 f
  U0_ALU/div_52/U15/Y (INVX8M)                            0.07       0.56 r
  U0_ALU/div_52/U102/Y (NAND2X12M)                        0.07       0.63 f
  U0_ALU/div_52/U11/Y (CLKINVX16M)                        0.05       0.68 r
  U0_ALU/div_52/U13/Y (NAND2X12M)                         0.05       0.73 f
  U0_ALU/div_52/U46/Y (CLKINVX16M)                        0.06       0.79 r
  U0_ALU/div_52/U53/Y (NAND2X12M)                         0.05       0.85 f
  U0_ALU/div_52/U38/Y (MXI2X8M)                           0.13       0.98 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.29       1.27 f
  U0_ALU/div_52/U33/Y (NAND2X4M)                          0.07       1.34 r
  U0_ALU/div_52/U3/Y (INVX6M)                             0.05       1.39 f
  U0_ALU/div_52/U34/Y (MXI2X4M)                           0.14       1.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.25       1.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.22       2.01 f
  U0_ALU/div_52/U18/Y (CLKINVX8M)                         0.05       2.06 r
  U0_ALU/div_52/U36/Y (NOR2X6M)                           0.04       2.10 f
  U0_ALU/div_52/U55/Y (MXI2X6M)                           0.14       2.24 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.03 f
  U0_ALU/div_52/U30/Y (INVX4M)                            0.08       3.11 r
  U0_ALU/div_52/U35/Y (NOR2X8M)                           0.05       3.16 f
  U0_ALU/div_52/U51/Y (MXI2X6M)                           0.13       3.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.31       3.60 f
  U0_ALU/div_52/U1/Y (NAND2X4M)                           0.08       3.68 r
  U0_ALU/div_52/U4/Y (NAND3X4M)                           0.10       3.78 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.21       4.21 f
  U0_ALU/div_52/U26/Y (CLKINVX2M)                         0.07       4.28 r
  U0_ALU/div_52/U50/Y (OR2X6M)                            0.11       4.39 r
  U0_ALU/div_52/U20/Y (MXI2X6M)                           0.11       4.50 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.40       4.90 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.15       5.05 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.16       5.22 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.17       5.39 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.16       5.54 r
  U0_ALU/div_52/U28/Y (CLKINVX2M)                         0.06       5.60 f
  U0_ALU/div_52/U82/Y (NOR2XLM)                           0.20       5.80 r
  U0_ALU/div_52/U54/Y (MXI2X1M)                           0.22       6.02 r
  U0_ALU/div_52/U17/Y (INVX3M)                            0.10       6.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.35       6.46 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.35 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.23       7.57 f
  U0_ALU/div_52/U106/Y (NOR2BX8M)                         0.13       7.70 f
  U0_ALU/div_52/U105/Y (MXI2X6M)                          0.13       7.83 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFHX4M)
                                                          0.35       8.18 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFHX4M)
                                                          0.22       8.40 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX4M)
                                                          0.22       8.63 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFHX4M)
                                                          0.22       8.85 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFHX4M)
                                                          0.22       9.07 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFHX4M)
                                                          0.22       9.29 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX4M)
                                                          0.22       9.51 f
  U0_ALU/div_52/quotient[0] (ALU_DW_div_uns_1)            0.00       9.51 f
  U0_ALU/U10/Y (NOR2X4M)                                  0.08       9.59 r
  U0_ALU/U165/Y (AOI211X2M)                               0.07       9.66 f
  U0_ALU/ALU_OUT_reg[0]/D (DFFRQX1M)                      0.00       9.66 f
  data arrival time                                                  9.66

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[0]/CK (DFFRQX1M)                     0.00       9.80 r
  library setup time                                     -0.14       9.66
  data required time                                                 9.66
  --------------------------------------------------------------------------
  data required time                                                 9.66
  data arrival time                                                 -9.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.34       0.34 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.34 f
  U0_ALU/B[7] (ALU)                                       0.00       0.34 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_1)                   0.00       0.34 f
  U0_ALU/div_52/U6/Y (INVX12M)                            0.09       0.43 r
  U0_ALU/div_52/U16/Y (NAND2BX8M)                         0.06       0.49 f
  U0_ALU/div_52/U15/Y (INVX8M)                            0.07       0.56 r
  U0_ALU/div_52/U102/Y (NAND2X12M)                        0.07       0.63 f
  U0_ALU/div_52/U11/Y (CLKINVX16M)                        0.05       0.68 r
  U0_ALU/div_52/U13/Y (NAND2X12M)                         0.05       0.73 f
  U0_ALU/div_52/U46/Y (CLKINVX16M)                        0.06       0.79 r
  U0_ALU/div_52/U53/Y (NAND2X12M)                         0.05       0.85 f
  U0_ALU/div_52/U38/Y (MXI2X8M)                           0.13       0.98 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.29       1.27 f
  U0_ALU/div_52/U33/Y (NAND2X4M)                          0.07       1.34 r
  U0_ALU/div_52/U3/Y (INVX6M)                             0.05       1.39 f
  U0_ALU/div_52/U34/Y (MXI2X4M)                           0.14       1.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.25       1.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.22       2.01 f
  U0_ALU/div_52/U18/Y (CLKINVX8M)                         0.05       2.06 r
  U0_ALU/div_52/U36/Y (NOR2X6M)                           0.04       2.10 f
  U0_ALU/div_52/U55/Y (MXI2X6M)                           0.14       2.24 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.03 f
  U0_ALU/div_52/U30/Y (INVX4M)                            0.08       3.11 r
  U0_ALU/div_52/U35/Y (NOR2X8M)                           0.05       3.16 f
  U0_ALU/div_52/U51/Y (MXI2X6M)                           0.13       3.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.31       3.60 f
  U0_ALU/div_52/U1/Y (NAND2X4M)                           0.08       3.68 r
  U0_ALU/div_52/U4/Y (NAND3X4M)                           0.10       3.78 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.21       4.21 f
  U0_ALU/div_52/U26/Y (CLKINVX2M)                         0.07       4.28 r
  U0_ALU/div_52/U50/Y (OR2X6M)                            0.11       4.39 r
  U0_ALU/div_52/U20/Y (MXI2X6M)                           0.11       4.50 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.40       4.90 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.15       5.05 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.16       5.22 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.17       5.39 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.16       5.54 r
  U0_ALU/div_52/U28/Y (CLKINVX2M)                         0.06       5.60 f
  U0_ALU/div_52/U82/Y (NOR2XLM)                           0.20       5.80 r
  U0_ALU/div_52/U54/Y (MXI2X1M)                           0.22       6.02 r
  U0_ALU/div_52/U17/Y (INVX3M)                            0.10       6.11 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX4M)
                                                          0.35       6.46 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX4M)
                                                          0.22       6.68 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX4M)
                                                          0.22       6.90 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX4M)
                                                          0.22       7.13 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFHX4M)
                                                          0.22       7.35 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX4M)
                                                          0.23       7.57 f
  U0_ALU/div_52/U104/Y (NAND2BX2M)                        0.09       7.66 r
  U0_ALU/div_52/U71/Y (INVX3M)                            0.08       7.74 f
  U0_ALU/div_52/quotient[1] (ALU_DW_div_uns_1)            0.00       7.74 f
  U0_ALU/U113/Y (OAI2BB1XLM)                              0.21       7.95 f
  U0_ALU/U12/Y (AOI21X1M)                                 0.14       8.09 r
  U0_ALU/U66/Y (AOI31X2M)                                 0.11       8.20 f
  U0_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                      0.00       8.20 f
  data arrival time                                                  8.20

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.16       9.64
  data required time                                                 9.64
  --------------------------------------------------------------------------
  data required time                                                 9.64
  data arrival time                                                 -8.20
  --------------------------------------------------------------------------
  slack (MET)                                                        1.43


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_49/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.84 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.08 r
  U0_ALU/mult_49/FS_1/U19/Y (OAI21X1M)                    0.13       6.21 f
  U0_ALU/mult_49/FS_1/U2/Y (AOI21BX2M)                    0.17       6.39 f
  U0_ALU/mult_49/FS_1/U3/Y (XNOR2X2M)                     0.12       6.50 r
  U0_ALU/mult_49/FS_1/SUM[13] (ALU_DW01_add_1)            0.00       6.50 r
  U0_ALU/mult_49/PRODUCT[15] (ALU_DW02_mult_0)            0.00       6.50 r
  U0_ALU/U19/Y (OAI2BB1X2M)                               0.15       6.65 r
  U0_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                     0.00       6.65 r
  data arrival time                                                  6.65

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.85


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_49/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.84 f
  U0_ALU/mult_49/FS_1/U21/Y (OAI21BX1M)                   0.25       6.08 r
  U0_ALU/mult_49/FS_1/U20/Y (XOR3XLM)                     0.16       6.25 r
  U0_ALU/mult_49/FS_1/SUM[12] (ALU_DW01_add_1)            0.00       6.25 r
  U0_ALU/mult_49/PRODUCT[14] (ALU_DW02_mult_0)            0.00       6.25 r
  U0_ALU/U20/Y (OAI2BB1X2M)                               0.13       6.38 r
  U0_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                     0.00       6.38 r
  data arrival time                                                  6.38

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.38
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.34       0.34 f
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.34 f
  U0_ALU/B[7] (ALU)                                       0.00       0.34 f
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_1)                   0.00       0.34 f
  U0_ALU/div_52/U6/Y (INVX12M)                            0.09       0.43 r
  U0_ALU/div_52/U16/Y (NAND2BX8M)                         0.06       0.49 f
  U0_ALU/div_52/U15/Y (INVX8M)                            0.07       0.56 r
  U0_ALU/div_52/U102/Y (NAND2X12M)                        0.07       0.63 f
  U0_ALU/div_52/U11/Y (CLKINVX16M)                        0.05       0.68 r
  U0_ALU/div_52/U13/Y (NAND2X12M)                         0.05       0.73 f
  U0_ALU/div_52/U46/Y (CLKINVX16M)                        0.06       0.79 r
  U0_ALU/div_52/U53/Y (NAND2X12M)                         0.05       0.85 f
  U0_ALU/div_52/U38/Y (MXI2X8M)                           0.13       0.98 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.29       1.27 f
  U0_ALU/div_52/U33/Y (NAND2X4M)                          0.07       1.34 r
  U0_ALU/div_52/U3/Y (INVX6M)                             0.05       1.39 f
  U0_ALU/div_52/U34/Y (MXI2X4M)                           0.14       1.54 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.25       1.79 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.22       2.01 f
  U0_ALU/div_52/U18/Y (CLKINVX8M)                         0.05       2.06 r
  U0_ALU/div_52/U36/Y (NOR2X6M)                           0.04       2.10 f
  U0_ALU/div_52/U55/Y (MXI2X6M)                           0.14       2.24 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.36       2.60 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.22       2.82 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.22       3.03 f
  U0_ALU/div_52/U30/Y (INVX4M)                            0.08       3.11 r
  U0_ALU/div_52/U35/Y (NOR2X8M)                           0.05       3.16 f
  U0_ALU/div_52/U51/Y (MXI2X6M)                           0.13       3.30 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.31       3.60 f
  U0_ALU/div_52/U1/Y (NAND2X4M)                           0.08       3.68 r
  U0_ALU/div_52/U4/Y (NAND3X4M)                           0.10       3.78 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.22       4.00 f
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.21       4.21 f
  U0_ALU/div_52/U26/Y (CLKINVX2M)                         0.07       4.28 r
  U0_ALU/div_52/U50/Y (OR2X6M)                            0.11       4.39 r
  U0_ALU/div_52/U20/Y (MXI2X6M)                           0.11       4.50 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFHX4M)
                                                          0.40       4.90 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFHX4M)
                                                          0.15       5.05 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.16       5.22 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFHX2M)
                                                          0.17       5.39 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFHX2M)
                                                          0.16       5.54 r
  U0_ALU/div_52/U28/Y (CLKINVX2M)                         0.06       5.60 f
  U0_ALU/div_52/U65/Y (NAND2BX1M)                         0.20       5.80 f
  U0_ALU/div_52/U72/Y (INVX2M)                            0.15       5.94 r
  U0_ALU/div_52/quotient[2] (ALU_DW_div_uns_1)            0.00       5.94 r
  U0_ALU/U72/Y (AOI22XLM)                                 0.18       6.12 f
  U0_ALU/U69/Y (AOI31X2M)                                 0.15       6.27 r
  U0_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                      0.00       6.27 r
  data arrival time                                                  6.27

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -6.27
  --------------------------------------------------------------------------
  slack (MET)                                                        3.22


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_49/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_49/FS_1/U26/Y (OA21X1M)                     0.40       5.84 f
  U0_ALU/mult_49/FS_1/U22/Y (XNOR2X1M)                    0.10       5.94 r
  U0_ALU/mult_49/FS_1/SUM[11] (ALU_DW01_add_1)            0.00       5.94 r
  U0_ALU/mult_49/PRODUCT[13] (ALU_DW02_mult_0)            0.00       5.94 r
  U0_ALU/U23/Y (OAI2BB1X2M)                               0.15       6.09 r
  U0_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                     0.00       6.09 r
  data arrival time                                                  6.09

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -6.09
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_49/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_49/FS_1/U28/Y (AOI2BB1X1M)                  0.26       5.44 f
  U0_ALU/mult_49/FS_1/U27/Y (CLKXOR2X2M)                  0.26       5.70 r
  U0_ALU/mult_49/FS_1/SUM[10] (ALU_DW01_add_1)            0.00       5.70 r
  U0_ALU/mult_49/PRODUCT[12] (ALU_DW02_mult_0)            0.00       5.70 r
  U0_ALU/U22/Y (OAI2BB1X2M)                               0.12       5.82 r
  U0_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                     0.00       5.82 r
  data arrival time                                                  5.82

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.82
  --------------------------------------------------------------------------
  slack (MET)                                                        3.68


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U107/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_49/U3/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_49/S2_2_2/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_49/S2_3_2/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_49/S2_4_2/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_49/S2_5_2/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_49/S2_6_2/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_49/S4_2/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_49/U19/Y (CLKXOR2X2M)                       0.31       4.74 r
  U0_ALU/mult_49/FS_1/A[7] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U4/Y (NAND2X2M)                     0.07       4.81 f
  U0_ALU/mult_49/FS_1/U31/Y (OA21X1M)                     0.37       5.18 f
  U0_ALU/mult_49/FS_1/U15/Y (XNOR2X1M)                    0.10       5.28 r
  U0_ALU/mult_49/FS_1/SUM[9] (ALU_DW01_add_1)             0.00       5.28 r
  U0_ALU/mult_49/PRODUCT[11] (ALU_DW02_mult_0)            0.00       5.28 r
  U0_ALU/U21/Y (OAI2BB1X2M)                               0.15       5.43 r
  U0_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                     0.00       5.43 r
  data arrival time                                                  5.43

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.43
  --------------------------------------------------------------------------
  slack (MET)                                                        4.07


  Startpoint: U0_RegFile/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[0][1]/CK (DFFRQX2M)               0.00       0.00 r
  U0_RegFile/regArr_reg[0][1]/Q (DFFRQX2M)                0.37       0.37 r
  U0_RegFile/REG0[1] (RegFile)                            0.00       0.37 r
  U0_ALU/A[1] (ALU)                                       0.00       0.37 r
  U0_ALU/U119/Y (BUFX2M)                                  0.25       0.63 r
  U0_ALU/mult_49/A[1] (ALU_DW02_mult_0)                   0.00       0.63 r
  U0_ALU/mult_49/U37/Y (INVX2M)                           0.14       0.77 f
  U0_ALU/mult_49/U106/Y (NOR2X1M)                         0.17       0.94 r
  U0_ALU/mult_49/U2/Y (AND2X2M)                           0.16       1.10 r
  U0_ALU/mult_49/S2_2_3/CO (ADDFX2M)                      0.54       1.64 r
  U0_ALU/mult_49/S2_3_3/CO (ADDFX2M)                      0.55       2.20 r
  U0_ALU/mult_49/S2_4_3/CO (ADDFX2M)                      0.55       2.75 r
  U0_ALU/mult_49/S2_5_3/CO (ADDFX2M)                      0.55       3.30 r
  U0_ALU/mult_49/S2_6_3/CO (ADDFX2M)                      0.55       3.85 r
  U0_ALU/mult_49/S4_3/S (ADDFX2M)                         0.58       4.43 f
  U0_ALU/mult_49/U11/Y (CLKXOR2X2M)                       0.30       4.73 r
  U0_ALU/mult_49/FS_1/A[8] (ALU_DW01_add_1)               0.00       4.73 r
  U0_ALU/mult_49/FS_1/U33/Y (NOR2X1M)                     0.06       4.79 f
  U0_ALU/mult_49/FS_1/U18/Y (NAND2BX1M)                   0.20       4.99 f
  U0_ALU/mult_49/FS_1/U17/Y (CLKXOR2X2M)                  0.19       5.18 r
  U0_ALU/mult_49/FS_1/SUM[8] (ALU_DW01_add_1)             0.00       5.18 r
  U0_ALU/mult_49/PRODUCT[10] (ALU_DW02_mult_0)            0.00       5.18 r
  U0_ALU/U25/Y (OAI2BB1X2M)                               0.12       5.30 r
  U0_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                     0.00       5.30 r
  data arrival time                                                  5.30

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                    0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                        4.19


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX1M)               0.50       0.50 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.50 r
  U0_ALU/B[1] (ALU)                                       0.00       0.50 r
  U0_ALU/mult_49/B[1] (ALU_DW02_mult_0)                   0.00       0.50 r
  U0_ALU/mult_49/U48/Y (INVXLM)                           0.29       0.79 f
  U0_ALU/mult_49/U108/Y (NOR2X1M)                         0.21       1.00 r
  U0_ALU/mult_49/U7/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.49 f
  U0_ALU/mult_49/U28/Y (INVX2M)                           0.08       4.57 r
  U0_ALU/mult_49/U27/Y (XNOR2X2M)                         0.17       4.74 r
  U0_ALU/mult_49/FS_1/A[6] (ALU_DW01_add_1)               0.00       4.74 r
  U0_ALU/mult_49/FS_1/U7/Y (INVX2M)                       0.06       4.81 f
  U0_ALU/mult_49/FS_1/U8/Y (INVX2M)                       0.05       4.86 r
  U0_ALU/mult_49/FS_1/SUM[6] (ALU_DW01_add_1)             0.00       4.86 r
  U0_ALU/mult_49/PRODUCT[8] (ALU_DW02_mult_0)             0.00       4.86 r
  U0_ALU/U81/Y (AOI2BB2XLM)                               0.11       4.97 f
  U0_ALU/U79/Y (AOI21X2M)                                 0.15       5.12 r
  U0_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                      0.00       5.12 r
  data arrival time                                                  5.12

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -5.12
  --------------------------------------------------------------------------
  slack (MET)                                                        4.37


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX1M)               0.50       0.50 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.50 r
  U0_ALU/B[1] (ALU)                                       0.00       0.50 r
  U0_ALU/mult_49/B[1] (ALU_DW02_mult_0)                   0.00       0.50 r
  U0_ALU/mult_49/U48/Y (INVXLM)                           0.29       0.79 f
  U0_ALU/mult_49/U108/Y (NOR2X1M)                         0.21       1.00 r
  U0_ALU/mult_49/U7/Y (AND2X2M)                           0.16       1.16 r
  U0_ALU/mult_49/S2_2_1/CO (ADDFX2M)                      0.54       1.70 r
  U0_ALU/mult_49/S2_3_1/CO (ADDFX2M)                      0.55       2.26 r
  U0_ALU/mult_49/S2_4_1/CO (ADDFX2M)                      0.55       2.81 r
  U0_ALU/mult_49/S2_5_1/CO (ADDFX2M)                      0.55       3.36 r
  U0_ALU/mult_49/S2_6_1/CO (ADDFX2M)                      0.55       3.91 r
  U0_ALU/mult_49/S4_1/S (ADDFX2M)                         0.59       4.49 f
  U0_ALU/mult_49/U18/Y (AND2X2M)                          0.20       4.70 f
  U0_ALU/mult_49/FS_1/B[7] (ALU_DW01_add_1)               0.00       4.70 f
  U0_ALU/mult_49/FS_1/U6/Y (INVX2M)                       0.06       4.76 r
  U0_ALU/mult_49/FS_1/U5/Y (XNOR2X2M)                     0.15       4.91 r
  U0_ALU/mult_49/FS_1/SUM[7] (ALU_DW01_add_1)             0.00       4.91 r
  U0_ALU/mult_49/PRODUCT[9] (ALU_DW02_mult_0)             0.00       4.91 r
  U0_ALU/U24/Y (OAI2BB1X2M)                               0.15       5.06 r
  U0_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                      0.00       5.06 r
  data arrival time                                                  5.06

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -5.06
  --------------------------------------------------------------------------
  slack (MET)                                                        4.44


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX1M)               0.50       0.50 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.50 r
  U0_ALU/B[1] (ALU)                                       0.00       0.50 r
  U0_ALU/mult_49/B[1] (ALU_DW02_mult_0)                   0.00       0.50 r
  U0_ALU/mult_49/U48/Y (INVXLM)                           0.29       0.79 f
  U0_ALU/mult_49/U116/Y (NOR2X1M)                         0.20       0.99 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_49/S1_6_0/CO (ADDFX2M)                      0.55       3.89 r
  U0_ALU/mult_49/S4_0/S (ADDFX2M)                         0.56       4.45 f
  U0_ALU/mult_49/FS_1/A[5] (ALU_DW01_add_1)               0.00       4.45 f
  U0_ALU/mult_49/FS_1/U14/Y (BUFX2M)                      0.15       4.59 f
  U0_ALU/mult_49/FS_1/SUM[5] (ALU_DW01_add_1)             0.00       4.59 f
  U0_ALU/mult_49/PRODUCT[7] (ALU_DW02_mult_0)             0.00       4.59 f
  U0_ALU/U84/Y (AOI221XLM)                                0.42       5.01 r
  U0_ALU/U82/Y (AOI31X2M)                                 0.14       5.15 f
  U0_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                      0.00       5.15 f
  data arrival time                                                  5.15

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -5.15
  --------------------------------------------------------------------------
  slack (MET)                                                        4.48


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.38       0.38 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.38 r
  U0_ALU/B[7] (ALU)                                       0.00       0.38 r
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_1)                   0.00       0.38 r
  U0_ALU/div_52/U6/Y (INVX12M)                            0.07       0.45 f
  U0_ALU/div_52/U16/Y (NAND2BX8M)                         0.07       0.52 r
  U0_ALU/div_52/U15/Y (INVX8M)                            0.05       0.57 f
  U0_ALU/div_52/U102/Y (NAND2X12M)                        0.08       0.65 r
  U0_ALU/div_52/U11/Y (CLKINVX16M)                        0.06       0.71 f
  U0_ALU/div_52/U13/Y (NAND2X12M)                         0.07       0.78 r
  U0_ALU/div_52/U46/Y (CLKINVX16M)                        0.06       0.84 f
  U0_ALU/div_52/U53/Y (NAND2X12M)                         0.07       0.91 r
  U0_ALU/div_52/U38/Y (MXI2X8M)                           0.12       1.03 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.26       1.29 r
  U0_ALU/div_52/U33/Y (NAND2X4M)                          0.06       1.36 f
  U0_ALU/div_52/U3/Y (INVX6M)                             0.07       1.43 r
  U0_ALU/div_52/U2/Y (NAND2X2M)                           0.09       1.52 f
  U0_ALU/div_52/U52/Y (NAND2X6M)                          0.12       1.63 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.33       1.96 r
  U0_ALU/div_52/U18/Y (CLKINVX8M)                         0.05       2.01 f
  U0_ALU/div_52/U36/Y (NOR2X6M)                           0.13       2.14 r
  U0_ALU/div_52/U55/Y (MXI2X6M)                           0.16       2.30 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.35       2.64 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.16       2.81 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.16       2.97 r
  U0_ALU/div_52/U30/Y (INVX4M)                            0.05       3.01 f
  U0_ALU/div_52/U35/Y (NOR2X8M)                           0.13       3.15 r
  U0_ALU/div_52/U51/Y (MXI2X6M)                           0.16       3.31 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX4M)
                                                          0.29       3.59 r
  U0_ALU/div_52/U5/Y (NAND2X2M)                           0.08       3.67 f
  U0_ALU/div_52/U4/Y (NAND3X4M)                           0.09       3.77 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX4M)
                                                          0.17       3.94 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFHX4M)
                                                          0.15       4.09 r
  U0_ALU/div_52/U29/Y (NOR2BX2M)                          0.30       4.40 r
  U0_ALU/div_52/quotient[3] (ALU_DW_div_uns_1)            0.00       4.40 r
  U0_ALU/U153/Y (AOI22XLM)                                0.22       4.62 f
  U0_ALU/U73/Y (AOI31X2M)                                 0.15       4.77 r
  U0_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                      0.00       4.77 r
  data arrival time                                                  4.77

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -4.77
  --------------------------------------------------------------------------
  slack (MET)                                                        4.72


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX1M)               0.50       0.50 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.50 r
  U0_ALU/B[1] (ALU)                                       0.00       0.50 r
  U0_ALU/mult_49/B[1] (ALU_DW02_mult_0)                   0.00       0.50 r
  U0_ALU/mult_49/U48/Y (INVXLM)                           0.29       0.79 f
  U0_ALU/mult_49/U116/Y (NOR2X1M)                         0.20       0.99 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_49/S1_5_0/CO (ADDFX2M)                      0.55       3.34 r
  U0_ALU/mult_49/S1_6_0/S (ADDFX2M)                       0.56       3.90 f
  U0_ALU/mult_49/FS_1/A[4] (ALU_DW01_add_1)               0.00       3.90 f
  U0_ALU/mult_49/FS_1/U13/Y (BUFX2M)                      0.15       4.05 f
  U0_ALU/mult_49/FS_1/SUM[4] (ALU_DW01_add_1)             0.00       4.05 f
  U0_ALU/mult_49/PRODUCT[6] (ALU_DW02_mult_0)             0.00       4.05 f
  U0_ALU/U86/Y (AOI211X2M)                                0.23       4.28 r
  U0_ALU/U85/Y (AOI31X2M)                                 0.12       4.40 f
  U0_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                      0.00       4.40 f
  data arrival time                                                  4.40

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.40
  --------------------------------------------------------------------------
  slack (MET)                                                        5.23


  Startpoint: U0_RegFile/regArr_reg[1][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][1]/CK (DFFRHQX1M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][1]/Q (DFFRHQX1M)               0.50       0.50 r
  U0_RegFile/REG1[1] (RegFile)                            0.00       0.50 r
  U0_ALU/B[1] (ALU)                                       0.00       0.50 r
  U0_ALU/mult_49/B[1] (ALU_DW02_mult_0)                   0.00       0.50 r
  U0_ALU/mult_49/U48/Y (INVXLM)                           0.29       0.79 f
  U0_ALU/mult_49/U116/Y (NOR2X1M)                         0.20       0.99 r
  U0_ALU/mult_49/U8/Y (AND2X2M)                           0.16       1.15 r
  U0_ALU/mult_49/S1_2_0/CO (ADDFX2M)                      0.54       1.69 r
  U0_ALU/mult_49/S1_3_0/CO (ADDFX2M)                      0.55       2.24 r
  U0_ALU/mult_49/S1_4_0/CO (ADDFX2M)                      0.55       2.79 r
  U0_ALU/mult_49/S1_5_0/S (ADDFX2M)                       0.56       3.35 f
  U0_ALU/mult_49/FS_1/A[3] (ALU_DW01_add_1)               0.00       3.35 f
  U0_ALU/mult_49/FS_1/U12/Y (BUFX2M)                      0.15       3.50 f
  U0_ALU/mult_49/FS_1/SUM[3] (ALU_DW01_add_1)             0.00       3.50 f
  U0_ALU/mult_49/PRODUCT[5] (ALU_DW02_mult_0)             0.00       3.50 f
  U0_ALU/U97/Y (AOI211X2M)                                0.23       3.73 r
  U0_ALU/U94/Y (AOI31X2M)                                 0.12       3.85 f
  U0_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                      0.00       3.85 f
  data arrival time                                                  3.85

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -3.85
  --------------------------------------------------------------------------
  slack (MET)                                                        5.78


  Startpoint: U0_RegFile/regArr_reg[1][7]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_RegFile/regArr_reg[1][7]/CK (DFFRHQX8M)              0.00       0.00 r
  U0_RegFile/regArr_reg[1][7]/Q (DFFRHQX8M)               0.38       0.38 r
  U0_RegFile/REG1[7] (RegFile)                            0.00       0.38 r
  U0_ALU/B[7] (ALU)                                       0.00       0.38 r
  U0_ALU/div_52/b[7] (ALU_DW_div_uns_1)                   0.00       0.38 r
  U0_ALU/div_52/U6/Y (INVX12M)                            0.07       0.45 f
  U0_ALU/div_52/U16/Y (NAND2BX8M)                         0.07       0.52 r
  U0_ALU/div_52/U15/Y (INVX8M)                            0.05       0.57 f
  U0_ALU/div_52/U102/Y (NAND2X12M)                        0.08       0.65 r
  U0_ALU/div_52/U11/Y (CLKINVX16M)                        0.06       0.71 f
  U0_ALU/div_52/U13/Y (NAND2X12M)                         0.07       0.78 r
  U0_ALU/div_52/U46/Y (CLKINVX16M)                        0.06       0.84 f
  U0_ALU/div_52/U53/Y (NAND2X12M)                         0.07       0.91 r
  U0_ALU/div_52/U38/Y (MXI2X8M)                           0.12       1.03 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX4M)
                                                          0.26       1.29 r
  U0_ALU/div_52/U33/Y (NAND2X4M)                          0.06       1.36 f
  U0_ALU/div_52/U3/Y (INVX6M)                             0.07       1.43 r
  U0_ALU/div_52/U2/Y (NAND2X2M)                           0.09       1.52 f
  U0_ALU/div_52/U52/Y (NAND2X6M)                          0.12       1.63 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.33       1.96 r
  U0_ALU/div_52/U18/Y (CLKINVX8M)                         0.05       2.01 f
  U0_ALU/div_52/U36/Y (NOR2X6M)                           0.13       2.14 r
  U0_ALU/div_52/U55/Y (MXI2X6M)                           0.16       2.30 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.35       2.64 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX4M)
                                                          0.16       2.81 r
  U0_ALU/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.16       2.97 r
  U0_ALU/div_52/U30/Y (INVX4M)                            0.05       3.01 f
  U0_ALU/div_52/U35/Y (NOR2X8M)                           0.13       3.15 r
  U0_ALU/div_52/quotient[4] (ALU_DW_div_uns_1)            0.00       3.15 r
  U0_ALU/U162/Y (AOI22XLM)                                0.18       3.32 f
  U0_ALU/U76/Y (AOI31X2M)                                 0.15       3.47 r
  U0_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                      0.00       3.47 r
  data arrival time                                                  3.47

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                     0.00       9.80 r
  library setup time                                     -0.31       9.49
  data required time                                                 9.49
  --------------------------------------------------------------------------
  data required time                                                 9.49
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        6.02


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U10/Y (NAND2X2M)                            0.22       1.01 f
  U0_SYS_CTRL/U30/Y (NOR2X2M)                             0.20       1.21 r
  U0_SYS_CTRL/ALU_EN (SYS_CTRL)                           0.00       1.21 r
  U0_ALU/EN (ALU)                                         0.00       1.21 r
  U0_ALU/OUT_VALID_reg/D (DFFRQX2M)                       0.00       1.21 r
  data arrival time                                                  1.21

  clock ALU_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_ALU/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       9.80 r
  library setup time                                     -0.33       9.47
  data required time                                                 9.47
  --------------------------------------------------------------------------
  data required time                                                 9.47
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        8.26


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U12/Y (INVX2M)                               0.74       2.97 r
  U0_RegFile/U162/Y (MX4XLM)                              0.53       3.50 f
  U0_RegFile/U135/Y (MX4X1M)                              0.32       3.82 f
  U0_RegFile/U134/Y (AO22X1M)                             0.32       4.14 f
  U0_RegFile/RdData_reg[1]/D (DFFRQX2M)                   0.00       4.14 f
  data arrival time                                                  4.14

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[1]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U12/Y (INVX2M)                               0.74       2.97 r
  U0_RegFile/U144/Y (MX4XLM)                              0.53       3.50 f
  U0_RegFile/U143/Y (MX4X1M)                              0.32       3.82 f
  U0_RegFile/U142/Y (AO22X1M)                             0.32       4.14 f
  U0_RegFile/RdData_reg[3]/D (DFFRQX2M)                   0.00       4.14 f
  data arrival time                                                  4.14

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[3]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U12/Y (INVX2M)                               0.74       2.97 r
  U0_RegFile/U140/Y (MX4XLM)                              0.53       3.50 f
  U0_RegFile/U139/Y (MX4X1M)                              0.32       3.82 f
  U0_RegFile/U138/Y (AO22X1M)                             0.32       4.14 f
  U0_RegFile/RdData_reg[2]/D (DFFRQX2M)                   0.00       4.14 f
  data arrival time                                                  4.14

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[2]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.14
  --------------------------------------------------------------------------
  slack (MET)                                                        5.50


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U12/Y (INVX2M)                               0.74       2.97 r
  U0_RegFile/U171/Y (MX4X1M)                              0.49       3.45 f
  U0_RegFile/U147/Y (MX4X1M)                              0.34       3.79 f
  U0_RegFile/U146/Y (AO22X1M)                             0.32       4.11 f
  U0_RegFile/RdData_reg[4]/D (DFFRQX2M)                   0.00       4.11 f
  data arrival time                                                  4.11

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[4]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.11
  --------------------------------------------------------------------------
  slack (MET)                                                        5.52


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U12/Y (INVX2M)                               0.74       2.97 r
  U0_RegFile/U157/Y (MX4X1M)                              0.49       3.45 f
  U0_RegFile/U155/Y (MX4X1M)                              0.33       3.78 f
  U0_RegFile/U154/Y (AO22X1M)                             0.32       4.10 f
  U0_RegFile/RdData_reg[6]/D (DFFRQX2M)                   0.00       4.10 f
  data arrival time                                                  4.10

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[6]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.10
  --------------------------------------------------------------------------
  slack (MET)                                                        5.53


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U235/Y (MX4XLM)                              0.53       3.45 f
  U0_RegFile/U159/Y (MX4X1M)                              0.32       3.77 f
  U0_RegFile/U158/Y (AO22X1M)                             0.32       4.09 f
  U0_RegFile/RdData_reg[7]/D (DFFRQX2M)                   0.00       4.09 f
  data arrival time                                                  4.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[7]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        5.55


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U152/Y (MX4XLM)                              0.53       3.45 f
  U0_RegFile/U151/Y (MX4X1M)                              0.32       3.77 f
  U0_RegFile/U150/Y (AO22X1M)                             0.32       4.09 f
  U0_RegFile/RdData_reg[5]/D (DFFRQX2M)                   0.00       4.09 f
  data arrival time                                                  4.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[5]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        5.55


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U237/Y (MX4XLM)                              0.53       3.45 f
  U0_RegFile/U131/Y (MX4X1M)                              0.32       3.77 f
  U0_RegFile/U130/Y (AO22X1M)                             0.32       4.09 f
  U0_RegFile/RdData_reg[0]/D (DFFRQX2M)                   0.00       4.09 f
  data arrival time                                                  4.09

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/RdData_reg[0]/CK (DFFRQX2M)                  0.00       9.80 r
  library setup time                                     -0.17       9.63
  data required time                                                 9.63
  --------------------------------------------------------------------------
  data required time                                                 9.63
  data arrival time                                                 -4.09
  --------------------------------------------------------------------------
  slack (MET)                                                        5.55


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U15/Y (NAND2BX2M)                            0.23       3.37 r
  U0_RegFile/U13/Y (INVX2M)                               0.10       3.47 f
  U0_RegFile/U10/Y (MX2XLM)                               0.24       3.71 r
  U0_RegFile/regArr_reg[0][5]/D (DFFRQX1M)                0.00       3.71 r
  data arrival time                                                  3.71

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[0][5]/CK (DFFRQX1M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        5.77


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U15/Y (NAND2BX2M)                            0.23       3.37 r
  U0_RegFile/U13/Y (INVX2M)                               0.10       3.47 f
  U0_RegFile/U11/Y (MX2XLM)                               0.24       3.71 r
  U0_RegFile/regArr_reg[0][6]/D (DFFRQX2M)                0.00       3.71 r
  data arrival time                                                  3.71

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[0][6]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.30       9.50
  data required time                                                 9.50
  --------------------------------------------------------------------------
  data required time                                                 9.50
  data arrival time                                                 -3.71
  --------------------------------------------------------------------------
  slack (MET)                                                        5.79


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U15/Y (NAND2BX2M)                            0.23       3.37 r
  U0_RegFile/U13/Y (INVX2M)                               0.10       3.47 f
  U0_RegFile/U240/Y (MX2XLM)                              0.25       3.72 r
  U0_RegFile/regArr_reg[0][7]/D (DFFRHQX1M)               0.00       3.72 r
  data arrival time                                                  3.72

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[0][7]/CK (DFFRHQX1M)              0.00       9.80 r
  library setup time                                     -0.22       9.58
  data required time                                                 9.58
  --------------------------------------------------------------------------
  data required time                                                 9.58
  data arrival time                                                 -3.72
  --------------------------------------------------------------------------
  slack (MET)                                                        5.87


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U183/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][7]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][7]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U182/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][6]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][6]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U181/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][5]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][5]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U180/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][4]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][4]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U179/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][3]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][3]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U178/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][2]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][2]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U177/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][1]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][1]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U31/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U176/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[4][0]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[4][0]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_SYS_CTRL/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: U0_RegFile/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_SYS_CTRL/current_state_reg[0]/CK (DFFRQX2M)          0.00       0.00 r
  U0_SYS_CTRL/current_state_reg[0]/Q (DFFRQX2M)           0.53       0.53 f
  U0_SYS_CTRL/U39/Y (NOR2X2M)                             0.26       0.79 r
  U0_SYS_CTRL/U41/Y (NAND3X2M)                            0.18       0.97 f
  U0_SYS_CTRL/U12/Y (NOR2X2M)                             0.20       1.17 r
  U0_SYS_CTRL/U8/Y (INVX2M)                               0.11       1.28 f
  U0_SYS_CTRL/U38/Y (OAI221X1M)                           0.23       1.51 r
  U0_SYS_CTRL/RF_Address[0] (SYS_CTRL)                    0.00       1.51 r
  U3/Y (BUFX2M)                                           0.42       1.93 r
  U0_RegFile/Address[0] (RegFile)                         0.00       1.93 r
  U0_RegFile/U65/Y (INVX2M)                               0.13       2.06 f
  U0_RegFile/U16/Y (BUFX2M)                               0.17       2.23 f
  U0_RegFile/U14/Y (INVX2M)                               0.69       2.92 r
  U0_RegFile/U20/Y (NOR2BX2M)                             0.21       3.13 f
  U0_RegFile/U29/Y (NAND2X2M)                             0.27       3.40 r
  U0_RegFile/U208/Y (OAI2BB2X1M)                          0.19       3.59 r
  U0_RegFile/regArr_reg[2][1]/D (DFFRQX2M)                0.00       3.59 r
  data arrival time                                                  3.59

  clock REF_CLK (rise edge)                              10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  clock uncertainty                                      -0.20       9.80
  U0_RegFile/regArr_reg[2][1]/CK (DFFRQX2M)               0.00       9.80 r
  library setup time                                     -0.32       9.48
  data required time                                                 9.48
  --------------------------------------------------------------------------
  data required time                                                 9.48
  data arrival time                                                 -3.59
  --------------------------------------------------------------------------
  slack (MET)                                                        5.89


  Startpoint: U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: framing_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_RX/U0_stp_chk/stp_err (stp_chk)         0.00       0.46 f
  U0_UART/U0_UART_RX/framing_error (UART_RX)              0.00       0.46 f
  U0_UART/framing_error (UART)                            0.00       0.46 f
  framing_error (out)                                     0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.35


  Startpoint: U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: parity_error
            (output port clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_par_chk/par_err_reg/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_RX/U0_par_chk/par_err (par_chk_DATA_WIDTH8)
                                                          0.00       0.46 f
  U0_UART/U0_UART_RX/parity_error (UART_RX)               0.00       0.46 f
  U0_UART/parity_error (UART)                             0.00       0.46 f
  parity_error (out)                                      0.00       0.46 f
  data arrival time                                                  0.46

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                      216.35


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U23/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U22/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U21/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U24/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U18/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U20/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U1_ClkDiv/U19/Y (AO22X1M)                               0.41       2.20 f
  U1_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U23/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[5]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[5]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U22/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[4]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[4]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U21/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[3]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[3]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U24/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[6]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[6]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U18/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[0]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[0]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U20/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[2]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U25/Y (AND3X1M)                               0.30       1.79 f
  U0_ClkDiv/U19/Y (AO22X1M)                               0.41       2.20 f
  U0_ClkDiv/count_reg[1]/D (DFFRQX2M)                     0.00       2.20 f
  data arrival time                                                  2.20

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/count_reg[1]/CK (DFFRQX2M)                    0.00     271.07 r
  library setup time                                     -0.17     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -2.20
  --------------------------------------------------------------------------
  slack (MET)                                                      268.70


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U27/Y (AOI21X1M)                              0.15       1.64 r
  U1_ClkDiv/U26/Y (CLKXOR2X2M)                            0.22       1.87 r
  U1_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U27/Y (AOI21X1M)                              0.15       1.64 r
  U0_ClkDiv/U26/Y (CLKXOR2X2M)                            0.22       1.87 r
  U0_ClkDiv/div_clk_reg/D (DFFRQX2M)                      0.00       1.87 r
  data arrival time                                                  1.87

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/div_clk_reg/CK (DFFRQX2M)                     0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.87
  --------------------------------------------------------------------------
  slack (MET)                                                      268.90


  Startpoint: U1_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U1_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U1_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U1_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U1_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U1_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U1_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U1_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U1_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U1_ClkDiv/U30/Y (OR2X1M)                                0.23       1.73 f
  U1_ClkDiv/U29/Y (XNOR2X1M)                              0.17       1.90 f
  U1_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U1_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: U0_ClkDiv/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: U0_ClkDiv/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_ClkDiv/count_reg[2]/CK (DFFRQX2M)                    0.00       0.00 r
  U0_ClkDiv/count_reg[2]/Q (DFFRQX2M)                     0.49       0.49 f
  U0_ClkDiv/U35/Y (CLKXOR2X2M)                            0.23       0.72 f
  U0_ClkDiv/U34/Y (NOR4X1M)                               0.26       0.98 r
  U0_ClkDiv/U33/Y (NAND4X1M)                              0.20       1.18 f
  U0_ClkDiv/U32/Y (MXI2X1M)                               0.18       1.36 r
  U0_ClkDiv/U31/Y (CLKNAND2X2M)                           0.13       1.49 f
  U0_ClkDiv/U30/Y (OR2X1M)                                0.23       1.72 f
  U0_ClkDiv/U29/Y (XNOR2X1M)                              0.17       1.90 f
  U0_ClkDiv/odd_edge_tog_reg/D (DFFSQX2M)                 0.00       1.90 f
  data arrival time                                                  1.90

  clock UART_CLK (rise edge)                            271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_ClkDiv/odd_edge_tog_reg/CK (DFFSQX2M)                0.00     271.07 r
  library setup time                                     -0.26     270.81
  data required time                                               270.81
  --------------------------------------------------------------------------
  data required time                                               270.81
  data arrival time                                                 -1.90
  --------------------------------------------------------------------------
  slack (MET)                                                      268.91


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.05      54.30 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.30 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.26      54.56 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.19      54.75 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14      54.89 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.08      54.97 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.19      55.16 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y (NAND3X2M)
                                                          0.13      55.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U11/Y (OAI32X1M)
                                                          0.24      55.53 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/D (DFFRQX2M)
                                                          0.00      55.53 r
  data arrival time                                                 55.53

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -55.53
  --------------------------------------------------------------------------
  slack (MET)                                                      215.19


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  UART_RX_IN (in)                                         0.05      54.30 r
  U0_UART/RX_IN_S (UART)                                  0.00      54.30 r
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.30 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.26      54.56 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.19      54.75 f
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.75 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.14      54.89 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.08      54.97 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.19      55.16 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U13/Y (NAND3X2M)
                                                          0.13      55.29 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U19/Y (OAI22X1M)
                                                          0.19      55.48 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.48 r
  data arrival time                                                 55.48

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                -55.48
  --------------------------------------------------------------------------
  slack (MET)                                                      215.26


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U14/Y (OAI32X1M)
                                                          0.14      55.38 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.38 r
  data arrival time                                                 55.38

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.35     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                -55.38
  --------------------------------------------------------------------------
  slack (MET)                                                      215.34


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U10/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U9/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U8/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U7/Y (NOR2BX2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U22/Y (NOR2X2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U3/Y (INVX2M)
                                                          0.16      55.24 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U20/Y (NOR2X2M)
                                                          0.11      55.35 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/D (DFFRQX2M)
                                                          0.00      55.35 r
  data arrival time                                                 55.35

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.41


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U62/Y (CLKNAND2X2M)      0.14      54.80 r
  U0_UART/U0_UART_RX/U0_uart_fsm/edge_bit_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/Enable (edge_bit_counter)
                                                          0.00      54.80 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U4/Y (INVX2M)
                                                          0.08      54.88 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U5/Y (NOR2X2M)
                                                          0.20      55.08 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U17/Y (NOR2X2M)
                                                          0.08      55.16 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/U15/Y (OAI32X1M)
                                                          0.10      55.26 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/D (DFFRX1M)
                                                          0.00      55.26 r
  data arrival time                                                 55.26

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]/CK (DFFRX1M)
                                                          0.00     271.07 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -55.26
  --------------------------------------------------------------------------
  slack (MET)                                                      215.51


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/U24/Y (MXI2X1M)     0.14      55.09 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/D (DFFRQX2M)
                                                          0.00      55.09 r
  data arrival time                                                 55.09

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.09
  --------------------------------------------------------------------------
  slack (MET)                                                      215.66


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/U34/Y (MXI2X1M)     0.12      55.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/D (DFFRQX2M)
                                                          0.00      55.07 r
  data arrival time                                                 55.07

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.68


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U54/Y (CLKNAND2X2M)
                                                          0.13      54.95 f
  U0_UART/U0_UART_RX/U0_data_sampling/U44/Y (MXI2X1M)     0.12      55.07 r
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/D (DFFRQX2M)
                                                          0.00      55.07 r
  data arrival time                                                 55.07

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.32     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -55.07
  --------------------------------------------------------------------------
  slack (MET)                                                      215.68


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U22/Y (NOR2X1M)          0.16      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/strt_chk_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_strt_chk/Enable (strt_chk)        0.00      54.82 r
  U0_UART/U0_UART_RX/U0_strt_chk/U2/Y (AO2B2X2M)          0.34      55.16 f
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/D (DFFRQX2M)
                                                          0.00      55.16 f
  data arrival time                                                 55.16

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.16     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.16
  --------------------------------------------------------------------------
  slack (MET)                                                      215.75


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U70/Y (AO21XLM)          0.38      54.67 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U69/Y (CLKNAND2X2M)      0.15      54.82 r
  U0_UART/U0_UART_RX/U0_uart_fsm/dat_samp_en (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/Enable (data_sampling)
                                                          0.00      54.82 r
  U0_UART/U0_UART_RX/U0_data_sampling/U55/Y (AOI21BX1M)
                                                          0.13      54.95 r
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/D (DFFRQX2M)
                                                          0.00      54.95 r
  data arrival time                                                 54.95

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.30     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                -54.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.82


  Startpoint: UART_RX_IN (input port clocked by UART_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  UART_RX_IN (in)                                         0.03      54.29 f
  U0_UART/RX_IN_S (UART)                                  0.00      54.29 f
  U0_UART/U0_UART_RX/RX_IN (UART_RX)                      0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/S_DATA (uart_rx_fsm_DATA_WIDTH8)
                                                          0.00      54.29 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U47/Y (MXI2X1M)          0.11      54.40 r
  U0_UART/U0_UART_RX/U0_uart_fsm/U33/Y (AOI31X1M)         0.15      54.55 f
  U0_UART/U0_UART_RX/U0_uart_fsm/U32/Y (OAI221X1M)        0.09      54.64 r
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/D (DFFRQX2M)
                                                          0.00      54.64 r
  data arrival time                                                 54.64

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.34     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                -54.64
  --------------------------------------------------------------------------
  slack (MET)                                                      216.10


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (NOR2BX1M)     0.21       0.76 f
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (OAI2B2X1M)
                                                          0.21       0.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NAND3X1M)     0.15       1.12 f
  U0_UART/U0_UART_RX/U0_deserializer/U40/Y (NOR4X1M)      0.20       1.31 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U9/Y (INVX2M)        0.18       1.69 r
  U0_UART/U0_UART_RX/U0_deserializer/U12/Y (OAI2BB2X1M)
                                                          0.17       1.86 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       1.86 r
  data arrival time                                                  1.86

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.31     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -1.86
  --------------------------------------------------------------------------
  slack (MET)                                                      268.89


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (NOR2BX1M)     0.21       0.76 f
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (OAI2B2X1M)
                                                          0.21       0.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NAND3X1M)     0.15       1.12 f
  U0_UART/U0_UART_RX/U0_deserializer/U40/Y (NOR4X1M)      0.20       1.31 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U3/Y (OAI22X1M)      0.20       1.72 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (NOR2BX1M)     0.21       0.76 f
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (OAI2B2X1M)
                                                          0.21       0.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NAND3X1M)     0.15       1.12 f
  U0_UART/U0_UART_RX/U0_deserializer/U40/Y (NOR4X1M)      0.20       1.31 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U5/Y (OAI22X1M)      0.20       1.72 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
              (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Endpoint: U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by UART_RX_CLK)
  Path Group: UART_RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_RX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]/Q (DFFRQX2M)
                                                          0.55       0.55 f
  U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count[0] (edge_bit_counter)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/edge_count[0] (deserializer_DATA_WIDTH8)
                                                          0.00       0.55 f
  U0_UART/U0_UART_RX/U0_deserializer/U31/Y (NOR2BX1M)     0.21       0.76 f
  U0_UART/U0_UART_RX/U0_deserializer/U32/Y (OAI2B2X1M)
                                                          0.21       0.97 r
  U0_UART/U0_UART_RX/U0_deserializer/U36/Y (NAND3X1M)     0.15       1.12 f
  U0_UART/U0_UART_RX/U0_deserializer/U40/Y (NOR4X1M)      0.20       1.31 r
  U0_UART/U0_UART_RX/U0_deserializer/U10/Y (NAND2X2M)     0.20       1.52 f
  U0_UART/U0_UART_RX/U0_deserializer/U4/Y (OAI22X1M)      0.20       1.72 r
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       1.72 r
  data arrival time                                                  1.72

  clock UART_RX_CLK (rise edge)                         271.27     271.27
  clock network delay (ideal)                             0.00     271.27
  clock uncertainty                                      -0.20     271.07
  U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.07 r
  library setup time                                     -0.33     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -1.72
  --------------------------------------------------------------------------
  slack (MET)                                                      269.02


  Startpoint: U0_UART/U0_UART_TX/U0_mux/OUT_reg
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: UART_TX_O (output port clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/CK (DFFRHQX8M)        0.00       0.00 r
  U0_UART/U0_UART_TX/U0_mux/OUT_reg/Q (DFFRHQX8M)         1.05       1.05 r
  U0_UART/U0_UART_TX/U0_mux/OUT (mux)                     0.00       1.05 r
  U0_UART/U0_UART_TX/TX_OUT (UART_TX_DATA_WIDTH8)         0.00       1.05 r
  U0_UART/TX_OUT_S (UART)                                 0.00       1.05 r
  UART_TX_O (out)                                         0.00       1.05 r
  data arrival time                                                  1.05

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  output external delay                                 -54.25    8626.09
  data required time                                              8626.09
  --------------------------------------------------------------------------
  data required time                                              8626.09
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                     8625.04


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U4/Y (NOR2X2M)         0.15       1.70 f
  U0_UART/U0_UART_TX/U0_Serializer/U30/Y (AO22X1M)        0.33       2.03 f
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       2.03 f
  data arrival time                                                  2.03

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.17    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -2.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.14


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U102/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U101/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[1] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[1] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[1] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[1] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[1] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U10/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U99/Y (MX4X1M)                  0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U98/Y (MX2X2M)                  0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[0] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[0] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[0] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[0] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U9/Y (AO2B2X2M)       0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U105/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U104/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[2] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[2] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[2] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[2] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[2] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U11/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U108/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U107/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[3] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[3] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[3] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[3] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[3] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U12/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U114/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U113/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[5] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[5] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[5] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[5] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[5] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U14/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U111/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U110/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[4] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[4] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[4] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[4] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[4] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U13/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U117/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U116/Y (MX2X2M)                 0.24       1.64 f
  U0_UART_FIFO/u_fifo_mem/r_data[6] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART_FIFO/o_r_data[6] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.64 f
  U0_UART/TX_IN_P[6] (UART)                               0.00       1.64 f
  U0_UART/U0_UART_TX/P_DATA[6] (UART_TX_DATA_WIDTH8)      0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[6] (parity_calc_WIDTH8)
                                                          0.00       1.64 f
  U0_UART/U0_UART_TX/U0_parity_calc/U15/Y (AO2B2X2M)      0.31       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.24


  Startpoint: U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/CK (DFFRQX2M)      0.00       0.00 r
  U0_UART_FIFO/u_fifo_rd/rd_ptr_reg[0]/Q (DFFRQX2M)       0.40       0.40 r
  U0_UART_FIFO/u_fifo_rd/rd_addr[0] (fifo_rd_P_SIZE4)     0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/r_addr[0] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       0.40 r
  U0_UART_FIFO/u_fifo_mem/U123/Y (BUFX2M)                 0.54       0.94 r
  U0_UART_FIFO/u_fifo_mem/U120/Y (MX4X1M)                 0.45       1.39 f
  U0_UART_FIFO/u_fifo_mem/U119/Y (MX2X2M)                 0.24       1.63 f
  U0_UART_FIFO/u_fifo_mem/r_data[7] (fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.63 f
  U0_UART_FIFO/o_r_data[7] (Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4)
                                                          0.00       1.63 f
  U0_UART/TX_IN_P[7] (UART)                               0.00       1.63 f
  U0_UART/U0_UART_TX/P_DATA[7] (UART_TX_DATA_WIDTH8)      0.00       1.63 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA[7] (parity_calc_WIDTH8)
                                                          0.00       1.63 f
  U0_UART/U0_UART_TX/U0_parity_calc/U16/Y (AO2B2X2M)      0.30       1.94 f
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/D (DFFRQX2M)
                                                          0.00       1.94 f
  data arrival time                                                  1.94

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.16    8680.18
  data required time                                              8680.18
  --------------------------------------------------------------------------
  data required time                                              8680.18
  data arrival time                                                 -1.94
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.25


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U17/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U16/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U29/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U28/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U27/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U26/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U25/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U24/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U23/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U22/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U21/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U20/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U3/Y (NOR2X2M)         0.29       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/U19/Y (AOI22X1M)       0.13       1.69 f
  U0_UART/U0_UART_TX/U0_Serializer/U18/Y (OAI2BB1X2M)     0.08       1.78 r
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/D (DFFRQX2M)
                                                          0.00       1.78 r
  data arrival time                                                  1.78

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.30    8680.04
  data required time                                              8680.04
  --------------------------------------------------------------------------
  data required time                                              8680.04
  data arrival time                                                 -1.78
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.27


  Startpoint: U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  U0_UART/U0_UART_TX/U0_parity_calc/U7/Y (XOR3XLM)        0.49       0.95 f
  U0_UART/U0_UART_TX/U0_parity_calc/U5/Y (XOR3XLM)        0.51       1.46 f
  U0_UART/U0_UART_TX/U0_parity_calc/U3/Y (OAI2BB2X1M)     0.14       1.60 r
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/D (DFFRQX2M)
                                                          0.00       1.60 r
  data arrival time                                                  1.60

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.60
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.43


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.13       1.39 r
  U0_UART/U0_UART_TX/U0_Serializer/U8/Y (AOI21X2M)        0.05       1.45 f
  U0_UART/U0_UART_TX/U0_Serializer/U6/Y (OAI32X1M)        0.11       1.56 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/D (DFFRQX2M)
                                                          0.00       1.56 r
  data arrival time                                                  1.56

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.35    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.44


  Startpoint: U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
              (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Endpoint: U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_TX_CLK)
  Path Group: UART_TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_TX_CLK (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]/Q (DFFRQX2M)
                                                          0.44       0.44 r
  U0_UART/U0_UART_TX/U0_fsm/U10/Y (INVX2M)                0.10       0.53 f
  U0_UART/U0_UART_TX/U0_fsm/U8/Y (NAND2X2M)               0.13       0.66 r
  U0_UART/U0_UART_TX/U0_fsm/U6/Y (OAI21X2M)               0.10       0.76 f
  U0_UART/U0_UART_TX/U0_fsm/U3/Y (INVX2M)                 0.08       0.84 r
  U0_UART/U0_UART_TX/U0_fsm/U9/Y (NAND2X2M)               0.08       0.92 f
  U0_UART/U0_UART_TX/U0_fsm/U5/Y (NOR3X2M)                0.22       1.14 r
  U0_UART/U0_UART_TX/U0_fsm/Ser_enable (uart_tx_fsm)      0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/Enable (Serializer_WIDTH8)
                                                          0.00       1.14 r
  U0_UART/U0_UART_TX/U0_Serializer/U5/Y (INVX2M)          0.13       1.27 f
  U0_UART/U0_UART_TX/U0_Serializer/U11/Y (NOR2X2M)        0.13       1.39 r
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/D (DFFRQX2M)
                                                          0.00       1.39 r
  data arrival time                                                  1.39

  clock UART_TX_CLK (rise edge)                        8680.54    8680.54
  clock network delay (ideal)                             0.00    8680.54
  clock uncertainty                                      -0.20    8680.34
  U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.34 r
  library setup time                                     -0.31    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.39
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.64


1
