<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Command Queuing Interrupt Coalescing register"><meta name="keywords" content="rust, rustlang, rust-lang, cqic"><title>psoc6_01_pac::sdhc0::core::cqic - Rust</title><link rel="stylesheet" type="text/css" href="../../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../../light.css"  id="themeStyle"><link rel="stylesheet" type="text/css" href="../../../../dark.css" disabled ><link rel="stylesheet" type="text/css" href="../../../../ayu.css" disabled ><script id="default-settings"></script><script src="../../../../storage.js"></script><script src="../../../../crates.js"></script><noscript><link rel="stylesheet" href="../../../../noscript.css"></noscript><link rel="icon" type="image/svg+xml" href="../../../../favicon.svg">
<link rel="alternate icon" type="image/png" href="../../../../favicon-16x16.png">
<link rel="alternate icon" type="image/png" href="../../../../favicon-32x32.png"><style type="text/css">#crate-search{background-image:url("../../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu" role="button">&#9776;</div><a href='../../../../psoc6_01_pac/index.html'><div class='logo-container rust-logo'><img src='../../../../rust-logo.png' alt='logo'></div></a><h2 class="location">Module cqic</h2><div class="sidebar-elems"><div class="block items"><ul><li><a href="#structs">Structs</a></li></ul></div><div id="sidebar-vars" data-name="cqic" data-ty="mod" data-relpath="./"></div><script defer src="./sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img src="../../../../brush.svg" width="18" height="18" alt="Pick another theme!"></button><div id="theme-choices" role="menu"></div></div><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../../settings.html" title="settings"><img src="../../../../wheel.svg" width="18" height="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class="fqn"><span class="in-band">Module <a href="../../../index.html">psoc6_01_pac</a>::<wbr><a href="../../index.html">sdhc0</a>::<wbr><a href="../index.html">core</a>::<wbr><a class="mod" href="#">cqic</a><button id="copy-path" onclick="copy_path(this)" title="copy path"><img src="../../../../clipboard.svg" width="19" height="18" alt="Copy item import" title="Copy item import to clipboard"></button></span><span class="out-of-band"><span id="render-detail"><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class="inner">&#x2212;</span>]</a></span><a class="srclink" href="../../../../src/psoc6_01_pac/sdhc0/core/cqic.rs.html#1-265" title="goto source code">[src]</a></span></h1><details class="rustdoc-toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Command Queuing Interrupt Coalescing register</p>
</div></details><h2 id="structs" class="section-header"><a href="#structs">Structs</a></h2>
<table><tr class="module-item"><td><a class="struct" href="struct.CQIC_SPEC.html" title="psoc6_01_pac::sdhc0::core::cqic::CQIC_SPEC struct">CQIC_SPEC</a></td><td class="docblock-short"><p>Command Queuing Interrupt Coalescing register</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTC_EN_R.html" title="psoc6_01_pac::sdhc0::core::cqic::INTC_EN_R struct">INTC_EN_R</a></td><td class="docblock-short"><p>Field <code>INTC_EN</code> reader - Interrupt Coalescing Enable Bit Values: - 0x1 (ENABLE_INT_COALESCING): Interrupt coalescing mechanism is active. Interrupts are counted and timed, and coalesced interrupts are generated - 0x0 (DISABLE_INT_COALESCING): Interrupt coalescing mechanism is disabled (Default).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTC_EN_W.html" title="psoc6_01_pac::sdhc0::core::cqic::INTC_EN_W struct">INTC_EN_W</a></td><td class="docblock-short"><p>Field <code>INTC_EN</code> writer - Interrupt Coalescing Enable Bit Values: - 0x1 (ENABLE_INT_COALESCING): Interrupt coalescing mechanism is active. Interrupts are counted and timed, and coalesced interrupts are generated - 0x0 (DISABLE_INT_COALESCING): Interrupt coalescing mechanism is disabled (Default).</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTC_RST_W.html" title="psoc6_01_pac::sdhc0::core::cqic::INTC_RST_W struct">INTC_RST_W</a></td><td class="docblock-short"><p>Field <code>INTC_RST</code> writer - Counter and Timer Reset When host driver writes 1, the interrupt coalescing timer and counter are reset. Values: - 0x1 (ASSERT_INTC_RESET): Interrupt coalescing timer and counter are reset - 0x0 (NO_EFFECT): No Effect</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTC_STAT_R.html" title="psoc6_01_pac::sdhc0::core::cqic::INTC_STAT_R struct">INTC_STAT_R</a></td><td class="docblock-short"><p>Field <code>INTC_STAT</code> reader - Interrupt Coalescing Status Bit This bit indicates to the software whether any tasks (with INT=0) have completed and counted towards interrupt coalescing (that is, this is set if and only if INTC counter &gt; 0). Values: - 0x1 (INTC_ATLEAST1_COMP): At least one INT0 task completion has been counted (INTC counter &gt; 0) - 0x0 (INTC_NO_TASK_COMP): INT0 Task completions have not occurred since last counter reset (INTC counter == 0)</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTC_TH_W.html" title="psoc6_01_pac::sdhc0::core::cqic::INTC_TH_W struct">INTC_TH_W</a></td><td class="docblock-short"><p>Field <code>INTC_TH</code> writer - Interrupt Coalescing Counter Threshold filed Software uses this field to configure the number of task completions (only tasks with INT=0 in the Task Descriptor), which are required in order to generate an interrupt. Counter Operation: As data transfer tasks with INT=0 complete, they are counted by CQE. The counter is reset by software during the interrupt service routine. The counter stops counting when it reaches the value configured in INTC_TH, and generates interrupt. - 0x0: Interrupt coalescing feature disabled - 0x1: Interrupt coalescing interrupt generated after 1 task when INT=0 completes - 0x2: Interrupt coalescing interrupt generated after 2 tasks when INT=0 completes - …….. - 0x1f: Interrupt coalescing interrupt generated after 31 tasks when INT=0 completes To write to this field, the INTC_TH_WEN bit must be set during the same write operation.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.INTC_TH_WEN_W.html" title="psoc6_01_pac::sdhc0::core::cqic::INTC_TH_WEN_W struct">INTC_TH_WEN_W</a></td><td class="docblock-short"><p>Field <code>INTC_TH_WEN</code> writer - Interrupt Coalescing Counter Threshold Write Enable When software writes 1 to this bit, the value INTC_TH is updated with the contents written on the same cycle. Values: - 0x1 (WEN_SET): Sets INTC_TH_WEN - 0x0 (WEN_CLR): Clears INTC_TH_WEN</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.R.html" title="psoc6_01_pac::sdhc0::core::cqic::R struct">R</a></td><td class="docblock-short"><p>Register <code>CQIC</code> reader</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TOUT_VAL_R.html" title="psoc6_01_pac::sdhc0::core::cqic::TOUT_VAL_R struct">TOUT_VAL_R</a></td><td class="docblock-short"><p>Field <code>TOUT_VAL</code> reader - Interrupt Coalescing Timeout Value Software uses this field to configure the maximum time allowed between the completion of a task on the bus and the generation of an interrupt. Timer Operation: The timer is reset by software during the interrupt service routine. It starts running when the first data transfer task with INT=0 is completed, after the timer was reset. When the timer reaches the value configured in ICTOVAL field, it generates an interrupt and stops. The timer’s unit is equal to 1024 clock periods of the clock whose frequency is specified in the Internal Timer Clock Frequency field CQCAP register. - 0x0: Timer is disabled. Timeout-based interrupt is not generated - 0x1: Timeout on 01x1024 cycles of timer clock frequency - 0x2: Timeout on 02x1024 cycles of timer clock frequency - …….. - 0x7f: Timeout on 127x1024 cycles of timer clock frequency In order to write to this field, the TOUT_VAL_WEN bit must be set at the same write operation.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TOUT_VAL_W.html" title="psoc6_01_pac::sdhc0::core::cqic::TOUT_VAL_W struct">TOUT_VAL_W</a></td><td class="docblock-short"><p>Field <code>TOUT_VAL</code> writer - Interrupt Coalescing Timeout Value Software uses this field to configure the maximum time allowed between the completion of a task on the bus and the generation of an interrupt. Timer Operation: The timer is reset by software during the interrupt service routine. It starts running when the first data transfer task with INT=0 is completed, after the timer was reset. When the timer reaches the value configured in ICTOVAL field, it generates an interrupt and stops. The timer’s unit is equal to 1024 clock periods of the clock whose frequency is specified in the Internal Timer Clock Frequency field CQCAP register. - 0x0: Timer is disabled. Timeout-based interrupt is not generated - 0x1: Timeout on 01x1024 cycles of timer clock frequency - 0x2: Timeout on 02x1024 cycles of timer clock frequency - …….. - 0x7f: Timeout on 127x1024 cycles of timer clock frequency In order to write to this field, the TOUT_VAL_WEN bit must be set at the same write operation.</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.TOUT_VAL_WEN_W.html" title="psoc6_01_pac::sdhc0::core::cqic::TOUT_VAL_WEN_W struct">TOUT_VAL_WEN_W</a></td><td class="docblock-short"><p>Field <code>TOUT_VAL_WEN</code> writer - When software writes 1 to this bit, the value TOUT_VAL is updated with the contents written on the same cycle. Values: - 0x1 (WEN_SET): Sets TOUT_VAL_WEN - 0x0 (WEN_CLR): clears TOUT_VAL_WEN</p>
</td></tr><tr class="module-item"><td><a class="struct" href="struct.W.html" title="psoc6_01_pac::sdhc0::core::cqic::W struct">W</a></td><td class="docblock-short"><p>Register <code>CQIC</code> writer</p>
</td></tr></table></section><section id="search" class="content hidden"></section><div id="rustdoc-vars" data-root-path="../../../../" data-current-crate="psoc6_01_pac" data-search-index-js="../../../../search-index.js" data-search-js="../../../../search.js"></div><script src="../../../../main.js"></script></body></html>