$comment
	File created using the following command:
		vcd file part5.msim.vcd -direction
$end
$date
	Thu Oct 13 15:42:13 2016
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part5_vlg_vec_tst $end
$var reg 10 ! SW [9:0] $end
$var wire 1 " HEX0 [0] $end
$var wire 1 # HEX0 [1] $end
$var wire 1 $ HEX0 [2] $end
$var wire 1 % HEX0 [3] $end
$var wire 1 & HEX0 [4] $end
$var wire 1 ' HEX0 [5] $end
$var wire 1 ( HEX0 [6] $end
$var wire 1 ) HEX1 [0] $end
$var wire 1 * HEX1 [1] $end
$var wire 1 + HEX1 [2] $end
$var wire 1 , HEX1 [3] $end
$var wire 1 - HEX1 [4] $end
$var wire 1 . HEX1 [5] $end
$var wire 1 / HEX1 [6] $end
$var wire 1 0 HEX3 [0] $end
$var wire 1 1 HEX3 [1] $end
$var wire 1 2 HEX3 [2] $end
$var wire 1 3 HEX3 [3] $end
$var wire 1 4 HEX3 [4] $end
$var wire 1 5 HEX3 [5] $end
$var wire 1 6 HEX3 [6] $end
$var wire 1 7 HEX5 [0] $end
$var wire 1 8 HEX5 [1] $end
$var wire 1 9 HEX5 [2] $end
$var wire 1 : HEX5 [3] $end
$var wire 1 ; HEX5 [4] $end
$var wire 1 < HEX5 [5] $end
$var wire 1 = HEX5 [6] $end

$scope module i1 $end
$var wire 1 > gnd $end
$var wire 1 ? vcc $end
$var wire 1 @ unknown $end
$var tri1 1 A devclrn $end
$var tri1 1 B devpor $end
$var tri1 1 C devoe $end
$var wire 1 D SW[9]~input_o $end
$var wire 1 E ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 F SW[6]~input_o $end
$var wire 1 G SW[7]~input_o $end
$var wire 1 H SW[4]~input_o $end
$var wire 1 I SW[5]~input_o $end
$var wire 1 J U0|DISP[5]~0_combout $end
$var wire 1 K U0|DISP[3]~1_combout $end
$var wire 1 L U0|DISP[1]~2_combout $end
$var wire 1 M U0|DISP[0]~3_combout $end
$var wire 1 N SW[2]~input_o $end
$var wire 1 O SW[0]~input_o $end
$var wire 1 P SW[3]~input_o $end
$var wire 1 Q SW[1]~input_o $end
$var wire 1 R U1|DISP[5]~0_combout $end
$var wire 1 S U1|DISP[3]~1_combout $end
$var wire 1 T U1|DISP[1]~2_combout $end
$var wire 1 U U1|DISP[0]~3_combout $end
$var wire 1 V SW[8]~input_o $end
$var wire 1 W Add6~0_combout $end
$var wire 1 X U0|DISP [0] $end
$var wire 1 Y U0|DISP [1] $end
$var wire 1 Z U0|DISP [2] $end
$var wire 1 [ U0|DISP [3] $end
$var wire 1 \ U0|DISP [4] $end
$var wire 1 ] U0|DISP [5] $end
$var wire 1 ^ U0|DISP [6] $end
$var wire 1 _ U1|DISP [0] $end
$var wire 1 ` U1|DISP [1] $end
$var wire 1 a U1|DISP [2] $end
$var wire 1 b U1|DISP [3] $end
$var wire 1 c U1|DISP [4] $end
$var wire 1 d U1|DISP [5] $end
$var wire 1 e U1|DISP [6] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10011001 !
1(
0'
0&
0%
0$
0#
0"
1/
0.
0-
0,
0+
0*
0)
06
05
14
13
02
01
00
0=
0<
1;
1:
09
08
07
0>
1?
x@
1A
1B
1C
0D
0E
0F
1G
1H
0I
0J
1K
0L
1M
0N
1O
1P
0Q
0R
1S
0T
1U
0V
0W
0^
z]
1\
z[
0Z
zY
zX
0e
zd
1c
zb
0a
z`
z_
$end
#240000
b11001 !
b1001 !
b1 !
b0 !
0O
0P
0H
0G
0K
1^
0\
0S
1e
0c
04
16
03
0;
1=
0:
#1000000
