--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/troy/ISE/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml counter.twx counter.ncd -o counter.twr counter.pcf

Design file:              counter.ncd
Physical constraint file: counter.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 351 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.352ns.
--------------------------------------------------------------------------------

Paths for end point state_2 (SLICE_X17Y24.D3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_19 (FF)
  Destination:          state_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_19 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.447   delay_counter<19>
                                                       delay_counter_19
    SLICE_X17Y27.D2      net (fanout=2)        0.594   delay_counter<19>
    SLICE_X17Y27.D       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X17Y24.D3      net (fanout=3)        0.678   twenty_ms_enable<22>3
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.300ns (1.028ns logic, 1.272ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_18 (FF)
  Destination:          state_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.196ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_18 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.447   delay_counter<19>
                                                       delay_counter_18
    SLICE_X17Y27.D3      net (fanout=2)        0.490   delay_counter<18>
    SLICE_X17Y27.D       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X17Y24.D3      net (fanout=3)        0.678   twenty_ms_enable<22>3
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (1.028ns logic, 1.168ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.838ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_20 (FF)
  Destination:          state_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.108ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_20 to state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.447   delay_counter<22>
                                                       delay_counter_20
    SLICE_X17Y27.D4      net (fanout=2)        0.402   delay_counter<20>
    SLICE_X17Y27.D       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X17Y24.D3      net (fanout=3)        0.678   twenty_ms_enable<22>3
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_2_dpot
                                                       state_2
    -------------------------------------------------  ---------------------------
    Total                                      2.108ns (1.028ns logic, 1.080ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point state_1 (SLICE_X17Y24.C4), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_19 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_19 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.DQ      Tcko                  0.447   delay_counter<19>
                                                       delay_counter_19
    SLICE_X17Y27.D2      net (fanout=2)        0.594   delay_counter<19>
    SLICE_X17Y27.D       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X17Y24.C4      net (fanout=3)        0.657   twenty_ms_enable<22>3
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (1.028ns logic, 1.251ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_18 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.175ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_18 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.CQ      Tcko                  0.447   delay_counter<19>
                                                       delay_counter_18
    SLICE_X17Y27.D3      net (fanout=2)        0.490   delay_counter<18>
    SLICE_X17Y27.D       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X17Y24.C4      net (fanout=3)        0.657   twenty_ms_enable<22>3
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.175ns (1.028ns logic, 1.147ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_20 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.087ns (Levels of Logic = 2)
  Clock Path Skew:      -0.019ns (0.142 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_20 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.447   delay_counter<22>
                                                       delay_counter_20
    SLICE_X17Y27.D4      net (fanout=2)        0.402   delay_counter<20>
    SLICE_X17Y27.D       Tilo                  0.259   twenty_ms_enable<22>3
                                                       twenty_ms_enable<22>4
    SLICE_X17Y24.C4      net (fanout=3)        0.657   twenty_ms_enable<22>3
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.087ns (1.028ns logic, 1.059ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point state_1 (SLICE_X17Y24.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_15 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_15 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.DQ      Tcko                  0.447   delay_counter<15>
                                                       delay_counter_15
    SLICE_X17Y26.D1      net (fanout=2)        0.630   delay_counter<15>
    SLICE_X17Y26.D       Tilo                  0.259   twenty_ms_enable<22>2
                                                       twenty_ms_enable<22>3
    SLICE_X17Y24.C1      net (fanout=3)        0.621   twenty_ms_enable<22>2
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.279ns (1.028ns logic, 1.251ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_16 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.132ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_16 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y27.AQ      Tcko                  0.447   delay_counter<19>
                                                       delay_counter_16
    SLICE_X17Y26.D3      net (fanout=2)        0.483   delay_counter<16>
    SLICE_X17Y26.D       Tilo                  0.259   twenty_ms_enable<22>2
                                                       twenty_ms_enable<22>3
    SLICE_X17Y24.C1      net (fanout=3)        0.621   twenty_ms_enable<22>2
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.132ns (1.028ns logic, 1.104ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               delay_counter_12 (FF)
  Destination:          state_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.102ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: delay_counter_12 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y26.AQ      Tcko                  0.447   delay_counter<15>
                                                       delay_counter_12
    SLICE_X17Y26.D6      net (fanout=2)        0.453   delay_counter<12>
    SLICE_X17Y26.D       Tilo                  0.259   twenty_ms_enable<22>2
                                                       twenty_ms_enable<22>3
    SLICE_X17Y24.C1      net (fanout=3)        0.621   twenty_ms_enable<22>2
    SLICE_X17Y24.CLK     Tas                   0.322   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (1.028ns logic, 1.074ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point state_0 (SLICE_X17Y24.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_0 (FF)
  Destination:          state_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_0 to state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.AQ      Tcko                  0.198   state<2>
                                                       state_0
    SLICE_X17Y24.A6      net (fanout=7)        0.042   state<0>
    SLICE_X17Y24.CLK     Tah         (-Th)    -0.215   state<2>
                                                       state_0_dpot
                                                       state_0
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.413ns logic, 0.042ns route)
                                                       (90.8% logic, 9.2% route)

--------------------------------------------------------------------------------

Paths for end point state_1 (SLICE_X17Y24.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               state_1 (FF)
  Destination:          state_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: state_1 to state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y24.CQ      Tcko                  0.198   state<2>
                                                       state_1
    SLICE_X17Y24.C5      net (fanout=6)        0.067   state<1>
    SLICE_X17Y24.CLK     Tah         (-Th)    -0.215   state<2>
                                                       state_1_dpot
                                                       state_1
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.413ns logic, 0.067ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point delay_counter_1 (SLICE_X16Y23.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               delay_counter_1 (FF)
  Destination:          delay_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: delay_counter_1 to delay_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y23.BQ      Tcko                  0.234   delay_counter<3>
                                                       delay_counter_1
    SLICE_X16Y23.B5      net (fanout=2)        0.063   delay_counter<1>
    SLICE_X16Y23.CLK     Tah         (-Th)    -0.237   delay_counter<3>
                                                       delay_counter<1>_rt
                                                       Mcount_delay_counter_cy<3>
                                                       delay_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.471ns logic, 0.063ns route)
                                                       (88.2% logic, 11.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: delay_counter<3>/CLK
  Logical resource: delay_counter_0/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: delay_counter<3>/CLK
  Logical resource: delay_counter_1/CK
  Location pin: SLICE_X16Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.352|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 351 paths, 0 nets, and 75 connections

Design statistics:
   Minimum period:   2.352ns{1}   (Maximum frequency: 425.170MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Sep 10 14:17:13 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 390 MB



