// Seed: 3962081466
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    input id_9,
    output logic id_10,
    output id_11
);
  logic id_12 = 1;
  logic id_13;
  reg   id_14;
  reg   id_15 = id_13 == id_4;
  always @(negedge 1) begin
    for (id_1 = 1; id_12; id_11 = (1))
    #1 begin
      id_15 <= 1;
      if (!id_2) id_14 <= id_15;
      else id_7 = 1;
    end
  end
  always @(negedge id_14) id_11 = 1'h0;
  assign id_11 = 1 ? 1 : id_6;
  logic id_16;
  assign id_15 = 1;
endmodule
