migrantstor leverag virtual memori dram pcm memori architectur hamza bin sohail balaje vamanan vijaykumar school electr comput engin purdu univers hsohail bvamanan vijay abstract immin slow dram scale phase chang memori pcm emerg lead alterna tive main memori technolog pcm achiev low energi technolog specif advantag pcm slower dram write endur fewer write wear previous work propos larg dram base hardwar cach absorb write provid faster access ineffectu cach block evict suffici number access hardwar cach incur signifi cant overhead energi bandwidth key scarc resourc modern multicor hardwar detect remov ineffectu cach incur addit hardwar cost complex leverag virtual memori support purpos propos dram pcm hybrid memori architectur migrat demand pcm dram call dram memori migrantstor includ idea reduc energi bandwidth wear overhead ineffectu migrat propos migrat hysteresi second reduc softwar head good replac polici propos access rapid buffer hardwar buffer track address access migrantstor introduct advent vlsi dram technolog contin scale densiti cost faster law provid larger cheaper main memori modern puter system expert agre charg base approach provid storag scale technolog generat dram scale prompt research investig number altern storag technolog spin torqu transfer ram sttram flash phase chang memori pcm store binari sttram flash pcm spin electr isol charg phase crystallin versus amorph properti depend electr power retain storag technolog volatil altern pcm emerg lead contend superior combin energi speed densiti reli abil wear characterist pcm order magnitud faster endur order magni tude write flash dissip order magnitud energi order magnitud denser sttram pcm project scale densiti well technolog node dram scale stop pcm challeng compar dram pcm time slower read twelv time slower write endur write wear longer latenc impli longer bank busi time lower bandwidth pcm improv dram complet stop scale reliabl perform latenc bandwidth will continu requir improv architectur system support pcm dissip forti time energi cell write energi cell read fortun technol ogi offer advantag dram signifi cant leakag destruct read write select updat row memori array requir addit select circuitri array degrad densiti advantag offset cell energi disadvantag enabl pcm achiev energi compar dram architectur paper propos hardwar scheme exploit advantag scalabl energi allevi ate disadvantag perform reliabl paper propos interest idea pcm base mem ori system approach paper qureshi propos improv perform wear employ larg dram cach hardwar bandwidth demand energi dissip pcm worsen dram cach block access key observa tion good cach block evict dram cach access amort bandwidth energi cost cach block dram cach data written evict dram cach pcm written dram cach ineffectu cach fill reduc pcm wear fact evict dirti dram cach ineffectu cach fill increas writeback pcm worsen pcm wear bandwidth energi key scarc resourc modern multi core matter wors long latenc impli long bank occup degrad bandwidth despit aggress bank multicor absorb latenc thread overlap compens lack bandwidth perform energi wear larg buffer dram appear reason approach employ intellig polici avoid hardwar ineffectu cach fill propos dram pcm hybrid memori architectur leverag virtual memori migrat demand pcm dram call dram memori migrantstor physic memori migrant access handl virtual address translat dram hardwar cach man age physic memori convent placement replac polici manag physic memori migrantstor incur perform energi degrad pro pose idea address issu hard ware cach migrantstor incur bandwidth energi cost ineffectu migrat softwar head migrat degrad system perform energi address issu propos isol heavili access migrat hysteresi migrat number access occur pcm hysteresi implement hardwar cach well requir track dram cach pcm main memori larg fraction main memori track implement hyster sis harwar cach impract natur choic track second current period scan refer bit tabl identifi access implement replac polici main memori small fraction physic memori migrant store incur frequent replac typic main memori wors scale pcm migrantstor small fraction physic memori scan overhead low scan coars time granular second migrat occur frequent microsecond ghz rela tive infrequ scan render replac stale random replac incur perform loss address issu pro pose small hardwar buffer call access rapid buffer hold truncat set address migrantstor access migrat replac softwar scan buffer tabl exploit fact migrat frequent rapid buffer small entri key contribut paper migrantstor dram pcm hybrid memori architectur leverag virtual memori reduc cost energi head compar hardwar cach migrat hysteresi placement polici reduc band width energi overhead ineffectu migrat access rapid buffer reduc soft ware overhead good replac polici simul commerci workload migrantstor perform better compar altern scheme consum energi dram base scheme instanc migrantstor improv energi perform hardwar cach achiev wear rest paper organ provid background pcm discuss work describ migrantstor explain methodolog conclud phase chang memori pcm background work dram charg base storag technolog pcm phase crystallin amorph store state phase exhibit resist detect determin phase pcm retain phase absenc electr power make pcm volatil storag medium diod transi tor base pcm implement suppli voltag scale better transistor base implement assum transistor base implement rest paper pcm cell bjt transistor storag element resistor emitt bit figur base connect wordlin collector connect ground read current flow storag element voltag appli bitlin current vari depend storag state sens bitlin determin state write sens current flow storag ele ment current bitlin heat storag element caus element chang phase mag nitud durat current flow determin ele result phase discuss perform energi wear perform dram pcm access includ cell address decod row buffer select row buffer compon common dram pcm differ total access latenc energi dram pcm differ cell latenc energi pcm cell read write latenc twelv time longer dram cell latenc total pcm read write latenc time slow dram write pcm occur background write back chip cach program critic path uncommon case fill writeback buffer consequ long write latenc impact perform read critic read latenc translat doubl read penalti includ latenc queu delay memori control memori bus addit raw read latenc typic raw latenc contribut penalti penalti longer read write latenc fundament impli pcm bank remain busi longer time longer occup reduc bandwidth heavili bank pcm memori bank conflict inevit longer latenc hidden multi thread hide exacerb bandwidth pressur sig nific concern energi latenc total energi cost pcm access rel ativ dram access cell energi cost pcm access relat dram access pcm read destruct dram read read row written pcm cell read energi dram cell energi total pcm read energi dram pcm write heat storag element chang phase contrast dram write chang charg storag capacitor current flow write higher read pcm cell write energi forti time dram diod base implement incur write energi scale well mention total pcm write energi twenti time dram abil updat selec tive part row offset factor twenti fundament select updat stem fact pcm phase base dram charg base pcm write wordlin fire caus bjts entir row turn bitlin part row carri current simpli float phase storag element part figur consequ select updat pcm occur simpli write driver circuitri peripheri array chang wordlin cir cuitri contrast dram charg base dram cell part row simpli dis charg float bitlin corrupt store state select updat dram sram requir select activ wordlin part wordlin connect cell written fire select activ requir extra control wire circuitri array sever degrad densiti dram design employ select updat reli size array array small read write row requir high energi time array larg wire overhead increas area select updat pcm elimin area energi trade allow pcm design size array base sole area constraint selec tive updat tackl energi independ read select read energi write energi write main memori dram pcm narrow row select updat achiev larg reduct write energi byte block versus pcm row span dimm mod ule amount reduct pcm charg base leakag lower dram lower advantag substanti dram incur leakag total energi leakag standbi mode select updat lack leakag enabl pcm equal dram total access energi despit wors cell energi wear write involv heat storag element chang phase write pcm cell wear general pcm cell endur write dram cell wear write left unaddress pcm main memori wear month depend applic writeback behavior select updat help reduc wear avoid unnecessari write addit larg buffer ing provid migrantstor hardwar cach absorb fraction writeback work start pioneer work pcm work technolog devic mate rial pcm architectur propos allevi reliabl perform problem zhou propos fine grain wear level rotat pcm row write coars grain wear level swap segment number write reduc write energi bit level wear bit level comparison avoid write bit valu select updat scheme requir larg barrel shifter pcm chip row rotat byte addit hardwar tabl maintain rotat amount pcm row map segment physic address segment physic locat larg memori hardwar tabl larg tabl add overhead complex contrast migrantstor exploit exist address translat mechan need extra hardwar tabl lee propos reduc pcm write energi wear optim row buffer multipl write locat absorb buffer figur pcm cell select updat write write float wordlin bitlin bjt pass transistor storag element singl writeback pcm array author propos narrow buffer dram balanc tempor spatial local pcm wear sooner dram order magni tude fewer write larg fraction pcm write absorb requir larg buffer row buffer area increas megabyt inflex row buffer hold data subarray subarray row buffer insuffi cient commerci applic multi gigabyt pcm memori contrast migrantstor hardwar cach plenti capac flexibl map effect addit propos hardwar cach qureshi observ databas workload write cach block top block frequent write rest block propos level uneven wear cach block rotat block physic random amount time swap memori disk rotat amount held hard ware tabl memori control tabl larg virtual memori tabl impos overhead despit attempt observ systemat bias commerci workload consequ rotat block avoid overhead work propos copi fre quentli written pcm dram quanta scheme leverag demand migra tion fundament featur cornerston modern vir tual memori scheme end copi access quantum quantum time longer frequent access incur pcm latenc access quanta long local chang copi frequent written ignor frequent read incur pcm laten cie scheme effect improv perform wear paper address wear problem work target slow write paus write allow interven read scheme reduc spread wear schedul write hardwar cach migrantstor dram reduc write traffic pcm improv wear perform energi migrantstor avoid hardwar ineffectu cach fill employ intellig polici dram pcm hybrid memori architectur leverag virtual memori describ migrat demand pcm dram call migrantstor figur local small migrantstor compar pcm effect pcm migrantstor size suffic small size physic memori tabl grow convent polici manag physic mem ori migrantstor incur perform energi degrad recal address issu propos idea migrat hysteresi reduc bandwidth energi overhead ineffectu migrat migrat evict access number time migrant store access rapid buffer reduc replac polici softwar overhead scan ning tabl identifi access migrantstor trigger fewer migrat hysteresi reduc softwar overhead migrantstor oper access pcm trigger fault caus migrat migrantstor fault direct map migrantstor physic mem ori includ pcm migrantstor iden tifi pcm migrantstor set bit tabl entri migrat swap migrantstor clear bit evict migrantstor fault retriev data slow disk pcm fault transfer data storag media faster disk pcm migrantstor assum fast trap pcm fault trap handler invok dma copi pcm migrantstor write evict migrantstor dirti pcm point system contig uous address dma achiev high bandwidth open mode cach block size burst exploit row local pcm dram stale cach block belong copi flush cach dma free cpu track replac prioriti migrantstor rapid buffer pcm migrantstor reason fast switch thread migra tion addit replac polici book keep incur higher overhead experi assum processor switch thread run replac polici softwar migrat migrat inev figur migrantstor migrantstor dram core core core core bank bank bank bank pcm migrat interconnect incur perform energi overhead migrat hysteresi reduc overhead ineffectu migrat migrantstor locat system memori bus side pcm dedic link simi lar cach irrespect placement migrant store rais coher issu migrantstor physic memori migrantstor involv pcm migrantstor extra pro cessor pin share processor pin pcm high bandwidth migrantstor bank pcm bank key hardwar cost migrantstor dram discuss migrantstor smaller pcm tabl overhead small usual address translat locat desir migrantstor hardwar cach reli tag incur higher cost overhead replac recal migrat occur fre quentli allow migrantstor replac softwar scan refer bit tabl migrat avoid replac access migrant store random replac stack base polici evict incur consider perform energi loss address issu propos hardwar buffer call rapid buffer hold address migrantstor access consecut migrat buffer memori control insert address hardwar dmas migra tion replac modul scan rapid buffer full tabl updat data struc ture lru stack lru replac allow avoid replac access migrantstor local reason migrat frequenc number uniqu touch migra tion small small buffer captur benefit entri runtim overhead softwar hidden well migrat dmas case buffer capac exceed oldest entri overwritten provid truncat list access softwar truncat list updat data structur migrat hysteresi recal reduc bandwidth energi overhead ineffectu migrat propos migrat hysteresi migrat number access occur pcm reduc number ineffectu migrat hysteresi reduc softwar overhead system perform energi replac polici lru built hysteresi obviat explicit hysteresi hysteresi control place ment replac lru prevent poor replac prevent unnecessari placement perform energi penalti paid well replac occur hysteresi achiev lower energi presenc lru count access reus block dirti bit block ing scheme pcm hysteresi count blind count access includ cach hit confus hysteresi cach hit access pcm inject nois count consequ count chip miss hysteresi counter current system report chip miss tlb modifi cach replay processor pipelin enabl count return data pipelin chip cach chip identifi pipelin replay access count increment tlb piggi back updat refer bit convent tlbs access extra tlb access count propag tabl tlb evict current system incur overhead migrat count reach hysteresi threshold ensur migrat prevent migrat demand access threshold swamp ing pcm bank memori bus prioriti migrat access migrat allow migrat access proceed consecut cach block size burst migrat priorit balanc migrat bandwidth migrat access delay migrat hysteresi hardwar cach subtl issu migrat hysteresi hardwar cach requir track access count block physic memori cach track add state overhead complex hardwar cach piggyback tabl migrantstor incur overhead block save write energi wear expos selec tive updat block dirti block byte block written pcm evic tion migrantstor hardwar cach form block entir hardwar expos key aspect pcm implement block tabl expand dirti block dirti bit held tlbs well block dirti bit migrantstor bit clear migrat migrantstor write migrantstor block dirti bit updat tlb piggyback updat dirti bit convent tlbs extra tlb accss replac migrantstor tlb tabl block writ ten pcm smaller block size reduc write energi wear increas space overhead extra dirti bit tabl multipl adjac cach block clean dirti spatial local iti block compris cach block reduc space overhead byte block extra bit tabl entri discuss block dirti bit need migrantstor hysteresi count pcm reus field tabl tlb dirti bit count block dirti bit count impos space overhead pcm tabl larger migrantstor tabl option employ separ tabl pcm migrantstor pcm tabl hold hysteresi count migrantstor tabl hold block bit tlb cach tabl tlb entri reus field block bit count final dirti block evict written migrantstor pcm clean block intact pcm normal migrat sourc destina tion migrat fulli vacat space resourc sourc space alloc avoid lose clean block alloca tion alloc migrat space pcm lack alloc impli migrantstor stale pcm migrantstor smaller pcm duplic overhead small hold stale data structur isol tabl stale point tabl entri evict migrantstor direct writeback migrantstor pcm appropri stale chang tabl map point updat stale turn stale current methodolog simul migrantstor wisconsin gem built top simic full system simul simu late sparc base multicor run solari parison simul hardwar cach row buffer copi quanta hardwar paramet tabl pcm dram latenc combin pcm technolog paper dram model array decod row buffer wire latenc ponent pcm dram micron sys tabl hardwar paramet core order cach split privat set associ cach block cycl hit lru cach unifi share inclus set associ bank cycl hit lru coher mesi directori full bit vector memori subsystem total latenc request respons queu control devic latenc transfer latenc memori cycl cpu cycl bus bit total memori cycl simul system latenc energi base dram dram ideal memori cycl read write total bank byte interleav entri bank queue row read write row hit read write leakag base pcm pcm cell latenc dram read write memori cycl read cycl write bank byte interleav entri bank queue cell energi dram read write row read row byte cach block write byte block write row hit read write leakag migrantstor dram memori cycl read write total bank byte interleav entri bank queue row read write row hit read write leakag neglig energi entri rapid buffer hardwar cach parallel sequenti dram associ memori cycl read write total bank byte interleav entri bank queue row read write row hit read write leakag power calcul tabl total latenc better cell latenc describ account latenc bank bus occup queu control memori compon pcm occup larg model aggr sive bank base pcm system bank deep queue unduli penal pcm case simul extra pcm dram access need migrat migrantstor cach fill hardwar cach care model open mode pcm dram migrat cach fill perform sequenti access benefit open row hit spe cific migrat migrantstor cach fill hardwar cach involv read demand pcm read victim dram write demand dram write victim dirti pcm three oper exploit par allel access bank need retriev byte bank pcm byte bank dram row local multipl access bank access pcm access dram oper exploit select updat write dirti block ensur comparison hardwar cach remain con servat migrantstor stall migrat trigger oper finish tabl point stale hardwar cach stall oper assum ing rest oper hidden hardwar return request word hardwar cach optim effect stall caus miss dram cach block transfer latenc oper oper incur bank occup migrantstor hardwar cach mention trigger byte burst migrat cach fill allow migrat demand access proceed burst burst cach invalid write match cach block migrat incur cycl memori system migrantstor charg cycl extra migrat softwar overhead addit memori system overhead overhead cover fast trap startup ten cycl initi dmas migrat ten insruct updat ing tabl entri shoot tlb entri migrat ten instruct trap han dler scan rapid buffer updat lru stack code scan entri rapid buffer updat lru stack static instruct dynam instruct total count ten instruct trap code exhib poorer local applic conserv assum instruct cycl hide instruct cycl migrat conserv assum hide model pcm dram energi sourc tabl total energi better cell energi describ assum pcm read entir row migrat read miss pcm base dram miss hysteresi threshold migrantstor migrat migrantstor cach fill hardwar cach pcm write cach block entir row migrat write writeback pcm system dram cach writeback migrantstor hysteresi block dirti writeback migrantstor hardwar cach migra tion cach fill care model row hit pcm dram avoid larg array access ener gie migrat incur memori system migrantstor charg softwar energi overhead migrat assum dynam instruct trap softwar intel xeon consum instruct note softwar overhead cycl averag migrat memori system overhead cycl reduc softwar overhead hysteresi averag simul account actual migrat overhead commerci scientif workload describ tabl account statist variat random perturb run achiev confid tabl workload apach file client time warm transact transact execut onlin transact process oltp postgresql databas server databas warehous user time warm databas transact measur transact spec server workload sun jvm simul warehous cpu time warm transact measur transact ifi fft transpos comput fourier transform complex data point decompos matrix barrier iter main loop experiment compar migrantstor altern term perform energi analyz effect migrat hysteresi block compar migrantstor mecha nism studi sensit migrantstor dram size final compar migrantstor altern term wear perform energi commerci workload scientif workload commerci workload figur compar perform plain pcm pcm plain dram dram ideal pcm sram base cach pcm base hardwar cach enhanc row buffer row buffer copi quanta quanta copi migrantstor commerci work load scientif workload axi perform normal pcm base higher bet ter pcm extra cach dram migrantstor hardwar cach pcm base area equival sram base cach block dram ideal convent dram dram scale continu variant hardwar cach sequenti tag fol low data access cach seq employ larg cach reduc energi access match cost extra latenc par allel tag data access cach par optim latenc cost extra energi access set associ way parallel hardwar cach variant dram associ size block byte block lru replac author assum dram cach pcm assum proport smaller size dram cach pcm gem cach warm blow rest paramet despit size dif ferenc speedup hardwar cach enhanc row buffer row buffer assum byte wide row buffer pcm bank energi perform optim point byte wide row buffer bank migrantstor dram byte block hysteresi threshold latenc ener gie scheme tabl quanta copi scheme dram larger dram today choos dram hardwar cach migrantstor emul futur data will increas dram will stop scal ing lack cach pcm perform wors pcm base dram ideal perform better pcm base pcm longer latenc higher occup dram pcm cach larg dram expect scale comparison establish opportun rest scheme row buffer perform wors pcm base high row rate fact miss incur row wait pcm array read latenc long pcm array write latenc row writeback dirti footnot valid row buffer implement run ocean radix splash suit row buffer achiev speedup pcm row rate row buffer paper commerci workload exhibit poorer row local splash multithead workload absorb modest longer latenc cach seq compar cach par variant achiev formanc variant perform better pcm base dram cach migrantstor perform better cach seq larger dram achiev better perform pcm sram base final quanta copi perform wors pcm base copi frequent written dram quanta late access incur pcm latenc copi frequent written ignor frequent read figur compar energi scheme axi energi normal pcm base lower better break energi leakag dynam softwar overhead migrantstor discuss leakag lower tabl open mode access migrat hardwar cach fill improv perform energi minim high energi row retriev dram pcm array pcm sram base cach consum high energi pcm dram ideal row buffer con figur perform commerci workload apach oltp specjbb rfo ize pcm dram ideal row buffer cach par cach seq migrantstor quanta copi lower energi pcm base cach seq consum lower energi cach par access match migrantstor consum energi cach seq pcm base cach par incur associ access extra dram energi ineffectu cach fill extra dram pcm energi cach seq incur associ access incur ineffectu cach fill associ access access energi equal neglig tag head tabl migrantstor associ access reduc ineffectu migrat hysteresi quanta copi copi fewer migrantstor end access pcm dram quanta energi consump tion pcm perform figur charg softwar overhead softwar copi quanta copi apach copi late consum energi explain energi tabl averag number busi bank pcm base dram ideal cach seq migrantstor comput averag pcm execut cycl execut time system figur averag execut time distort true count system busi bank tabl fraction miss cach seq migrantstor rate cach seq cach miss trigger cach fill rate cach fill migrantstor migrantstor miss hyster sis threshold trigger migrat fraction miss trigger migrat migrantstor migrat discuss column noh number cach par cach seq expect pcm busi bank dram ideal bank higher number busi bank pcm confirm bandwidth pressur pcm pcm base cach seq migrantstor consider reduc pressur cach migrantstor migrat migrantstor cach seq cach seq achiev lower cach rate migrantstor rate tabl fill ineffectu avoid hysteresi confirm fact despit higher rate migrantstor form better cach seq figur cach fill fill rate tabl migrat migrat tabl fill consum pcm dram energi cach higher energi migrantstor summari migrantstor perform better compar altern scheme con sume energi dram base altern recal migrantstor avoid sram tag cost overhead hardwar cach scientif workload figur compar perform energi scheme run scientif benchmark fft axi perfor manc energi normal pcm_base benchmark lower memori pres sure commerci workload differ system perform good row local iti row buffer perform better rest term energi pcm row buffer cach seq cach par migrantstor perform better pcm base reason commerci workload low rate dynam energi lower dram leakag dram ideal cach seq cach par migrantstor dram leak age pronounc larg dram figur energi comerci workload apach oltp specjbb ize pcm dram ideal overhead leakag dram dynam pcm dynam row buffer cach par cach seq miigrantstor quanta copi tabl detail metric cycl execut cycl pcm base bench mark dram ideal pcm pcm base cach seq migrantstor noh busi bank cycl busi bank cycl busi bank cycl busi bank cycl rate busi bank cycl rate migr ation busi bank cycl rate write reduct apach oltp specjbb perform system scientif workload analyz workload hysteresi block rapid buffer figur compar perform vari ant migrantstor hysteresi block noh hysteresi byte block noh with hysteresi threshold block size byte default migrant store migrat write hysteresi threshold byte block axi perform variant normal default figur variant energi noh noh with perform vari workload figur import incur sig nific energi degrad figur compar migrantstor default highlight hysteresi hysteresi configur migrat dram miss hardwar cach incur migrat default migrantstor noh migrat rate tabl migrat fewer cach cach fill cach fill rate tabl better rate fulli associ migrantstor versus associ hardwar cach absenc block noh pcm energi compon larg full pcm write migrantstor bar hysteresi threshold perform well figur confirm hysteresi fair stabl rang threshold valu incur perform loss figur consider delay migrat compar coars byte block fine byte block finer granular consider chang perform figur improv energi figur improv ment explain dirti writeback reduct percent pcm traffic default migrantstor byte block write reduct tabl expos trade tabl space overhead writeback traf fic final migrat write improv energi fewer migrat incur consid erabl perform loss migrat read read problem quanta copi figur note energi advantag cach seq figur disappear hyster sis block energi overhead noh migrantstor figur comparison highlight hysteresi block figur isol perform energi impact migrantstor replac polici compar figur perform energi scientif workload fft fft rfo ize perform energi overhead leakag dram dynam pcm dynam pcm dram ideal row buffer cach seq miigrantstor quanta copi cach par figur perform impact hysteresi block apach oltp specjbb rfo ize noh noh with migrantstor figur energi impact hysteresi block apach oltp specjbb ize overhead leakag dram dynam noh noh with migrantstor pcm dynam migrantstor perfect lru entri rapid buffer approxim perfect lru capac exceed random replac axi perform energi normal default migrantstor rapid buffer gap averag perform energi random lru entri rapid buffer suffici bridg gap energi gap nar rower perform gap softwar head incur lru updat data structur random wear evalu wear lifetim hardwar cach appendix detail conclus architectur system support will requir exploit advantag scalabl energi allevi disadvantag perform reliabl previous dram base hardwar cach incur bandwidth energi overhead ineffectu cach block evict suffici number access bandwidth energi key scarc resourc modern multicor employ intellig polici avoid hardwar ineffectu cach fill propos dram pcm hybrid memori architec ture leverag virtual memori migrat demand pcm dram call migrantstor convent placement replac ment polici manag physic memori migrantstor incur perform energi degrad propos idea address issu reduc energi bandwidth wear overhead ineffectu migrat propos migrat hysteresi second reduc softwar overhead good replac polici propos access rapid buffer hardwar buffer track address access migrantstor simul commerci workload migrantstor perform better compar altern scheme consum energi dram base scheme migrantstor improv energi perform respec tive achiev wear compar hardwar cach physic memori migrantstor avoid sram tag cost overhead hardwar cach experi migrat hysteresi block crucial migrant perform energi perfor manc energi wear cost attract option architect futur memori system pcm tech nolog leverag virtual memori migrantstor open possibl interest architectur operat ing system synergi exploit pcm base sys tem refer alameldeen wood variabl architectur simul multi thread workload hpca proceed ing intern symposium high erform comput architectur ieee comput societi bedeschi demonstr high densiti phase chang memori vlsi circuit digest techni cal paper symposium june bedeschi multi level cell bipolar select phase chang memori solid state circuit confer isscc digest technic paper ieee intern feb enhanc write perform phase chang random access memori solid state circuit ieee jour nal jan ipek condit nightingal burger moscibroda dynam replic memori build reliabl system nanoscal resist memori asplo pro ceed fifteenth edit asplo architectur port program languag oper system lee diod switch pram read throughput solid state circuit ieee journal jan lee ipek mutlu burger architect phase chang memori scalabl dram altern isca pro ceed annual intern symposium comput architectur york usa acm martin general execut driven mul tiprocessor simul gem toolset sigarch comput archit news micron micron system power calcul http support info powercalc qureshi franceschini lastra montaòo improv read perform phase chang memori write cancel write paus hpca proceed intern symposium high perform comput architectur qureshi karidi franceschini srinivasan lastra abali enhanc lifetim secur pcm base main memori start gap wear level micro proceed annual ieee acm intern sympo sium microarchitectur york usa acm qureshi srinivasan river scalabl high formanc main memori system phase chang memori tech nolog isca proceed annual intern symposium comput architectur york figur perform energi impact migrantstor replac policii apach oltp specjbb apach oltp specjbb random rapid buffer lru perform energi rfo ize ffe usa acm kang phase chang random cess memori pram mhz synchron burst read opera tion solid state circuit ieee journal jan semiconductor industri associ intern technolog roadmap semiconductor seong woo lee secur refresh pre vent malici wear increas durabl phase chang memori dynam random address map isca proceed annual intern symposium comput architectur york usa acm thoziyoor ahn monchiero brockman jouppi comprehens memori model tool plicat design analysi futur memori hierarchi isca proceed intern symposium comput architectur washington usa ieee comput societi cho nonvolatil phase transit random access memori pram solid state circuit ieee jour nal jan zhang explor phase chang memori die stack power thermal friend fast durabl memori chitectur pact proceed interna tional confer parallel architectur compil techniqu washington usa ieee comput societi zhou zhao yang zhang durabl energi effici main memori phase chang memori technolog isca proceed annual intern sympo sium comput architectur york usa acm appendix sensit dram size figur vari size dram size axi perform energi apach oltp specjbb maliz pcm base dram size increas migrantstor improv perform expect larger dram achiev lower rate smaller dram fewer access pcm lower energi larger dram wear figur distribut write block pcm pcm base cach seq migrantstor graph workload axi number write cach block pcm axi cumu lativ percent block access simul observ systemat bias write block report hardwar cach paper includ hardwar block rotat scheme cach seq pcm base cach seq migrantstor achiev fewer number block write pcm avoid ineffectu migrat migrantstor incur fewer dirti evict dram achiev fewer block write cach seq case migrantstor extra write pcm write back migrat spread mem ori block avoid worsen block write pcm spread occur good cach prevent repeat write memori block reach pcm scientif work load fft system incur fewer write larg fraction memori block work load low memori pressur graph number block write lifetim general depend rate workload write pcm distribut write block write rate account tabl summa rize worst case lifetim memori block three scheme run workload block remov patholog case hurt base case sys assum random churn smooth write physic frame number write frame exceed maximum frame real system experi amount churn assumpt conserv random churn address activ pcm pcm migrat defin worst case lifetim set block lifetim subset block written number time tabl maximum number write block simul expect normal lifetim assum pcm endur write normal write rate system vari speed pcm execut time system rate bias execut speed compar pcm pcm base cach seq migrantstor reduc maximum number write migrantstor fur ther reduc dirti evict ineffectu migra tion achiev fewer write fft longer lifetim commerci workload fft exert lower memori pressur lower write rate figur sensit dram size rfo ize migrantstor migrantstor perform energi figur wear tabl worst case lifetim memori block bench mark pcm pcm base cach seq migrant store rit lif rit lif rit lif rit ife apach oltp specjbb fft loc loc number write number write loc migrantstor pcm cach seq pcm base specjbboltpapach fft number write 