; RUN: llc -mtriple=amdgpu9.50-amd-amdhsa -stop-after=finalize-isel %s -o - | FileCheck %s --check-prefix=ISEL
; RUN: llc -global-isel -mtriple=amdgpu9.50-amd-amdhsa -stop-after=finalize-isel %s -o - | FileCheck %s --check-prefix=ISEL
; RUN: llc -mtriple=amdgpu9.50-amd-amdhsa %s -o - | FileCheck %s --check-prefix=ASM --implicit-check-not=buffer_inv

; Both instruction selectors keep the hint in the arm that requests padding.
; ISEL-LABEL: name: hint_counter_intrinsic
; ISEL: bb.{{[0-9]+}}.long:
; ISEL: GLOBAL_LOAD_DWORD
; ISEL-NEXT: PAD_COUNTER 0, 1
; ISEL: bb.{{[0-9]+}}.join:

; The hint itself emits nothing.
; ASM-LABEL: hint_counter_intrinsic:
; ASM: s_waitcnt vmcnt(0)
; ASM-NEXT: global_store_dword
define amdgpu_kernel void @hint_counter_intrinsic(ptr addrspace(1) %data,
                                                  ptr addrspace(1) %out,
                                                  i32 %condition) {
entry:
  %index = call i32 @llvm.amdgcn.workitem.id.x()
  %wide = zext i32 %index to i64
  %a.ptr = getelementptr i32, ptr addrspace(1) %data, i64 %wide
  %a = load i32, ptr addrspace(1) %a.ptr, align 4
  %offset = add i64 %wide, 64
  %cond = icmp ne i32 %condition, 0
  br i1 %cond, label %long, label %join
long:
  %b.ptr = getelementptr i32, ptr addrspace(1) %data, i64 %offset
  %b = load i32, ptr addrspace(1) %b.ptr, align 4
  call void @llvm.amdgcn.pad.counter(i32 0, i32 1)
  br label %join
join:
  %v = phi i32 [ %b, %long ], [ 0, %entry ]
  %a.out = getelementptr i32, ptr addrspace(1) %out, i64 %wide
  store i32 %a, ptr addrspace(1) %a.out, align 4
  %v.out = getelementptr i32, ptr addrspace(1) %out, i64 %offset
  store i32 %v, ptr addrspace(1) %v.out, align 4
  ret void
}

declare i32 @llvm.amdgcn.workitem.id.x()
declare void @llvm.amdgcn.pad.counter(i32 immarg, i32 immarg)
