// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_ST_fsm_state1 = "1";
const sc_lv<3> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_ST_fsm_state6 = "100";
const bool relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_boolean_1 = true;
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_1 = "1";
const bool relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_boolean_0 = false;
const sc_lv<1> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv1_0 = "0";
const sc_lv<1> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv1_1 = "1";
const sc_lv<12> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv12_0 = "000000000000";
const sc_lv<12> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv12_F04 = "111100000100";
const sc_lv<12> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv12_1 = "1";
const sc_lv<3> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv3_0 = "000";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_A = "1010";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_F = "1111";
const sc_lv<6> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv6_3F = "111111";
const sc_lv<6> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv6_0 = "000000";
const sc_lv<16> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv16_0 = "0000000000000000";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_4 = "100";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_9 = "1001";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_3 = "11";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_5 = "101";
const sc_lv<32> relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::ap_const_lv32_2 = "10";

relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln415_4_fu_429_p2);
    sensitive << ( zext_ln415_4_fu_425_p1 );
    sensitive << ( trunc_ln708_s_fu_384_p4 );

    SC_METHOD(thread_add_ln415_5_fu_527_p2);
    sensitive << ( zext_ln415_5_fu_523_p1 );
    sensitive << ( trunc_ln708_3_fu_482_p4 );

    SC_METHOD(thread_add_ln415_6_fu_625_p2);
    sensitive << ( zext_ln415_6_fu_621_p1 );
    sensitive << ( trunc_ln708_4_fu_580_p4 );

    SC_METHOD(thread_add_ln415_fu_331_p2);
    sensitive << ( zext_ln415_fu_327_p1 );
    sensitive << ( trunc_ln_fu_286_p4 );

    SC_METHOD(thread_and_ln415_1_fu_419_p2);
    sensitive << ( or_ln412_4_fu_407_p2 );
    sensitive << ( tmp_79_fu_412_p3 );

    SC_METHOD(thread_and_ln415_2_fu_517_p2);
    sensitive << ( or_ln412_5_fu_505_p2 );
    sensitive << ( tmp_83_fu_510_p3 );

    SC_METHOD(thread_and_ln415_3_fu_615_p2);
    sensitive << ( or_ln412_6_fu_603_p2 );
    sensitive << ( tmp_87_fu_608_p3 );

    SC_METHOD(thread_and_ln415_fu_321_p2);
    sensitive << ( or_ln412_fu_309_p2 );
    sensitive << ( tmp_75_fu_314_p3 );

    SC_METHOD(thread_and_ln416_4_fu_449_p2);
    sensitive << ( tmp_78_fu_400_p3 );
    sensitive << ( xor_ln416_4_fu_443_p2 );

    SC_METHOD(thread_and_ln416_5_fu_547_p2);
    sensitive << ( tmp_82_fu_498_p3 );
    sensitive << ( xor_ln416_5_fu_541_p2 );

    SC_METHOD(thread_and_ln416_6_fu_645_p2);
    sensitive << ( tmp_86_fu_596_p3 );
    sensitive << ( xor_ln416_6_fu_639_p2 );

    SC_METHOD(thread_and_ln416_fu_351_p2);
    sensitive << ( tmp_74_fu_302_p3 );
    sensitive << ( xor_ln416_fu_345_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state6);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op21 );
    sensitive << ( io_acc_block_signal_op109 );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op21 );
    sensitive << ( io_acc_block_signal_op109 );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op21 );
    sensitive << ( io_acc_block_signal_op109 );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( io_acc_block_signal_op21 );

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( io_acc_block_signal_op109 );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( icmp_ln41_fu_125_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_data_V_data_0_V_blk_n);
    sensitive << ( data_V_data_0_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_673 );

    SC_METHOD(thread_data_V_data_0_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_1_V_blk_n);
    sensitive << ( data_V_data_1_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_673 );

    SC_METHOD(thread_data_V_data_1_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_2_V_blk_n);
    sensitive << ( data_V_data_2_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_673 );

    SC_METHOD(thread_data_V_data_2_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_data_V_data_3_V_blk_n);
    sensitive << ( data_V_data_3_V_empty_n );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( icmp_ln41_reg_673 );

    SC_METHOD(thread_data_V_data_3_V_read);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_i_fu_131_p2);
    sensitive << ( i_0_reg_114 );

    SC_METHOD(thread_icmp_ln1494_1_fu_379_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter1_reg );
    sensitive << ( tmp_data_1_V_reg_691 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_2_fu_477_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter1_reg );
    sensitive << ( tmp_data_2_V_reg_700 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_3_fu_575_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter1_reg );
    sensitive << ( tmp_data_3_V_reg_709 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln1494_fu_281_p2);
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter1_reg );
    sensitive << ( tmp_data_0_V_reg_682 );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    SC_METHOD(thread_icmp_ln41_fu_125_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( i_0_reg_114 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_icmp_ln718_4_fu_189_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln718_4_fu_185_p1 );

    SC_METHOD(thread_icmp_ln718_5_fu_221_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln718_5_fu_217_p1 );

    SC_METHOD(thread_icmp_ln718_6_fu_253_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln718_6_fu_249_p1 );

    SC_METHOD(thread_icmp_ln718_fu_157_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( trunc_ln718_fu_153_p1 );

    SC_METHOD(thread_icmp_ln768_4_fu_211_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_16_1_fu_195_p4 );

    SC_METHOD(thread_icmp_ln768_5_fu_243_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_16_2_fu_227_p4 );

    SC_METHOD(thread_icmp_ln768_6_fu_275_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_16_3_fu_259_p4 );

    SC_METHOD(thread_icmp_ln768_fu_179_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_s_fu_163_p4 );

    SC_METHOD(thread_icmp_ln879_4_fu_205_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_16_1_fu_195_p4 );

    SC_METHOD(thread_icmp_ln879_5_fu_237_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_16_2_fu_227_p4 );

    SC_METHOD(thread_icmp_ln879_6_fu_269_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_16_3_fu_259_p4 );

    SC_METHOD(thread_icmp_ln879_fu_173_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln41_reg_673 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( p_Result_s_fu_163_p4 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state6 );

    SC_METHOD(thread_io_acc_block_signal_op109);
    sensitive << ( res_V_data_0_V_full_n );
    sensitive << ( res_V_data_1_V_full_n );
    sensitive << ( res_V_data_2_V_full_n );
    sensitive << ( res_V_data_3_V_full_n );

    SC_METHOD(thread_io_acc_block_signal_op21);
    sensitive << ( data_V_data_0_V_empty_n );
    sensitive << ( data_V_data_1_V_empty_n );
    sensitive << ( data_V_data_2_V_empty_n );
    sensitive << ( data_V_data_3_V_empty_n );

    SC_METHOD(thread_or_ln412_4_fu_407_p2);
    sensitive << ( icmp_ln718_4_reg_733 );
    sensitive << ( tmp_77_fu_393_p3 );

    SC_METHOD(thread_or_ln412_5_fu_505_p2);
    sensitive << ( icmp_ln718_5_reg_748 );
    sensitive << ( tmp_81_fu_491_p3 );

    SC_METHOD(thread_or_ln412_6_fu_603_p2);
    sensitive << ( icmp_ln718_6_reg_763 );
    sensitive << ( tmp_85_fu_589_p3 );

    SC_METHOD(thread_or_ln412_fu_309_p2);
    sensitive << ( icmp_ln718_reg_718 );
    sensitive << ( tmp_73_fu_295_p3 );

    SC_METHOD(thread_p_Result_16_1_fu_195_p4);
    sensitive << ( data_V_data_1_V_dout );

    SC_METHOD(thread_p_Result_16_2_fu_227_p4);
    sensitive << ( data_V_data_2_V_dout );

    SC_METHOD(thread_p_Result_16_3_fu_259_p4);
    sensitive << ( data_V_data_3_V_dout );

    SC_METHOD(thread_p_Result_s_fu_163_p4);
    sensitive << ( data_V_data_0_V_dout );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_res_V_data_0_V_blk_n);
    sensitive << ( res_V_data_0_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_0_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( tmp_data_0_V_2_reg_778 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_0_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_1_V_blk_n);
    sensitive << ( res_V_data_1_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_1_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( tmp_data_1_V_2_reg_783 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_1_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_2_V_blk_n);
    sensitive << ( res_V_data_2_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_2_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( tmp_data_2_V_2_reg_788 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_2_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_res_V_data_3_V_blk_n);
    sensitive << ( res_V_data_3_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );

    SC_METHOD(thread_res_V_data_3_V_din);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( tmp_data_3_V_2_reg_793 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_res_V_data_3_V_write);
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_reg_673_pp0_iter2_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_select_ln340_1_fu_461_p3);
    sensitive << ( add_ln415_4_fu_429_p2 );
    sensitive << ( select_ln777_4_fu_455_p3 );

    SC_METHOD(thread_select_ln340_2_fu_559_p3);
    sensitive << ( add_ln415_5_fu_527_p2 );
    sensitive << ( select_ln777_5_fu_553_p3 );

    SC_METHOD(thread_select_ln340_3_fu_657_p3);
    sensitive << ( add_ln415_6_fu_625_p2 );
    sensitive << ( select_ln777_6_fu_651_p3 );

    SC_METHOD(thread_select_ln340_fu_363_p3);
    sensitive << ( add_ln415_fu_331_p2 );
    sensitive << ( select_ln777_fu_357_p3 );

    SC_METHOD(thread_select_ln777_4_fu_455_p3);
    sensitive << ( icmp_ln879_4_reg_738 );
    sensitive << ( icmp_ln768_4_reg_743 );
    sensitive << ( and_ln416_4_fu_449_p2 );

    SC_METHOD(thread_select_ln777_5_fu_553_p3);
    sensitive << ( icmp_ln879_5_reg_753 );
    sensitive << ( icmp_ln768_5_reg_758 );
    sensitive << ( and_ln416_5_fu_547_p2 );

    SC_METHOD(thread_select_ln777_6_fu_651_p3);
    sensitive << ( icmp_ln879_6_reg_768 );
    sensitive << ( icmp_ln768_6_reg_773 );
    sensitive << ( and_ln416_6_fu_645_p2 );

    SC_METHOD(thread_select_ln777_fu_357_p3);
    sensitive << ( icmp_ln879_reg_723 );
    sensitive << ( icmp_ln768_reg_728 );
    sensitive << ( and_ln416_fu_351_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp_73_fu_295_p3);
    sensitive << ( tmp_data_0_V_reg_682 );

    SC_METHOD(thread_tmp_74_fu_302_p3);
    sensitive << ( tmp_data_0_V_reg_682 );

    SC_METHOD(thread_tmp_75_fu_314_p3);
    sensitive << ( tmp_data_0_V_reg_682 );

    SC_METHOD(thread_tmp_76_fu_337_p3);
    sensitive << ( add_ln415_fu_331_p2 );

    SC_METHOD(thread_tmp_77_fu_393_p3);
    sensitive << ( tmp_data_1_V_reg_691 );

    SC_METHOD(thread_tmp_78_fu_400_p3);
    sensitive << ( tmp_data_1_V_reg_691 );

    SC_METHOD(thread_tmp_79_fu_412_p3);
    sensitive << ( tmp_data_1_V_reg_691 );

    SC_METHOD(thread_tmp_80_fu_435_p3);
    sensitive << ( add_ln415_4_fu_429_p2 );

    SC_METHOD(thread_tmp_81_fu_491_p3);
    sensitive << ( tmp_data_2_V_reg_700 );

    SC_METHOD(thread_tmp_82_fu_498_p3);
    sensitive << ( tmp_data_2_V_reg_700 );

    SC_METHOD(thread_tmp_83_fu_510_p3);
    sensitive << ( tmp_data_2_V_reg_700 );

    SC_METHOD(thread_tmp_84_fu_533_p3);
    sensitive << ( add_ln415_5_fu_527_p2 );

    SC_METHOD(thread_tmp_85_fu_589_p3);
    sensitive << ( tmp_data_3_V_reg_709 );

    SC_METHOD(thread_tmp_86_fu_596_p3);
    sensitive << ( tmp_data_3_V_reg_709 );

    SC_METHOD(thread_tmp_87_fu_608_p3);
    sensitive << ( tmp_data_3_V_reg_709 );

    SC_METHOD(thread_tmp_88_fu_631_p3);
    sensitive << ( add_ln415_6_fu_625_p2 );

    SC_METHOD(thread_tmp_data_0_V_2_fu_371_p3);
    sensitive << ( icmp_ln1494_fu_281_p2 );
    sensitive << ( select_ln340_fu_363_p3 );

    SC_METHOD(thread_tmp_data_1_V_2_fu_469_p3);
    sensitive << ( icmp_ln1494_1_fu_379_p2 );
    sensitive << ( select_ln340_1_fu_461_p3 );

    SC_METHOD(thread_tmp_data_2_V_2_fu_567_p3);
    sensitive << ( icmp_ln1494_2_fu_477_p2 );
    sensitive << ( select_ln340_2_fu_559_p3 );

    SC_METHOD(thread_tmp_data_3_V_2_fu_665_p3);
    sensitive << ( icmp_ln1494_3_fu_575_p2 );
    sensitive << ( select_ln340_3_fu_657_p3 );

    SC_METHOD(thread_trunc_ln708_3_fu_482_p4);
    sensitive << ( tmp_data_2_V_reg_700 );

    SC_METHOD(thread_trunc_ln708_4_fu_580_p4);
    sensitive << ( tmp_data_3_V_reg_709 );

    SC_METHOD(thread_trunc_ln708_s_fu_384_p4);
    sensitive << ( tmp_data_1_V_reg_691 );

    SC_METHOD(thread_trunc_ln718_4_fu_185_p1);
    sensitive << ( data_V_data_1_V_dout );

    SC_METHOD(thread_trunc_ln718_5_fu_217_p1);
    sensitive << ( data_V_data_2_V_dout );

    SC_METHOD(thread_trunc_ln718_6_fu_249_p1);
    sensitive << ( data_V_data_3_V_dout );

    SC_METHOD(thread_trunc_ln718_fu_153_p1);
    sensitive << ( data_V_data_0_V_dout );

    SC_METHOD(thread_trunc_ln_fu_286_p4);
    sensitive << ( tmp_data_0_V_reg_682 );

    SC_METHOD(thread_xor_ln416_4_fu_443_p2);
    sensitive << ( tmp_80_fu_435_p3 );

    SC_METHOD(thread_xor_ln416_5_fu_541_p2);
    sensitive << ( tmp_84_fu_533_p3 );

    SC_METHOD(thread_xor_ln416_6_fu_639_p2);
    sensitive << ( tmp_88_fu_631_p3 );

    SC_METHOD(thread_xor_ln416_fu_345_p2);
    sensitive << ( tmp_76_fu_337_p3 );

    SC_METHOD(thread_zext_ln415_4_fu_425_p1);
    sensitive << ( and_ln415_1_fu_419_p2 );

    SC_METHOD(thread_zext_ln415_5_fu_523_p1);
    sensitive << ( and_ln415_2_fu_517_p2 );

    SC_METHOD(thread_zext_ln415_6_fu_621_p1);
    sensitive << ( and_ln415_3_fu_615_p2 );

    SC_METHOD(thread_zext_ln415_fu_327_p1);
    sensitive << ( and_ln415_fu_321_p2 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( icmp_ln41_fu_125_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter2 );

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, data_V_data_0_V_dout, "(port)data_V_data_0_V_dout");
    sc_trace(mVcdFile, data_V_data_0_V_empty_n, "(port)data_V_data_0_V_empty_n");
    sc_trace(mVcdFile, data_V_data_0_V_read, "(port)data_V_data_0_V_read");
    sc_trace(mVcdFile, data_V_data_1_V_dout, "(port)data_V_data_1_V_dout");
    sc_trace(mVcdFile, data_V_data_1_V_empty_n, "(port)data_V_data_1_V_empty_n");
    sc_trace(mVcdFile, data_V_data_1_V_read, "(port)data_V_data_1_V_read");
    sc_trace(mVcdFile, data_V_data_2_V_dout, "(port)data_V_data_2_V_dout");
    sc_trace(mVcdFile, data_V_data_2_V_empty_n, "(port)data_V_data_2_V_empty_n");
    sc_trace(mVcdFile, data_V_data_2_V_read, "(port)data_V_data_2_V_read");
    sc_trace(mVcdFile, data_V_data_3_V_dout, "(port)data_V_data_3_V_dout");
    sc_trace(mVcdFile, data_V_data_3_V_empty_n, "(port)data_V_data_3_V_empty_n");
    sc_trace(mVcdFile, data_V_data_3_V_read, "(port)data_V_data_3_V_read");
    sc_trace(mVcdFile, res_V_data_0_V_din, "(port)res_V_data_0_V_din");
    sc_trace(mVcdFile, res_V_data_0_V_full_n, "(port)res_V_data_0_V_full_n");
    sc_trace(mVcdFile, res_V_data_0_V_write, "(port)res_V_data_0_V_write");
    sc_trace(mVcdFile, res_V_data_1_V_din, "(port)res_V_data_1_V_din");
    sc_trace(mVcdFile, res_V_data_1_V_full_n, "(port)res_V_data_1_V_full_n");
    sc_trace(mVcdFile, res_V_data_1_V_write, "(port)res_V_data_1_V_write");
    sc_trace(mVcdFile, res_V_data_2_V_din, "(port)res_V_data_2_V_din");
    sc_trace(mVcdFile, res_V_data_2_V_full_n, "(port)res_V_data_2_V_full_n");
    sc_trace(mVcdFile, res_V_data_2_V_write, "(port)res_V_data_2_V_write");
    sc_trace(mVcdFile, res_V_data_3_V_din, "(port)res_V_data_3_V_din");
    sc_trace(mVcdFile, res_V_data_3_V_full_n, "(port)res_V_data_3_V_full_n");
    sc_trace(mVcdFile, res_V_data_3_V_write, "(port)res_V_data_3_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, data_V_data_0_V_blk_n, "data_V_data_0_V_blk_n");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, icmp_ln41_reg_673, "icmp_ln41_reg_673");
    sc_trace(mVcdFile, data_V_data_1_V_blk_n, "data_V_data_1_V_blk_n");
    sc_trace(mVcdFile, data_V_data_2_V_blk_n, "data_V_data_2_V_blk_n");
    sc_trace(mVcdFile, data_V_data_3_V_blk_n, "data_V_data_3_V_blk_n");
    sc_trace(mVcdFile, res_V_data_0_V_blk_n, "res_V_data_0_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, icmp_ln41_reg_673_pp0_iter2_reg, "icmp_ln41_reg_673_pp0_iter2_reg");
    sc_trace(mVcdFile, res_V_data_1_V_blk_n, "res_V_data_1_V_blk_n");
    sc_trace(mVcdFile, res_V_data_2_V_blk_n, "res_V_data_2_V_blk_n");
    sc_trace(mVcdFile, res_V_data_3_V_blk_n, "res_V_data_3_V_blk_n");
    sc_trace(mVcdFile, i_0_reg_114, "i_0_reg_114");
    sc_trace(mVcdFile, icmp_ln41_fu_125_p2, "icmp_ln41_fu_125_p2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, io_acc_block_signal_op21, "io_acc_block_signal_op21");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, io_acc_block_signal_op109, "io_acc_block_signal_op109");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, icmp_ln41_reg_673_pp0_iter1_reg, "icmp_ln41_reg_673_pp0_iter1_reg");
    sc_trace(mVcdFile, i_fu_131_p2, "i_fu_131_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, tmp_data_0_V_reg_682, "tmp_data_0_V_reg_682");
    sc_trace(mVcdFile, tmp_data_1_V_reg_691, "tmp_data_1_V_reg_691");
    sc_trace(mVcdFile, tmp_data_2_V_reg_700, "tmp_data_2_V_reg_700");
    sc_trace(mVcdFile, tmp_data_3_V_reg_709, "tmp_data_3_V_reg_709");
    sc_trace(mVcdFile, icmp_ln718_fu_157_p2, "icmp_ln718_fu_157_p2");
    sc_trace(mVcdFile, icmp_ln718_reg_718, "icmp_ln718_reg_718");
    sc_trace(mVcdFile, icmp_ln879_fu_173_p2, "icmp_ln879_fu_173_p2");
    sc_trace(mVcdFile, icmp_ln879_reg_723, "icmp_ln879_reg_723");
    sc_trace(mVcdFile, icmp_ln768_fu_179_p2, "icmp_ln768_fu_179_p2");
    sc_trace(mVcdFile, icmp_ln768_reg_728, "icmp_ln768_reg_728");
    sc_trace(mVcdFile, icmp_ln718_4_fu_189_p2, "icmp_ln718_4_fu_189_p2");
    sc_trace(mVcdFile, icmp_ln718_4_reg_733, "icmp_ln718_4_reg_733");
    sc_trace(mVcdFile, icmp_ln879_4_fu_205_p2, "icmp_ln879_4_fu_205_p2");
    sc_trace(mVcdFile, icmp_ln879_4_reg_738, "icmp_ln879_4_reg_738");
    sc_trace(mVcdFile, icmp_ln768_4_fu_211_p2, "icmp_ln768_4_fu_211_p2");
    sc_trace(mVcdFile, icmp_ln768_4_reg_743, "icmp_ln768_4_reg_743");
    sc_trace(mVcdFile, icmp_ln718_5_fu_221_p2, "icmp_ln718_5_fu_221_p2");
    sc_trace(mVcdFile, icmp_ln718_5_reg_748, "icmp_ln718_5_reg_748");
    sc_trace(mVcdFile, icmp_ln879_5_fu_237_p2, "icmp_ln879_5_fu_237_p2");
    sc_trace(mVcdFile, icmp_ln879_5_reg_753, "icmp_ln879_5_reg_753");
    sc_trace(mVcdFile, icmp_ln768_5_fu_243_p2, "icmp_ln768_5_fu_243_p2");
    sc_trace(mVcdFile, icmp_ln768_5_reg_758, "icmp_ln768_5_reg_758");
    sc_trace(mVcdFile, icmp_ln718_6_fu_253_p2, "icmp_ln718_6_fu_253_p2");
    sc_trace(mVcdFile, icmp_ln718_6_reg_763, "icmp_ln718_6_reg_763");
    sc_trace(mVcdFile, icmp_ln879_6_fu_269_p2, "icmp_ln879_6_fu_269_p2");
    sc_trace(mVcdFile, icmp_ln879_6_reg_768, "icmp_ln879_6_reg_768");
    sc_trace(mVcdFile, icmp_ln768_6_fu_275_p2, "icmp_ln768_6_fu_275_p2");
    sc_trace(mVcdFile, icmp_ln768_6_reg_773, "icmp_ln768_6_reg_773");
    sc_trace(mVcdFile, tmp_data_0_V_2_fu_371_p3, "tmp_data_0_V_2_fu_371_p3");
    sc_trace(mVcdFile, tmp_data_0_V_2_reg_778, "tmp_data_0_V_2_reg_778");
    sc_trace(mVcdFile, tmp_data_1_V_2_fu_469_p3, "tmp_data_1_V_2_fu_469_p3");
    sc_trace(mVcdFile, tmp_data_1_V_2_reg_783, "tmp_data_1_V_2_reg_783");
    sc_trace(mVcdFile, tmp_data_2_V_2_fu_567_p3, "tmp_data_2_V_2_fu_567_p3");
    sc_trace(mVcdFile, tmp_data_2_V_2_reg_788, "tmp_data_2_V_2_reg_788");
    sc_trace(mVcdFile, tmp_data_3_V_2_fu_665_p3, "tmp_data_3_V_2_fu_665_p3");
    sc_trace(mVcdFile, tmp_data_3_V_2_reg_793, "tmp_data_3_V_2_reg_793");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, trunc_ln718_fu_153_p1, "trunc_ln718_fu_153_p1");
    sc_trace(mVcdFile, p_Result_s_fu_163_p4, "p_Result_s_fu_163_p4");
    sc_trace(mVcdFile, trunc_ln718_4_fu_185_p1, "trunc_ln718_4_fu_185_p1");
    sc_trace(mVcdFile, p_Result_16_1_fu_195_p4, "p_Result_16_1_fu_195_p4");
    sc_trace(mVcdFile, trunc_ln718_5_fu_217_p1, "trunc_ln718_5_fu_217_p1");
    sc_trace(mVcdFile, p_Result_16_2_fu_227_p4, "p_Result_16_2_fu_227_p4");
    sc_trace(mVcdFile, trunc_ln718_6_fu_249_p1, "trunc_ln718_6_fu_249_p1");
    sc_trace(mVcdFile, p_Result_16_3_fu_259_p4, "p_Result_16_3_fu_259_p4");
    sc_trace(mVcdFile, tmp_73_fu_295_p3, "tmp_73_fu_295_p3");
    sc_trace(mVcdFile, or_ln412_fu_309_p2, "or_ln412_fu_309_p2");
    sc_trace(mVcdFile, tmp_75_fu_314_p3, "tmp_75_fu_314_p3");
    sc_trace(mVcdFile, and_ln415_fu_321_p2, "and_ln415_fu_321_p2");
    sc_trace(mVcdFile, zext_ln415_fu_327_p1, "zext_ln415_fu_327_p1");
    sc_trace(mVcdFile, trunc_ln_fu_286_p4, "trunc_ln_fu_286_p4");
    sc_trace(mVcdFile, add_ln415_fu_331_p2, "add_ln415_fu_331_p2");
    sc_trace(mVcdFile, tmp_76_fu_337_p3, "tmp_76_fu_337_p3");
    sc_trace(mVcdFile, tmp_74_fu_302_p3, "tmp_74_fu_302_p3");
    sc_trace(mVcdFile, xor_ln416_fu_345_p2, "xor_ln416_fu_345_p2");
    sc_trace(mVcdFile, and_ln416_fu_351_p2, "and_ln416_fu_351_p2");
    sc_trace(mVcdFile, select_ln777_fu_357_p3, "select_ln777_fu_357_p3");
    sc_trace(mVcdFile, icmp_ln1494_fu_281_p2, "icmp_ln1494_fu_281_p2");
    sc_trace(mVcdFile, select_ln340_fu_363_p3, "select_ln340_fu_363_p3");
    sc_trace(mVcdFile, tmp_77_fu_393_p3, "tmp_77_fu_393_p3");
    sc_trace(mVcdFile, or_ln412_4_fu_407_p2, "or_ln412_4_fu_407_p2");
    sc_trace(mVcdFile, tmp_79_fu_412_p3, "tmp_79_fu_412_p3");
    sc_trace(mVcdFile, and_ln415_1_fu_419_p2, "and_ln415_1_fu_419_p2");
    sc_trace(mVcdFile, zext_ln415_4_fu_425_p1, "zext_ln415_4_fu_425_p1");
    sc_trace(mVcdFile, trunc_ln708_s_fu_384_p4, "trunc_ln708_s_fu_384_p4");
    sc_trace(mVcdFile, add_ln415_4_fu_429_p2, "add_ln415_4_fu_429_p2");
    sc_trace(mVcdFile, tmp_80_fu_435_p3, "tmp_80_fu_435_p3");
    sc_trace(mVcdFile, tmp_78_fu_400_p3, "tmp_78_fu_400_p3");
    sc_trace(mVcdFile, xor_ln416_4_fu_443_p2, "xor_ln416_4_fu_443_p2");
    sc_trace(mVcdFile, and_ln416_4_fu_449_p2, "and_ln416_4_fu_449_p2");
    sc_trace(mVcdFile, select_ln777_4_fu_455_p3, "select_ln777_4_fu_455_p3");
    sc_trace(mVcdFile, icmp_ln1494_1_fu_379_p2, "icmp_ln1494_1_fu_379_p2");
    sc_trace(mVcdFile, select_ln340_1_fu_461_p3, "select_ln340_1_fu_461_p3");
    sc_trace(mVcdFile, tmp_81_fu_491_p3, "tmp_81_fu_491_p3");
    sc_trace(mVcdFile, or_ln412_5_fu_505_p2, "or_ln412_5_fu_505_p2");
    sc_trace(mVcdFile, tmp_83_fu_510_p3, "tmp_83_fu_510_p3");
    sc_trace(mVcdFile, and_ln415_2_fu_517_p2, "and_ln415_2_fu_517_p2");
    sc_trace(mVcdFile, zext_ln415_5_fu_523_p1, "zext_ln415_5_fu_523_p1");
    sc_trace(mVcdFile, trunc_ln708_3_fu_482_p4, "trunc_ln708_3_fu_482_p4");
    sc_trace(mVcdFile, add_ln415_5_fu_527_p2, "add_ln415_5_fu_527_p2");
    sc_trace(mVcdFile, tmp_84_fu_533_p3, "tmp_84_fu_533_p3");
    sc_trace(mVcdFile, tmp_82_fu_498_p3, "tmp_82_fu_498_p3");
    sc_trace(mVcdFile, xor_ln416_5_fu_541_p2, "xor_ln416_5_fu_541_p2");
    sc_trace(mVcdFile, and_ln416_5_fu_547_p2, "and_ln416_5_fu_547_p2");
    sc_trace(mVcdFile, select_ln777_5_fu_553_p3, "select_ln777_5_fu_553_p3");
    sc_trace(mVcdFile, icmp_ln1494_2_fu_477_p2, "icmp_ln1494_2_fu_477_p2");
    sc_trace(mVcdFile, select_ln340_2_fu_559_p3, "select_ln340_2_fu_559_p3");
    sc_trace(mVcdFile, tmp_85_fu_589_p3, "tmp_85_fu_589_p3");
    sc_trace(mVcdFile, or_ln412_6_fu_603_p2, "or_ln412_6_fu_603_p2");
    sc_trace(mVcdFile, tmp_87_fu_608_p3, "tmp_87_fu_608_p3");
    sc_trace(mVcdFile, and_ln415_3_fu_615_p2, "and_ln415_3_fu_615_p2");
    sc_trace(mVcdFile, zext_ln415_6_fu_621_p1, "zext_ln415_6_fu_621_p1");
    sc_trace(mVcdFile, trunc_ln708_4_fu_580_p4, "trunc_ln708_4_fu_580_p4");
    sc_trace(mVcdFile, add_ln415_6_fu_625_p2, "add_ln415_6_fu_625_p2");
    sc_trace(mVcdFile, tmp_88_fu_631_p3, "tmp_88_fu_631_p3");
    sc_trace(mVcdFile, tmp_86_fu_596_p3, "tmp_86_fu_596_p3");
    sc_trace(mVcdFile, xor_ln416_6_fu_639_p2, "xor_ln416_6_fu_639_p2");
    sc_trace(mVcdFile, and_ln416_6_fu_645_p2, "and_ln416_6_fu_645_p2");
    sc_trace(mVcdFile, select_ln777_6_fu_651_p3, "select_ln777_6_fu_651_p3");
    sc_trace(mVcdFile, icmp_ln1494_3_fu_575_p2, "icmp_ln1494_3_fu_575_p2");
    sc_trace(mVcdFile, select_ln340_3_fu_657_p3, "select_ln340_3_fu_657_p3");
    sc_trace(mVcdFile, ap_CS_fsm_state6, "ap_CS_fsm_state6");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::~relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_fu_125_p2.read()))) {
        i_0_reg_114 = i_fu_131_p2.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
        i_0_reg_114 = ap_const_lv12_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln41_reg_673 = icmp_ln41_fu_125_p2.read();
        icmp_ln41_reg_673_pp0_iter1_reg = icmp_ln41_reg_673.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        icmp_ln41_reg_673_pp0_iter2_reg = icmp_ln41_reg_673_pp0_iter1_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln718_4_reg_733 = icmp_ln718_4_fu_189_p2.read();
        icmp_ln718_5_reg_748 = icmp_ln718_5_fu_221_p2.read();
        icmp_ln718_6_reg_763 = icmp_ln718_6_fu_253_p2.read();
        icmp_ln718_reg_718 = icmp_ln718_fu_157_p2.read();
        icmp_ln768_4_reg_743 = icmp_ln768_4_fu_211_p2.read();
        icmp_ln768_5_reg_758 = icmp_ln768_5_fu_243_p2.read();
        icmp_ln768_6_reg_773 = icmp_ln768_6_fu_275_p2.read();
        icmp_ln768_reg_728 = icmp_ln768_fu_179_p2.read();
        icmp_ln879_4_reg_738 = icmp_ln879_4_fu_205_p2.read();
        icmp_ln879_5_reg_753 = icmp_ln879_5_fu_237_p2.read();
        icmp_ln879_6_reg_768 = icmp_ln879_6_fu_269_p2.read();
        icmp_ln879_reg_723 = icmp_ln879_fu_173_p2.read();
        tmp_data_0_V_reg_682 = data_V_data_0_V_dout.read();
        tmp_data_1_V_reg_691 = data_V_data_1_V_dout.read();
        tmp_data_2_V_reg_700 = data_V_data_2_V_dout.read();
        tmp_data_3_V_reg_709 = data_V_data_3_V_dout.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter1_reg.read()))) {
        tmp_data_0_V_2_reg_778 = tmp_data_0_V_2_fu_371_p3.read();
        tmp_data_1_V_2_reg_783 = tmp_data_1_V_2_fu_469_p3.read();
        tmp_data_2_V_2_reg_788 = tmp_data_2_V_2_fu_567_p3.read();
        tmp_data_3_V_2_reg_793 = tmp_data_3_V_2_fu_665_p3.read();
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_add_ln415_4_fu_429_p2() {
    add_ln415_4_fu_429_p2 = (!zext_ln415_4_fu_425_p1.read().is_01() || !trunc_ln708_s_fu_384_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln415_4_fu_425_p1.read()) + sc_biguint<6>(trunc_ln708_s_fu_384_p4.read()));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_add_ln415_5_fu_527_p2() {
    add_ln415_5_fu_527_p2 = (!zext_ln415_5_fu_523_p1.read().is_01() || !trunc_ln708_3_fu_482_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln415_5_fu_523_p1.read()) + sc_biguint<6>(trunc_ln708_3_fu_482_p4.read()));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_add_ln415_6_fu_625_p2() {
    add_ln415_6_fu_625_p2 = (!zext_ln415_6_fu_621_p1.read().is_01() || !trunc_ln708_4_fu_580_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln415_6_fu_621_p1.read()) + sc_biguint<6>(trunc_ln708_4_fu_580_p4.read()));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_add_ln415_fu_331_p2() {
    add_ln415_fu_331_p2 = (!zext_ln415_fu_327_p1.read().is_01() || !trunc_ln_fu_286_p4.read().is_01())? sc_lv<6>(): (sc_biguint<6>(zext_ln415_fu_327_p1.read()) + sc_biguint<6>(trunc_ln_fu_286_p4.read()));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln415_1_fu_419_p2() {
    and_ln415_1_fu_419_p2 = (or_ln412_4_fu_407_p2.read() & tmp_79_fu_412_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln415_2_fu_517_p2() {
    and_ln415_2_fu_517_p2 = (or_ln412_5_fu_505_p2.read() & tmp_83_fu_510_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln415_3_fu_615_p2() {
    and_ln415_3_fu_615_p2 = (or_ln412_6_fu_603_p2.read() & tmp_87_fu_608_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln415_fu_321_p2() {
    and_ln415_fu_321_p2 = (or_ln412_fu_309_p2.read() & tmp_75_fu_314_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln416_4_fu_449_p2() {
    and_ln416_4_fu_449_p2 = (tmp_78_fu_400_p3.read() & xor_ln416_4_fu_443_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln416_5_fu_547_p2() {
    and_ln416_5_fu_547_p2 = (tmp_82_fu_498_p3.read() & xor_ln416_5_fu_541_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln416_6_fu_645_p2() {
    and_ln416_6_fu_645_p2 = (tmp_86_fu_596_p3.read() & xor_ln416_6_fu_639_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_and_ln416_fu_351_p2() {
    and_ln416_fu_351_p2 = (tmp_74_fu_302_p3.read() & xor_ln416_fu_345_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_CS_fsm_state6() {
    ap_CS_fsm_state6 = ap_CS_fsm.read()[2];
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op21.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op109.read())));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op21.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op109.read())));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
  esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op21.read())) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
  esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op109.read())));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = (esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op21.read()));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = (esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_0, io_acc_block_signal_op109.read()));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(icmp_ln41_fu_125_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0))) {
        data_V_data_0_V_blk_n = data_V_data_0_V_empty_n.read();
    } else {
        data_V_data_0_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_0_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_0_V_read = ap_const_logic_1;
    } else {
        data_V_data_0_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0))) {
        data_V_data_1_V_blk_n = data_V_data_1_V_empty_n.read();
    } else {
        data_V_data_1_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_1_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_1_V_read = ap_const_logic_1;
    } else {
        data_V_data_1_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0))) {
        data_V_data_2_V_blk_n = data_V_data_2_V_empty_n.read();
    } else {
        data_V_data_2_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_2_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_2_V_read = ap_const_logic_1;
    } else {
        data_V_data_2_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_3_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0))) {
        data_V_data_3_V_blk_n = data_V_data_3_V_empty_n.read();
    } else {
        data_V_data_3_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_data_V_data_3_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln41_reg_673.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        data_V_data_3_V_read = ap_const_logic_1;
    } else {
        data_V_data_3_V_read = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_i_fu_131_p2() {
    i_fu_131_p2 = (!i_0_reg_114.read().is_01() || !ap_const_lv12_1.is_01())? sc_lv<12>(): (sc_biguint<12>(i_0_reg_114.read()) + sc_biguint<12>(ap_const_lv12_1));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln1494_1_fu_379_p2() {
    icmp_ln1494_1_fu_379_p2 = (!tmp_data_1_V_reg_691.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_1_V_reg_691.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln1494_2_fu_477_p2() {
    icmp_ln1494_2_fu_477_p2 = (!tmp_data_2_V_reg_700.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_2_V_reg_700.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln1494_3_fu_575_p2() {
    icmp_ln1494_3_fu_575_p2 = (!tmp_data_3_V_reg_709.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_3_V_reg_709.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln1494_fu_281_p2() {
    icmp_ln1494_fu_281_p2 = (!tmp_data_0_V_reg_682.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(tmp_data_0_V_reg_682.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln41_fu_125_p2() {
    icmp_ln41_fu_125_p2 = (!i_0_reg_114.read().is_01() || !ap_const_lv12_F04.is_01())? sc_lv<1>(): sc_lv<1>(i_0_reg_114.read() == ap_const_lv12_F04);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln718_4_fu_189_p2() {
    icmp_ln718_4_fu_189_p2 = (!trunc_ln718_4_fu_185_p1.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln718_4_fu_185_p1.read() != ap_const_lv3_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln718_5_fu_221_p2() {
    icmp_ln718_5_fu_221_p2 = (!trunc_ln718_5_fu_217_p1.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln718_5_fu_217_p1.read() != ap_const_lv3_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln718_6_fu_253_p2() {
    icmp_ln718_6_fu_253_p2 = (!trunc_ln718_6_fu_249_p1.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln718_6_fu_249_p1.read() != ap_const_lv3_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln718_fu_157_p2() {
    icmp_ln718_fu_157_p2 = (!trunc_ln718_fu_153_p1.read().is_01() || !ap_const_lv3_0.is_01())? sc_lv<1>(): sc_lv<1>(trunc_ln718_fu_153_p1.read() != ap_const_lv3_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln768_4_fu_211_p2() {
    icmp_ln768_4_fu_211_p2 = (!p_Result_16_1_fu_195_p4.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_16_1_fu_195_p4.read() == ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln768_5_fu_243_p2() {
    icmp_ln768_5_fu_243_p2 = (!p_Result_16_2_fu_227_p4.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_16_2_fu_227_p4.read() == ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln768_6_fu_275_p2() {
    icmp_ln768_6_fu_275_p2 = (!p_Result_16_3_fu_259_p4.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_16_3_fu_259_p4.read() == ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln768_fu_179_p2() {
    icmp_ln768_fu_179_p2 = (!p_Result_s_fu_163_p4.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_s_fu_163_p4.read() == ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln879_4_fu_205_p2() {
    icmp_ln879_4_fu_205_p2 = (!p_Result_16_1_fu_195_p4.read().is_01() || !ap_const_lv6_3F.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_16_1_fu_195_p4.read() == ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln879_5_fu_237_p2() {
    icmp_ln879_5_fu_237_p2 = (!p_Result_16_2_fu_227_p4.read().is_01() || !ap_const_lv6_3F.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_16_2_fu_227_p4.read() == ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln879_6_fu_269_p2() {
    icmp_ln879_6_fu_269_p2 = (!p_Result_16_3_fu_259_p4.read().is_01() || !ap_const_lv6_3F.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_16_3_fu_259_p4.read() == ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_icmp_ln879_fu_173_p2() {
    icmp_ln879_fu_173_p2 = (!p_Result_s_fu_163_p4.read().is_01() || !ap_const_lv6_3F.is_01())? sc_lv<1>(): sc_lv<1>(p_Result_s_fu_163_p4.read() == ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state6.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_io_acc_block_signal_op109() {
    io_acc_block_signal_op109 = (res_V_data_0_V_full_n.read() & res_V_data_1_V_full_n.read() & res_V_data_2_V_full_n.read() & res_V_data_3_V_full_n.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_io_acc_block_signal_op21() {
    io_acc_block_signal_op21 = (data_V_data_0_V_empty_n.read() & data_V_data_1_V_empty_n.read() & data_V_data_2_V_empty_n.read() & data_V_data_3_V_empty_n.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_or_ln412_4_fu_407_p2() {
    or_ln412_4_fu_407_p2 = (icmp_ln718_4_reg_733.read() | tmp_77_fu_393_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_or_ln412_5_fu_505_p2() {
    or_ln412_5_fu_505_p2 = (icmp_ln718_5_reg_748.read() | tmp_81_fu_491_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_or_ln412_6_fu_603_p2() {
    or_ln412_6_fu_603_p2 = (icmp_ln718_6_reg_763.read() | tmp_85_fu_589_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_or_ln412_fu_309_p2() {
    or_ln412_fu_309_p2 = (icmp_ln718_reg_718.read() | tmp_73_fu_295_p3.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_p_Result_16_1_fu_195_p4() {
    p_Result_16_1_fu_195_p4 = data_V_data_1_V_dout.read().range(15, 10);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_p_Result_16_2_fu_227_p4() {
    p_Result_16_2_fu_227_p4 = data_V_data_2_V_dout.read().range(15, 10);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_p_Result_16_3_fu_259_p4() {
    p_Result_16_3_fu_259_p4 = data_V_data_3_V_dout.read().range(15, 10);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_p_Result_s_fu_163_p4() {
    p_Result_s_fu_163_p4 = data_V_data_0_V_dout.read().range(15, 10);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_0_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()))) {
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n.read();
    } else {
        res_V_data_0_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_0_V_din() {
    res_V_data_0_V_din = tmp_data_0_V_2_reg_778.read();
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_0_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_0_V_write = ap_const_logic_1;
    } else {
        res_V_data_0_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_1_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()))) {
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n.read();
    } else {
        res_V_data_1_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_1_V_din() {
    res_V_data_1_V_din = tmp_data_1_V_2_reg_783.read();
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_1_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_1_V_write = ap_const_logic_1;
    } else {
        res_V_data_1_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_2_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()))) {
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n.read();
    } else {
        res_V_data_2_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_2_V_din() {
    res_V_data_2_V_din = tmp_data_2_V_2_reg_788.read();
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_2_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_2_V_write = ap_const_logic_1;
    } else {
        res_V_data_2_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_3_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()))) {
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n.read();
    } else {
        res_V_data_3_V_blk_n = ap_const_logic_1;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_3_V_din() {
    res_V_data_3_V_din = tmp_data_3_V_2_reg_793.read();
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_res_V_data_3_V_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln41_reg_673_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        res_V_data_3_V_write = ap_const_logic_1;
    } else {
        res_V_data_3_V_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln340_1_fu_461_p3() {
    select_ln340_1_fu_461_p3 = (!select_ln777_4_fu_455_p3.read()[0].is_01())? sc_lv<6>(): ((select_ln777_4_fu_455_p3.read()[0].to_bool())? add_ln415_4_fu_429_p2.read(): ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln340_2_fu_559_p3() {
    select_ln340_2_fu_559_p3 = (!select_ln777_5_fu_553_p3.read()[0].is_01())? sc_lv<6>(): ((select_ln777_5_fu_553_p3.read()[0].to_bool())? add_ln415_5_fu_527_p2.read(): ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln340_3_fu_657_p3() {
    select_ln340_3_fu_657_p3 = (!select_ln777_6_fu_651_p3.read()[0].is_01())? sc_lv<6>(): ((select_ln777_6_fu_651_p3.read()[0].to_bool())? add_ln415_6_fu_625_p2.read(): ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln340_fu_363_p3() {
    select_ln340_fu_363_p3 = (!select_ln777_fu_357_p3.read()[0].is_01())? sc_lv<6>(): ((select_ln777_fu_357_p3.read()[0].to_bool())? add_ln415_fu_331_p2.read(): ap_const_lv6_3F);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln777_4_fu_455_p3() {
    select_ln777_4_fu_455_p3 = (!and_ln416_4_fu_449_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_4_fu_449_p2.read()[0].to_bool())? icmp_ln879_4_reg_738.read(): icmp_ln768_4_reg_743.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln777_5_fu_553_p3() {
    select_ln777_5_fu_553_p3 = (!and_ln416_5_fu_547_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_5_fu_547_p2.read()[0].to_bool())? icmp_ln879_5_reg_753.read(): icmp_ln768_5_reg_758.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln777_6_fu_651_p3() {
    select_ln777_6_fu_651_p3 = (!and_ln416_6_fu_645_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_6_fu_645_p2.read()[0].to_bool())? icmp_ln879_6_reg_768.read(): icmp_ln768_6_reg_773.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_select_ln777_fu_357_p3() {
    select_ln777_fu_357_p3 = (!and_ln416_fu_351_p2.read()[0].is_01())? sc_lv<1>(): ((and_ln416_fu_351_p2.read()[0].to_bool())? icmp_ln879_reg_723.read(): icmp_ln768_reg_728.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_start_out() {
    start_out = real_start.read();
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_73_fu_295_p3() {
    tmp_73_fu_295_p3 = tmp_data_0_V_reg_682.read().range(4, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_74_fu_302_p3() {
    tmp_74_fu_302_p3 = tmp_data_0_V_reg_682.read().range(9, 9);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_75_fu_314_p3() {
    tmp_75_fu_314_p3 = tmp_data_0_V_reg_682.read().range(3, 3);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_76_fu_337_p3() {
    tmp_76_fu_337_p3 = add_ln415_fu_331_p2.read().range(5, 5);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_77_fu_393_p3() {
    tmp_77_fu_393_p3 = tmp_data_1_V_reg_691.read().range(4, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_78_fu_400_p3() {
    tmp_78_fu_400_p3 = tmp_data_1_V_reg_691.read().range(9, 9);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_79_fu_412_p3() {
    tmp_79_fu_412_p3 = tmp_data_1_V_reg_691.read().range(3, 3);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_80_fu_435_p3() {
    tmp_80_fu_435_p3 = add_ln415_4_fu_429_p2.read().range(5, 5);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_81_fu_491_p3() {
    tmp_81_fu_491_p3 = tmp_data_2_V_reg_700.read().range(4, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_82_fu_498_p3() {
    tmp_82_fu_498_p3 = tmp_data_2_V_reg_700.read().range(9, 9);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_83_fu_510_p3() {
    tmp_83_fu_510_p3 = tmp_data_2_V_reg_700.read().range(3, 3);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_84_fu_533_p3() {
    tmp_84_fu_533_p3 = add_ln415_5_fu_527_p2.read().range(5, 5);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_85_fu_589_p3() {
    tmp_85_fu_589_p3 = tmp_data_3_V_reg_709.read().range(4, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_86_fu_596_p3() {
    tmp_86_fu_596_p3 = tmp_data_3_V_reg_709.read().range(9, 9);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_87_fu_608_p3() {
    tmp_87_fu_608_p3 = tmp_data_3_V_reg_709.read().range(3, 3);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_88_fu_631_p3() {
    tmp_88_fu_631_p3 = add_ln415_6_fu_625_p2.read().range(5, 5);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_data_0_V_2_fu_371_p3() {
    tmp_data_0_V_2_fu_371_p3 = (!icmp_ln1494_fu_281_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1494_fu_281_p2.read()[0].to_bool())? select_ln340_fu_363_p3.read(): ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_data_1_V_2_fu_469_p3() {
    tmp_data_1_V_2_fu_469_p3 = (!icmp_ln1494_1_fu_379_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1494_1_fu_379_p2.read()[0].to_bool())? select_ln340_1_fu_461_p3.read(): ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_data_2_V_2_fu_567_p3() {
    tmp_data_2_V_2_fu_567_p3 = (!icmp_ln1494_2_fu_477_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1494_2_fu_477_p2.read()[0].to_bool())? select_ln340_2_fu_559_p3.read(): ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_tmp_data_3_V_2_fu_665_p3() {
    tmp_data_3_V_2_fu_665_p3 = (!icmp_ln1494_3_fu_575_p2.read()[0].is_01())? sc_lv<6>(): ((icmp_ln1494_3_fu_575_p2.read()[0].to_bool())? select_ln340_3_fu_657_p3.read(): ap_const_lv6_0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln708_3_fu_482_p4() {
    trunc_ln708_3_fu_482_p4 = tmp_data_2_V_reg_700.read().range(9, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln708_4_fu_580_p4() {
    trunc_ln708_4_fu_580_p4 = tmp_data_3_V_reg_709.read().range(9, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln708_s_fu_384_p4() {
    trunc_ln708_s_fu_384_p4 = tmp_data_1_V_reg_691.read().range(9, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln718_4_fu_185_p1() {
    trunc_ln718_4_fu_185_p1 = data_V_data_1_V_dout.read().range(3-1, 0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln718_5_fu_217_p1() {
    trunc_ln718_5_fu_217_p1 = data_V_data_2_V_dout.read().range(3-1, 0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln718_6_fu_249_p1() {
    trunc_ln718_6_fu_249_p1 = data_V_data_3_V_dout.read().range(3-1, 0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln718_fu_153_p1() {
    trunc_ln718_fu_153_p1 = data_V_data_0_V_dout.read().range(3-1, 0);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_trunc_ln_fu_286_p4() {
    trunc_ln_fu_286_p4 = tmp_data_0_V_reg_682.read().range(9, 4);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_xor_ln416_4_fu_443_p2() {
    xor_ln416_4_fu_443_p2 = (tmp_80_fu_435_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_xor_ln416_5_fu_541_p2() {
    xor_ln416_5_fu_541_p2 = (tmp_84_fu_533_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_xor_ln416_6_fu_639_p2() {
    xor_ln416_6_fu_639_p2 = (tmp_88_fu_631_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_xor_ln416_fu_345_p2() {
    xor_ln416_fu_345_p2 = (tmp_76_fu_337_p3.read() ^ ap_const_lv1_1);
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_zext_ln415_4_fu_425_p1() {
    zext_ln415_4_fu_425_p1 = esl_zext<6,1>(and_ln415_1_fu_419_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_zext_ln415_5_fu_523_p1() {
    zext_ln415_5_fu_523_p1 = esl_zext<6,1>(and_ln415_2_fu_517_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_zext_ln415_6_fu_621_p1() {
    zext_ln415_6_fu_621_p1 = esl_zext<6,1>(and_ln415_3_fu_615_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_zext_ln415_fu_327_p1() {
    zext_ln415_fu_327_p1 = esl_zext<6,1>(and_ln415_fu_321_p2.read());
}

void relu_array_ap_fixed_4u_array_ap_ufixed_6_0_4_0_0_4u_relu_config4_s::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && !(esl_seteq<1,1,1>(ap_const_logic_0, real_start.read()) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln41_fu_125_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)) || (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && 
  esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0) && 
  esl_seteq<1,1,1>(icmp_ln41_fu_125_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_state6;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

