Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ae_inst.ngc ...
WARNING:NetListWriters:298 - No output is written to ae_inst.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xillybus_ins/cfg_lcommand<7 : 0> on
   block ae_inst is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ae_inst.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design s6_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to s6_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file s6_fifo.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header1[15 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header2[10 : 2] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header0[30 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/dma_bufno_reg[31 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   wr_arbiter_ins/wr_arb_state[1]_sendbuf_report_bufno[5]_wide_mux_29_OUT[4 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/GND_15_o_GND_15_o_sub_50_OUT[5 : 2] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/GND_15_o_rd_byte_offset_d[6 : 4] on block xillybus_core is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/rd_byte_offset_d[7]_rd_format[1]_mux_181_OUT[7 : 4] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus pcie_recv_dma_ins/rd_byte_offset_d[7 :
   4] on block xillybus_core is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_compose/header1[31 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_compose/header0[30 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0422_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_70_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 101764 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ae_inst.ngc ...
WARNING:NetListWriters:298 - No output is written to ae_inst.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xillybus_ins/cfg_lcommand<7 : 0> on
   block ae_inst is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ae_inst.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design s6_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to s6_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file s6_fifo.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header1[15 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header2[10 : 2] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header0[30 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/dma_bufno_reg[31 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   wr_arbiter_ins/wr_arb_state[1]_sendbuf_report_bufno[5]_wide_mux_29_OUT[4 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/GND_15_o_GND_15_o_sub_50_OUT[5 : 2] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/GND_15_o_rd_byte_offset_d[6 : 4] on block xillybus_core is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/rd_byte_offset_d[7]_rd_format[1]_mux_181_OUT[7 : 4] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus pcie_recv_dma_ins/rd_byte_offset_d[7 :
   4] on block xillybus_core is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_compose/header1[31 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_compose/header0[30 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0422_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_70_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 101764 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ae_inst.ngc ...
WARNING:NetListWriters:298 - No output is written to ae_inst.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xillybus_ins/cfg_lcommand<7 : 0> on
   block ae_inst is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file ae_inst.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design s6_fifo.ngc ...
WARNING:NetListWriters:298 - No output is written to s6_fifo.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file s6_fifo.edif ...
ngc2edif: Total memory usage is 77380 kilobytes

Release 13.4 - ngc2edif O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xillybus_core.ngc ...
WARNING:NetListWriters:298 - No output is written to xillybus_core.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header1[15 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header2[10 : 2] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_dissect/header0[30 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_real_word[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/dma_bufno_reg[31 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus bar_registers_ins/buf_ctrl_reg[26 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   wr_arbiter_ins/wr_arb_state[1]_sendbuf_report_bufno[5]_wide_mux_29_OUT[4 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/GND_15_o_GND_15_o_sub_50_OUT[5 : 2] on block xillybus_core
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/GND_15_o_rd_byte_offset_d[6 : 4] on block xillybus_core is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_recv_dma_ins/rd_byte_offset_d[7]_rd_format[1]_mux_181_OUT[7 : 4] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus pcie_recv_dma_ins/rd_byte_offset_d[7 :
   4] on block xillybus_core is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_compose/header1[31 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   pcie_s6_request_ins/tlp_compose/header0[30 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/Madd_n0422_Madd_cy[2 : 0]
   on block xillybus_core is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msgbuf_read_data[31]_msgbuf_read_data[31]_mux_24_OUT[31 : 22] on
   block xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/msg_buf_w1[31]_msg_buf_w0[31]_mux_50_OUT[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   messages_ins/GND_5_o_GND_5_o_mux_70_OUT[26 : 0] on block xillybus_core is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus messages_ins/msg_buf_w0[26 : 0] on block
   xillybus_core is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xillybus_core.edif ...
ngc2edif: Total memory usage is 101764 kilobytes

