<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="single-pendulum-vhdl.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blub2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blub2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blub_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="blub_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="float_helpers.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="float_helpers.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="float_helpers.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="float_neg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="float_neg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="float_neg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="float_sin.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="float_sin.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="float_sin.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cordic_sin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/float_from_sin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/float_from_sin_readme.txt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="isim.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_float_conversion_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_float_to_sin_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sin_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sin_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_sin_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_sin_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="x.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="x.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="x.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="x.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="x.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="x.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="x.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="x.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="x_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="x_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1387194188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1387194188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387594524" xil_pn:in_ck="9190747256430170472" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1387594524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="double_type.vhd"/>
      <outfile xil_pn:name="float_helpers.vhd"/>
      <outfile xil_pn:name="float_neg.vhd"/>
      <outfile xil_pn:name="float_pkg_c_min.vhd"/>
      <outfile xil_pn:name="float_sin.vhd"/>
      <outfile xil_pn:name="test_cordic_sin.vhd"/>
      <outfile xil_pn:name="test_float_conversion.vhd"/>
      <outfile xil_pn:name="test_float_from_sin.vhd"/>
      <outfile xil_pn:name="test_float_to_sin.vhd"/>
      <outfile xil_pn:name="test_helpers.vhd"/>
      <outfile xil_pn:name="test_sin.vhd"/>
      <outfile xil_pn:name="x.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1387593607" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4889270634735047841" xil_pn:start_ts="1387593607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387593607" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7647923639415506973" xil_pn:start_ts="1387593607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387593607" xil_pn:in_ck="-431047028263333511" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="9202621353327189095" xil_pn:start_ts="1387593607">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/cordic_sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cordic_sin.vhd"/>
      <outfile xil_pn:name="ipcore_dir/float_add.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_add.vhd"/>
      <outfile xil_pn:name="ipcore_dir/float_div.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_div.vhd"/>
      <outfile xil_pn:name="ipcore_dir/float_from_sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_from_sin.vhd"/>
      <outfile xil_pn:name="ipcore_dir/float_mul.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_mul.vhd"/>
      <outfile xil_pn:name="ipcore_dir/float_sub.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_sub.vhd"/>
      <outfile xil_pn:name="ipcore_dir/float_to_sin.ngc"/>
      <outfile xil_pn:name="ipcore_dir/float_to_sin.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1387594524" xil_pn:in_ck="9190747256430170472" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1387594524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="double_type.vhd"/>
      <outfile xil_pn:name="float_helpers.vhd"/>
      <outfile xil_pn:name="float_neg.vhd"/>
      <outfile xil_pn:name="float_pkg_c_min.vhd"/>
      <outfile xil_pn:name="float_sin.vhd"/>
      <outfile xil_pn:name="test_cordic_sin.vhd"/>
      <outfile xil_pn:name="test_float_conversion.vhd"/>
      <outfile xil_pn:name="test_float_from_sin.vhd"/>
      <outfile xil_pn:name="test_float_to_sin.vhd"/>
      <outfile xil_pn:name="test_helpers.vhd"/>
      <outfile xil_pn:name="test_sin.vhd"/>
      <outfile xil_pn:name="x.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1387594534" xil_pn:in_ck="7962792581085428073" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6216744090747813823" xil_pn:start_ts="1387594524">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="isim.wdb"/>
      <outfile xil_pn:name="test_sin_beh.prj"/>
      <outfile xil_pn:name="test_sin_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1387594534" xil_pn:in_ck="-2303565510561502512" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="2660798107478830926" xil_pn:start_ts="1387594534">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="isim.wdb"/>
      <outfile xil_pn:name="test_sin_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6945591159894174623" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7193766020460157035" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-93009914607602021" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8912443121649815033" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1387189364" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1982724862523416565" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1387189379" xil_pn:in_ck="144095656" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7331930972728972379" xil_pn:start_ts="1387189364">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
