<!--
	- I/O mapping
	- Version: 
	- Date: Mon Jul  8 15:50:05 2024
-->

<io_mapping>
	<io name="gfpga_pad_QL_PREIO_A2F[6719:6719]" net="rst" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_A2F[6718:6718]" net="clk" dir="input"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6623:6623]" net="$auto$rs_design_edit.cc:878:execute$247392" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6622:6622]" net="num_correct[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6621:6621]" net="num_correct[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6620:6620]" net="num_correct[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6619:6619]" net="num_correct[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6618:6618]" net="num_correct[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6617:6617]" net="num_correct[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6616:6616]" net="num_correct[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6615:6615]" net="num_correct[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6614:6614]" net="num_correct[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6613:6613]" net="num_correct[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6612:6612]" net="num_wrong[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6611:6611]" net="num_wrong[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6610:6610]" net="num_wrong[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6609:6609]" net="num_wrong[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6608:6608]" net="num_wrong[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6767:6767]" net="num_wrong[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6766:6766]" net="num_wrong[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6765:6765]" net="num_wrong[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6764:6764]" net="num_wrong[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6763:6763]" net="num_wrong[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6762:6762]" net="$auto$rs_design_edit.cc:878:execute$247413" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6761:6761]" net="cycles[0]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6760:6760]" net="cycles[1]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6759:6759]" net="cycles[2]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6758:6758]" net="cycles[3]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6757:6757]" net="cycles[4]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6756:6756]" net="cycles[5]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6753:6753]" net="cycles[6]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[6752:6752]" net="cycles[7]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[143:143]" net="cycles[8]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[210:210]" net="cycles[9]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[196:196]" net="cycles[10]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[282:282]" net="cycles[11]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[268:268]" net="cycles[12]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[354:354]" net="cycles[13]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[340:340]" net="cycles[14]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[426:426]" net="cycles[15]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[412:412]" net="cycles[16]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[498:498]" net="cycles[17]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[484:484]" net="cycles[18]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[570:570]" net="cycles[19]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[556:556]" net="cycles[20]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[642:642]" net="cycles[21]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[628:628]" net="cycles[22]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[714:714]" net="cycles[23]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[700:700]" net="cycles[24]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[786:786]" net="cycles[25]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[772:772]" net="cycles[26]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[858:858]" net="cycles[27]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[844:844]" net="cycles[28]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[935:935]" net="cycles[29]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[1002:1002]" net="cycles[30]" dir="output"/>
	<io name="gfpga_pad_QL_PREIO_F2A[988:988]" net="cycles[31]" dir="output"/>
</io_mapping>
