<profile>

<section name = "Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1'" level="0">
<item name = "Date">Fri May 10 12:47:37 2024
</item>
<item name = "Version">2023.1.1 (Build 3869133 on Jun 15 2023)</item>
<item name = "Project">D3</item>
<item name = "Solution">comb_35 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.447 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">14, 14, 0.140 us, 0.140 us, 14, 14, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_23_1">12, 12, 10, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 202, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 8, 136, 364, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 162, -</column>
<column name="Register">-, -, 303, 96, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_32ns_32ns_63_1_1_U16">mul_32ns_32ns_63_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_32ns_32ns_64_1_1_U17">mul_32ns_32ns_64_1_1, 0, 4, 0, 20, 0</column>
<column name="mul_3ns_5ns_7_1_1_U21">mul_3ns_5ns_7_1_1, 0, 0, 0, 17, 0</column>
<column name="mul_4ns_6ns_9_1_1_U19">mul_4ns_6ns_9_1_1, 0, 0, 0, 23, 0</column>
<column name="mul_4ns_6ns_9_1_1_U22">mul_4ns_6ns_9_1_1, 0, 0, 0, 23, 0</column>
<column name="mul_4ns_6ns_9_1_1_U23">mul_4ns_6ns_9_1_1, 0, 0, 0, 23, 0</column>
<column name="mux_3_2_32_1_1_U27">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_32_1_1_U32">mux_3_2_32_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_64_1_1_U28">mux_3_2_64_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_3_2_64_1_1_U33">mux_3_2_64_1_1, 0, 0, 0, 14, 0</column>
<column name="mux_4_2_32_1_1_U24">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U25">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U26">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U29">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U30">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_4_2_32_1_1_U31">mux_4_2_32_1_1, 0, 0, 0, 20, 0</column>
<column name="urem_4ns_3ns_2_8_1_U18">urem_4ns_3ns_2_8_1, 0, 0, 68, 31, 0</column>
<column name="urem_4ns_3ns_2_8_1_U20">urem_4ns_3ns_2_8_1, 0, 0, 68, 31, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln23_fu_273_p2">+, 0, 0, 12, 4, 2</column>
<column name="add_ln29_fu_375_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln30_1_fu_319_p2">+, 0, 0, 10, 3, 2</column>
<column name="add_ln30_2_fu_541_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln30_fu_466_p2">+, 0, 0, 71, 64, 64</column>
<column name="empty_fu_284_p2">-, 0, 0, 12, 4, 4</column>
<column name="icmp_ln23_fu_261_p2">icmp, 0, 0, 12, 4, 4</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_1">9, 2, 4, 8</column>
<column name="arr_1_address0">14, 3, 2, 6</column>
<column name="arr_1_address1">14, 3, 2, 6</column>
<column name="arr_1_d0">14, 3, 64, 192</column>
<column name="arr_2_address0">14, 3, 2, 6</column>
<column name="arr_2_address1">14, 3, 2, 6</column>
<column name="arr_2_d0">14, 3, 64, 192</column>
<column name="arr_address0">14, 3, 2, 6</column>
<column name="arr_address1">14, 3, 2, 6</column>
<column name="arr_d0">14, 3, 64, 192</column>
<column name="i_fu_92">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="arr_1_addr_1_reg_685">2, 0, 2, 0</column>
<column name="arr_1_addr_reg_667">2, 0, 2, 0</column>
<column name="arr_2_addr_1_reg_691">2, 0, 2, 0</column>
<column name="arr_2_addr_reg_673">2, 0, 2, 0</column>
<column name="arr_addr_1_reg_679">2, 0, 2, 0</column>
<column name="arr_addr_reg_661">2, 0, 2, 0</column>
<column name="conv17_cast_reg_619">32, 0, 64, 32</column>
<column name="i_1_reg_624">4, 0, 4, 0</column>
<column name="i_fu_92">4, 0, 4, 0</column>
<column name="trunc_ln22_reg_655">2, 0, 2, 0</column>
<column name="trunc_ln22_reg_655_pp0_iter8_reg">2, 0, 2, 0</column>
<column name="trunc_ln30_2_reg_648">2, 0, 2, 0</column>
<column name="trunc_ln4_reg_641">2, 0, 2, 0</column>
<column name="zext_ln30_1_cast_reg_614">32, 0, 63, 31</column>
<column name="i_1_reg_624">64, 32, 4, 0</column>
<column name="trunc_ln30_2_reg_648">64, 32, 2, 0</column>
<column name="trunc_ln4_reg_641">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, return value</column>
<column name="arg1_r_128_0244_reload">in, 32, ap_none, arg1_r_128_0244_reload, scalar</column>
<column name="arg1_r_229_0245_reload">in, 32, ap_none, arg1_r_229_0245_reload, scalar</column>
<column name="arg1_r_0_0243_reload">in, 32, ap_none, arg1_r_0_0243_reload, scalar</column>
<column name="arg1_r_1_0_0247_reload">in, 32, ap_none, arg1_r_1_0_0247_reload, scalar</column>
<column name="arg1_r_1_1_0248_reload">in, 32, ap_none, arg1_r_1_1_0248_reload, scalar</column>
<column name="arg1_r_1_2_0249_reload">in, 32, ap_none, arg1_r_1_2_0249_reload, scalar</column>
<column name="arg1_r_2_0_0250_reload">in, 32, ap_none, arg1_r_2_0_0250_reload, scalar</column>
<column name="arg1_r_2_1_0251_reload">in, 32, ap_none, arg1_r_2_1_0251_reload, scalar</column>
<column name="arg1_r_2_2_0252_reload">in, 32, ap_none, arg1_r_2_2_0252_reload, scalar</column>
<column name="conv17">in, 32, ap_none, conv17, scalar</column>
<column name="arr_address0">out, 2, ap_memory, arr, array</column>
<column name="arr_ce0">out, 1, ap_memory, arr, array</column>
<column name="arr_we0">out, 1, ap_memory, arr, array</column>
<column name="arr_d0">out, 64, ap_memory, arr, array</column>
<column name="arr_address1">out, 2, ap_memory, arr, array</column>
<column name="arr_ce1">out, 1, ap_memory, arr, array</column>
<column name="arr_q1">in, 64, ap_memory, arr, array</column>
<column name="arr_1_address0">out, 2, ap_memory, arr_1, array</column>
<column name="arr_1_ce0">out, 1, ap_memory, arr_1, array</column>
<column name="arr_1_we0">out, 1, ap_memory, arr_1, array</column>
<column name="arr_1_d0">out, 64, ap_memory, arr_1, array</column>
<column name="arr_1_address1">out, 2, ap_memory, arr_1, array</column>
<column name="arr_1_ce1">out, 1, ap_memory, arr_1, array</column>
<column name="arr_1_q1">in, 64, ap_memory, arr_1, array</column>
<column name="arr_2_address0">out, 2, ap_memory, arr_2, array</column>
<column name="arr_2_ce0">out, 1, ap_memory, arr_2, array</column>
<column name="arr_2_we0">out, 1, ap_memory, arr_2, array</column>
<column name="arr_2_d0">out, 64, ap_memory, arr_2, array</column>
<column name="arr_2_address1">out, 2, ap_memory, arr_2, array</column>
<column name="arr_2_ce1">out, 1, ap_memory, arr_2, array</column>
<column name="arr_2_q1">in, 64, ap_memory, arr_2, array</column>
<column name="zext_ln30_1">in, 32, ap_none, zext_ln30_1, scalar</column>
</table>
</item>
</section>
</profile>
