// Seed: 2287239611
module module_0 #(
    parameter id_8 = 32'd59,
    parameter id_9 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  supply1 id_7;
  defparam id_8.id_9 = id_7;
endmodule
module module_1 (
    input wor id_0
    , id_44,
    inout supply0 id_1,
    output supply1 id_2,
    input supply0 id_3,
    output wire id_4,
    output wire id_5,
    inout uwire id_6,
    input tri id_7,
    input tri id_8,
    output tri0 id_9,
    output uwire id_10,
    input tri1 id_11,
    input tri1 id_12,
    output supply1 id_13,
    output wor id_14,
    input uwire id_15,
    input tri1 id_16,
    input supply0 id_17,
    output wand id_18,
    output tri0 id_19,
    input wor id_20,
    input wire id_21,
    input supply0 id_22,
    input tri1 id_23,
    input uwire id_24,
    output tri1 id_25,
    input wire id_26,
    input tri0 id_27,
    input uwire id_28,
    input tri id_29,
    input supply1 id_30,
    input supply1 id_31,
    input wand id_32,
    inout uwire id_33,
    output uwire id_34,
    input wire id_35,
    input wand id_36,
    input tri0 id_37,
    output tri id_38,
    input uwire id_39,
    input tri id_40,
    output wor id_41,
    input tri1 id_42
);
  wire id_45;
  always_latch @(posedge id_8 or posedge 1) id_44 = id_20;
  module_0 modCall_1 (
      id_45,
      id_45,
      id_45,
      id_45
  );
endmodule
