/********************************************************************
 * Copyright (C) 2013-2014 Texas Instruments Incorporated.
 * 
 *  Redistribution and use in source and binary forms, with or without 
 *  modification, are permitted provided that the following conditions 
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright 
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the 
 *    documentation and/or other materials provided with the   
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT 
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, 
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT 
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
*/
#ifndef CSLR_COREAON_CM_CORE_H
#define CSLR_COREAON_CM_CORE_H

#ifdef __cplusplus
extern "C"
{
#endif
#include <ti/csl/cslr.h>
#include <ti/csl/tistdtypes.h>


/**************************************************************************
* Register Overlay Structure for __ALL__
**************************************************************************/
typedef struct {
    volatile Uint32 CM_COREAON_CLKSTCTRL_REG;
    volatile Uint8  RSVD0[36];
    volatile Uint32 CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG;
    volatile Uint8  RSVD1[12];
    volatile Uint32 CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG;
    volatile Uint8  RSVD2[4];
    volatile Uint32 CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG;
    volatile Uint8  RSVD3[12];
    volatile Uint32 CM_COREAON_IO_SRCOMP_CLKCTRL_REG;
    volatile Uint8  RSVD4[4];
    volatile Uint32 CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG;
    volatile Uint8  RSVD5[12];
    volatile Uint32 CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG;
    volatile Uint8  RSVD6[12];
    volatile Uint32 CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG;
    volatile Uint8  RSVD7[12];
    volatile Uint32 CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG;
    volatile Uint8  RSVD8[12];
    volatile Uint32 CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG;
    volatile Uint8  RSVD9[4];
    volatile Uint32 CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG;
    volatile Uint8  RSVD10[12];
    volatile Uint32 CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG;
    volatile Uint8  RSVD11[12];
    volatile Uint32 CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG;
    volatile Uint8  RSVD12[12];
    volatile Uint32 CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG;
} CSL_coreaon_cm_coreRegs;


/**************************************************************************
* Register Macros
**************************************************************************/

/* This register enables the domain power state transition. It controls the HW
 * supervised domain power state transition between ON-ACTIVE and ON-INACTIVE
 * states. It also hold one status bit per clock input of the domain. */
#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG            (0x0U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG)


/* This register manages the SR_MPU clocks. */
#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG  (0x28U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG)


/* This register manages the SR_CORE clocks. */
#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG  (0x38U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG)


/* This register manages the USB PHY 32KHz clock. */
#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG  (0x40U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY1_CORE_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG)


/* This register manages the clock delivered to the IO Slew rate compensation
 * cells. [warm reset insensitive] */
#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG    (0x50U)
/* Below define for backward compatibility */
#define CM_COREAON_IO_SRCOMP_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG)


/* This register manages the SR_GPU clocks. */
#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG  (0x58U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG)


/* This register manages the SR_DSPEVE clocks. */
#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG  (0x68U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG)


/* This register manages the SR_IVAHD clocks. */
#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG  (0x78U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG)


/* This register manages the USB PHY 32KHz clock. */
#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG  (0x88U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY2_CORE_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG)


/* This register manages the USB PHY 32KHz clock. */
#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG  (0x98U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY3_CORE_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG)


/* This register manages the DUMMY module1 clocks. Used for controlling the
 * CLKOUTMUX 1 gate. */
#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG  (0xA0U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE1_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG)


/* This register manages the DUMMY module2 clocks. Used for controlling
 * CLKOUTMUX 2 gate. */
#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG  (0xB0U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE2_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG)


/* Used for controlling the L3INIT_60M_GFCLK gate. */
#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG  (0xC0U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE3_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG)


/* This register manages the DUMMY module clocks. Used for controlling
 * ABE_GICLK gate. */
#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG  (0xD0U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE4_CLKCTRL  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG)



/**************************************************************************
* Field Definition Macros
**************************************************************************/

/* CM_COREAON_CLKSTCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKTRCTRL_MASK           (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_RESETVAL  (0x00000003U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKTRCTRL_SHIFT          (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKTRCTRL_NO_SLEEP       (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_NO_SLEEP)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_RESERVED  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKTRCTRL_RESERVED       (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_RESERVED)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKTRCTRL_SW_WKUP        (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_SW_WKUP)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKTRCTRL_HW_AUTO        (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKTRCTRL_HW_AUTO)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_L4_GICLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_L4_GICLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_L4_GICLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_L4_GICLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_L4_GICLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_MASK  (0x00000200U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_MPU_SYS_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_SHIFT  (9U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_MPU_SYS_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_MPU_SYS_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_MPU_SYS_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_MPU_SYS_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_MASK  (0x00000400U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_GPU_SYS_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_SHIFT  (10U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_GPU_SYS_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_GPU_SYS_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_GPU_SYS_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_GPU_SYS_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_MASK  (0x00000800U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_CORE_SYS_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_SHIFT  (11U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_CORE_SYS_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_CORE_SYS_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_CORE_SYS_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_CORE_SYS_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_MASK  (0x00001000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_32K_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_SHIFT  (12U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_32K_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_32K_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_32K_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_32K_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_MASK  (0x00004000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_SHIFT  (14U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_COREAON_IO_SRCOMP_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_MASK  (0x00002000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_SHIFT  (13U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_DSPEVE_SYS_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_MASK  (0x00008000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_SHIFT  (15U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_SR_IVAHD_SYS_GFCLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_MASK  (0x00010000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_ABE_GICLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_ABE_GICLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_INACT  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_ABE_GICLK_INACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_INACT)

#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_ACT  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_CLKSTCTRL_CLKACTIVITY_ABE_GICLK_ACT  (CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_CLKACTIVITY_ABE_GICLK_ACT)


#define CSL_COREAON_CM_CORE_CM_COREAON_CLKSTCTRL_REG_RESETVAL   (0x00000003U)

/* CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_IDLEST_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_IDLEST_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_IDLEST_DISABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_IDLEST_IDLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_IDLEST_FUNC  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_IDLEST_TRANS  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_MODULEMODE_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_MODULEMODE_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_MODULEMODE_DISABLED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_MODULEMODE_ENABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_MODULEMODE_RESERVED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_MPU_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_IDLEST_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_IDLEST_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_IDLEST_DISABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_IDLEST_IDLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_IDLEST_FUNC  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_IDLEST_TRANS  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_MODULEMODE_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_MODULEMODE_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_MODULEMODE_DISABLED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_MODULEMODE_ENABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_MODULEMODE_RESERVED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_CORE_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY1_CORE_CLKCTRL_OPTFCLKEN_CLK32K_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY1_CORE_CLKCTRL_OPTFCLKEN_CLK32K_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY1_CORE_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY1_CORE_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY1_CORE_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_IO_SRCOMP_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_IO_SRCOMP_CLKCTRL_CLKEN_SRCOMP_FCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_IO_SRCOMP_CLKCTRL_CLKEN_SRCOMP_FCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_IO_SRCOMP_CLKCTRL_CLKEN_SRCOMP_FCLK_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_FCLK_DIS)

#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_IO_SRCOMP_CLKCTRL_CLKEN_SRCOMP_FCLK_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_CLKEN_SRCOMP_FCLK_FCLK_EN)


#define CSL_COREAON_CM_CORE_CM_COREAON_IO_SRCOMP_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_IDLEST_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_IDLEST_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_IDLEST_DISABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_IDLEST_IDLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_IDLEST_FUNC  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_IDLEST_TRANS  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_MODULEMODE_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_MODULEMODE_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_MODULEMODE_DISABLED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_MODULEMODE_ENABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_MODULEMODE_RESERVED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_GPU_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_IDLEST_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_IDLEST_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_IDLEST_DISABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_IDLEST_IDLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_IDLEST_FUNC  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_IDLEST_TRANS  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_MODULEMODE_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_MODULEMODE_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_MODULEMODE_DISABLED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_MODULEMODE_ENABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_MODULEMODE_RESERVED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_DSPEVE_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_MASK  (0x00030000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_IDLEST_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_RESETVAL  (0x00000003U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_SHIFT  (16U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_IDLEST_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_DISABLE  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_IDLEST_DISABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_DISABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_IDLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_IDLEST_IDLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_IDLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_FUNC  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_IDLEST_FUNC  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_FUNC)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_TRANS  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_IDLEST_TRANS  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_IDLEST_TRANS)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_MASK  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_MODULEMODE_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_SHIFT  (0U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_MODULEMODE_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_DISABLED  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_MODULEMODE_DISABLED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_DISABLED)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_RESERVED_1  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_MODULEMODE_RESERVED_1  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_RESERVED_1)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_ENABLE  (0x00000002U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_MODULEMODE_ENABLE  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_ENABLE)

#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_RESERVED  (0x00000003U)
/* Below define for backward compatibility */
#define CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_MODULEMODE_RESERVED  (CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_MODULEMODE_RESERVED)


#define CSL_COREAON_CM_CORE_CM_COREAON_SMARTREFLEX_IVAHD_CLKCTRL_REG_RESETVAL  (0x00030000U)

/* CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY2_CORE_CLKCTRL_OPTFCLKEN_CLK32K_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY2_CORE_CLKCTRL_OPTFCLKEN_CLK32K_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY2_CORE_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY2_CORE_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY2_CORE_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY3_CORE_CLKCTRL_OPTFCLKEN_CLK32K_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY3_CORE_CLKCTRL_OPTFCLKEN_CLK32K_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY3_CORE_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_USB_PHY3_CORE_CLKCTRL_OPTFCLKEN_CLK32K_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_OPTFCLKEN_CLK32K_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_USB_PHY3_CORE_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE1_CLKCTRL_OPTFCLKEN_CLKOUTMUX1_CLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE1_CLKCTRL_OPTFCLKEN_CLKOUTMUX1_CLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE1_CLKCTRL_OPTFCLKEN_CLKOUTMUX1_CLK_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE1_CLKCTRL_OPTFCLKEN_CLKOUTMUX1_CLK_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX1_CLK_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE1_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE2_CLKCTRL_OPTFCLKEN_CLKOUTMUX2_CLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE2_CLKCTRL_OPTFCLKEN_CLKOUTMUX2_CLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE2_CLKCTRL_OPTFCLKEN_CLKOUTMUX2_CLK_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE2_CLKCTRL_OPTFCLKEN_CLKOUTMUX2_CLK_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_OPTFCLKEN_CLKOUTMUX2_CLK_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE2_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE3_CLKCTRL_OPTFCLKEN_L3INIT_60M_GFCLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE3_CLKCTRL_OPTFCLKEN_L3INIT_60M_GFCLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE3_CLKCTRL_OPTFCLKEN_L3INIT_60M_GFCLK_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE3_CLKCTRL_OPTFCLKEN_L3INIT_60M_GFCLK_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_OPTFCLKEN_L3INIT_60M_GFCLK_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE3_CLKCTRL_REG_RESETVAL  (0x00000000U)

/* CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG */

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_MASK  (0x00000100U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE4_CLKCTRL_OPTFCLKEN_ABE_GICLK_MASK  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_MASK)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_RESETVAL  (0x00000000U)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_SHIFT  (8U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE4_CLKCTRL_OPTFCLKEN_ABE_GICLK_SHIFT  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_SHIFT)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_FCLK_EN  (0x00000001U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE4_CLKCTRL_OPTFCLKEN_ABE_GICLK_FCLK_EN  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_FCLK_EN)

#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_FCLK_DIS  (0x00000000U)
/* Below define for backward compatibility */
#define CM_COREAON_DUMMY_MODULE4_CLKCTRL_OPTFCLKEN_ABE_GICLK_FCLK_DIS  (CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_OPTFCLKEN_ABE_GICLK_FCLK_DIS)


#define CSL_COREAON_CM_CORE_CM_COREAON_DUMMY_MODULE4_CLKCTRL_REG_RESETVAL  (0x00000000U)

#ifdef __cplusplus
}
#endif
#endif
