|pr_ov7670_1
clk50 => clk50.IN1
rst => rst_n.IN4
clk24 => clk24.IN1
data_cam[0] => data_cam[0].IN1
data_cam[1] => data_cam[1].IN1
data_cam[2] => data_cam[2].IN1
data_cam[3] => data_cam[3].IN1
data_cam[4] => data_cam[4].IN1
data_cam[5] => data_cam[5].IN1
data_cam[6] => data_cam[6].IN1
data_cam[7] => data_cam[7].IN1
VSYNC_cam => VSYNC_cam.IN2
HREF_cam => HREF_cam.IN2
PCLK_cam => PCLK_cam.IN1
XCLK_cam << clk24.DB_MAX_OUTPUT_PORT_TYPE
res_cam << rst_n.DB_MAX_OUTPUT_PORT_TYPE
on_off_cam << rst_n.DB_MAX_OUTPUT_PORT_TYPE
sioc << camera_configure:camera_configure_0.sioc
siod << camera_configure:camera_configure_0.siod
vsync << vsync.DB_MAX_OUTPUT_PORT_TYPE
hsync << hvsync:hvsync_0.hsync_out
r[0] << hvsync:hvsync_0.r
r[1] << hvsync:hvsync_0.r
r[2] << hvsync:hvsync_0.r
r[3] << hvsync:hvsync_0.r
g[0] << hvsync:hvsync_0.g
g[1] << hvsync:hvsync_0.g
g[2] << hvsync:hvsync_0.g
g[3] << hvsync:hvsync_0.g
b[0] << hvsync:hvsync_0.b
b[1] << hvsync:hvsync_0.b
b[2] << hvsync:hvsync_0.b
b[3] << hvsync:hvsync_0.b
cs_n << sdram_cntr:sdram_cntr_0.cs_n
ras_n << sdram_cntr:sdram_cntr_0.ras_n
cas_n << sdram_cntr:sdram_cntr_0.cas_n
we_n << sdram_cntr:sdram_cntr_0.we_n
dqm[0] << sdram_cntr:sdram_cntr_0.dqm
dqm[1] << sdram_cntr:sdram_cntr_0.dqm
sd_addr[0] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[1] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[2] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[3] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[4] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[5] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[6] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[7] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[8] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[9] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[10] << sdram_cntr:sdram_cntr_0.sd_addr
sd_addr[11] << sdram_cntr:sdram_cntr_0.sd_addr
ba[0] << sdram_cntr:sdram_cntr_0.ba
ba[1] << sdram_cntr:sdram_cntr_0.ba
Cke << sdram_cntr:sdram_cntr_0.Cke
sd_data[0] <> hvsync:hvsync_0.sdram_data
sd_data[0] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[1] <> hvsync:hvsync_0.sdram_data
sd_data[1] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[2] <> hvsync:hvsync_0.sdram_data
sd_data[2] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[3] <> hvsync:hvsync_0.sdram_data
sd_data[3] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[4] <> hvsync:hvsync_0.sdram_data
sd_data[4] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[5] <> hvsync:hvsync_0.sdram_data
sd_data[5] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[6] <> hvsync:hvsync_0.sdram_data
sd_data[6] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[7] <> hvsync:hvsync_0.sdram_data
sd_data[7] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[8] <> hvsync:hvsync_0.sdram_data
sd_data[8] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[9] <> hvsync:hvsync_0.sdram_data
sd_data[9] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[10] <> hvsync:hvsync_0.sdram_data
sd_data[10] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[11] <> hvsync:hvsync_0.sdram_data
sd_data[11] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[12] <> hvsync:hvsync_0.sdram_data
sd_data[12] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[13] <> hvsync:hvsync_0.sdram_data
sd_data[13] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[14] <> hvsync:hvsync_0.sdram_data
sd_data[14] <> sdram_cntr:sdram_cntr_0.sd_data
sd_data[15] <> hvsync:hvsync_0.sdram_data
sd_data[15] <> sdram_cntr:sdram_cntr_0.sd_data
sdram_clk << pll_for_sdram:pll_for_sdram_0.c1


|pr_ov7670_1|pll_for_sdram:pll_for_sdram_0
areset => areset.IN1
inclk0 => sub_wire1[0].IN1
c0 <= altpll:altpll_component.clk
c1 <= altpll:altpll_component.clk
c2 <= altpll:altpll_component.clk
locked <= altpll:altpll_component.locked


|pr_ov7670_1|pll_for_sdram:pll_for_sdram_0|altpll:altpll_component
inclk[0] => pll_for_sdram_altpll:auto_generated.inclk[0]
inclk[1] => pll_for_sdram_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll_for_sdram_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_for_sdram_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|pr_ov7670_1|pll_for_sdram:pll_for_sdram_0|altpll:altpll_component|pll_for_sdram_altpll:auto_generated
areset => pll_lock_sync.ACLR
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= locked.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0
rst_n => data2fifo[0].ACLR
rst_n => data2fifo[1].ACLR
rst_n => data2fifo[2].ACLR
rst_n => data2fifo[3].ACLR
rst_n => data2fifo[4].ACLR
rst_n => data2fifo[5].ACLR
rst_n => data2fifo[6].ACLR
rst_n => data2fifo[7].ACLR
rst_n => data2fifo[8].ACLR
rst_n => data2fifo[9].ACLR
rst_n => data2fifo[10].ACLR
rst_n => data2fifo[11].ACLR
rst_n => data2fifo[12].ACLR
rst_n => data2fifo[13].ACLR
rst_n => data2fifo[14].ACLR
rst_n => data2fifo[15].ACLR
rst_n => wr_fifo~reg0.ACLR
rst_n => sh_HREF_cam.ACLR
rst_n => _.IN1
data_cam[0] => data2fifo.DATAA
data_cam[0] => data2fifo.DATAB
data_cam[1] => data2fifo.DATAA
data_cam[1] => data2fifo.DATAB
data_cam[2] => data2fifo.DATAA
data_cam[2] => data2fifo.DATAB
data_cam[3] => data2fifo.DATAA
data_cam[3] => data2fifo.DATAB
data_cam[4] => data2fifo.DATAA
data_cam[4] => data2fifo.DATAB
data_cam[5] => data2fifo.DATAA
data_cam[5] => data2fifo.DATAB
data_cam[6] => data2fifo.DATAA
data_cam[6] => data2fifo.DATAB
data_cam[7] => data2fifo.DATAA
data_cam[7] => data2fifo.DATAB
VSYNC_cam => ~NO_FANOUT~
HREF_cam => wr_fifo.OUTPUTSELECT
HREF_cam => sh_HREF_cam.DATAIN
PCLK_cam => PCLK_cam.IN1
clk_sdram => clk_sdram.IN1
output_rdusedw[0] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[1] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[2] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[3] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[4] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[5] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[6] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[7] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[8] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[9] <= fif0_1024x16:input_fifo.rdusedw
wr_fifo <= wr_fifo~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_fifo => rd_fifo.IN1
input_fifo_to_sdram[0] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[1] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[2] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[3] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[4] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[5] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[6] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[7] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[8] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[9] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[10] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[11] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[12] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[13] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[14] <= fif0_1024x16:input_fifo.q
input_fifo_to_sdram[15] <= fif0_1024x16:input_fifo.q


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_ijk1:auto_generated.data[0]
data[1] => dcfifo_ijk1:auto_generated.data[1]
data[2] => dcfifo_ijk1:auto_generated.data[2]
data[3] => dcfifo_ijk1:auto_generated.data[3]
data[4] => dcfifo_ijk1:auto_generated.data[4]
data[5] => dcfifo_ijk1:auto_generated.data[5]
data[6] => dcfifo_ijk1:auto_generated.data[6]
data[7] => dcfifo_ijk1:auto_generated.data[7]
data[8] => dcfifo_ijk1:auto_generated.data[8]
data[9] => dcfifo_ijk1:auto_generated.data[9]
data[10] => dcfifo_ijk1:auto_generated.data[10]
data[11] => dcfifo_ijk1:auto_generated.data[11]
data[12] => dcfifo_ijk1:auto_generated.data[12]
data[13] => dcfifo_ijk1:auto_generated.data[13]
data[14] => dcfifo_ijk1:auto_generated.data[14]
data[15] => dcfifo_ijk1:auto_generated.data[15]
q[0] <= dcfifo_ijk1:auto_generated.q[0]
q[1] <= dcfifo_ijk1:auto_generated.q[1]
q[2] <= dcfifo_ijk1:auto_generated.q[2]
q[3] <= dcfifo_ijk1:auto_generated.q[3]
q[4] <= dcfifo_ijk1:auto_generated.q[4]
q[5] <= dcfifo_ijk1:auto_generated.q[5]
q[6] <= dcfifo_ijk1:auto_generated.q[6]
q[7] <= dcfifo_ijk1:auto_generated.q[7]
q[8] <= dcfifo_ijk1:auto_generated.q[8]
q[9] <= dcfifo_ijk1:auto_generated.q[9]
q[10] <= dcfifo_ijk1:auto_generated.q[10]
q[11] <= dcfifo_ijk1:auto_generated.q[11]
q[12] <= dcfifo_ijk1:auto_generated.q[12]
q[13] <= dcfifo_ijk1:auto_generated.q[13]
q[14] <= dcfifo_ijk1:auto_generated.q[14]
q[15] <= dcfifo_ijk1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ijk1:auto_generated.rdclk
rdreq => dcfifo_ijk1:auto_generated.rdreq
wrclk => dcfifo_ijk1:auto_generated.wrclk
wrreq => dcfifo_ijk1:auto_generated.wrreq
aclr => dcfifo_ijk1:auto_generated.aclr
rdempty <= dcfifo_ijk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ijk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ijk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ijk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ijk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ijk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ijk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ijk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ijk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ijk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ijk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ijk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_ijk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ijk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ijk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ijk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ijk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ijk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ijk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ijk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ijk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ijk1:auto_generated.wrusedw[9]


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated
aclr => a_graycounter_sh6:rdptr_g1p.aclr
aclr => a_graycounter_ovb:wrptr_g1p.aclr
aclr => altsyncram_uc61:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uc61:fifo_ram.data_a[0]
data[1] => altsyncram_uc61:fifo_ram.data_a[1]
data[2] => altsyncram_uc61:fifo_ram.data_a[2]
data[3] => altsyncram_uc61:fifo_ram.data_a[3]
data[4] => altsyncram_uc61:fifo_ram.data_a[4]
data[5] => altsyncram_uc61:fifo_ram.data_a[5]
data[6] => altsyncram_uc61:fifo_ram.data_a[6]
data[7] => altsyncram_uc61:fifo_ram.data_a[7]
data[8] => altsyncram_uc61:fifo_ram.data_a[8]
data[9] => altsyncram_uc61:fifo_ram.data_a[9]
data[10] => altsyncram_uc61:fifo_ram.data_a[10]
data[11] => altsyncram_uc61:fifo_ram.data_a[11]
data[12] => altsyncram_uc61:fifo_ram.data_a[12]
data[13] => altsyncram_uc61:fifo_ram.data_a[13]
data[14] => altsyncram_uc61:fifo_ram.data_a[14]
data[15] => altsyncram_uc61:fifo_ram.data_a[15]
q[0] <= altsyncram_uc61:fifo_ram.q_b[0]
q[1] <= altsyncram_uc61:fifo_ram.q_b[1]
q[2] <= altsyncram_uc61:fifo_ram.q_b[2]
q[3] <= altsyncram_uc61:fifo_ram.q_b[3]
q[4] <= altsyncram_uc61:fifo_ram.q_b[4]
q[5] <= altsyncram_uc61:fifo_ram.q_b[5]
q[6] <= altsyncram_uc61:fifo_ram.q_b[6]
q[7] <= altsyncram_uc61:fifo_ram.q_b[7]
q[8] <= altsyncram_uc61:fifo_ram.q_b[8]
q[9] <= altsyncram_uc61:fifo_ram.q_b[9]
q[10] <= altsyncram_uc61:fifo_ram.q_b[10]
q[11] <= altsyncram_uc61:fifo_ram.q_b[11]
q[12] <= altsyncram_uc61:fifo_ram.q_b[12]
q[13] <= altsyncram_uc61:fifo_ram.q_b[13]
q[14] <= altsyncram_uc61:fifo_ram.q_b[14]
q[15] <= altsyncram_uc61:fifo_ram.q_b[15]
rdclk => a_graycounter_sh6:rdptr_g1p.clock
rdclk => altsyncram_uc61:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_9pl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ovb:wrptr_g1p.clock
wrclk => altsyncram_uc61:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_apl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
d[10] => dffpipe_qe9:dffpipe13.d[10]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]
q[10] <= dffpipe_qe9:dffpipe13.q[10]


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp
clock => dffpipe_re9:dffpipe16.clock
clrn => dffpipe_re9:dffpipe16.clrn
d[0] => dffpipe_re9:dffpipe16.d[0]
d[1] => dffpipe_re9:dffpipe16.d[1]
d[2] => dffpipe_re9:dffpipe16.d[2]
d[3] => dffpipe_re9:dffpipe16.d[3]
d[4] => dffpipe_re9:dffpipe16.d[4]
d[5] => dffpipe_re9:dffpipe16.d[5]
d[6] => dffpipe_re9:dffpipe16.d[6]
d[7] => dffpipe_re9:dffpipe16.d[7]
d[8] => dffpipe_re9:dffpipe16.d[8]
d[9] => dffpipe_re9:dffpipe16.d[9]
d[10] => dffpipe_re9:dffpipe16.d[10]
q[0] <= dffpipe_re9:dffpipe16.q[0]
q[1] <= dffpipe_re9:dffpipe16.q[1]
q[2] <= dffpipe_re9:dffpipe16.q[2]
q[3] <= dffpipe_re9:dffpipe16.q[3]
q[4] <= dffpipe_re9:dffpipe16.q[4]
q[5] <= dffpipe_re9:dffpipe16.q[5]
q[6] <= dffpipe_re9:dffpipe16.q[6]
q[7] <= dffpipe_re9:dffpipe16.q[7]
q[8] <= dffpipe_re9:dffpipe16.q[8]
q[9] <= dffpipe_re9:dffpipe16.q[9]
q[10] <= dffpipe_re9:dffpipe16.q[10]


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|pr_ov7670_1|cam_wrp:cam_wrp_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|pr_ov7670_1|hvsync:hvsync_0
pixel_clock => pixel_clock.IN2
hsync_out <= delay_rg:delay_rg_0.data_out
vsync_out <= delay_rg:delay_rg_0.data_out
r[0] <= r[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[1] <= r[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[2] <= r[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
r[3] <= r[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[0] <= g[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[1] <= g[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[2] <= g[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
g[3] <= g[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[0] <= b[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[1] <= b[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[2] <= b[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
b[3] <= b[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rst_n => rst_n.IN1
clk_sdram => clk_sdram.IN1
wr_fifo => wr_fifo.IN1
output_rdusedw[0] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[1] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[2] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[3] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[4] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[5] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[6] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[7] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[8] <= fif0_1024x16:input_fifo.rdusedw
output_rdusedw[9] <= fif0_1024x16:input_fifo.rdusedw
sdram_data[0] => sdram_data[0].IN1
sdram_data[1] => sdram_data[1].IN1
sdram_data[2] => sdram_data[2].IN1
sdram_data[3] => sdram_data[3].IN1
sdram_data[4] => sdram_data[4].IN1
sdram_data[5] => sdram_data[5].IN1
sdram_data[6] => sdram_data[6].IN1
sdram_data[7] => sdram_data[7].IN1
sdram_data[8] => sdram_data[8].IN1
sdram_data[9] => sdram_data[9].IN1
sdram_data[10] => sdram_data[10].IN1
sdram_data[11] => sdram_data[11].IN1
sdram_data[12] => sdram_data[12].IN1
sdram_data[13] => sdram_data[13].IN1
sdram_data[14] => sdram_data[14].IN1
sdram_data[15] => sdram_data[15].IN1
wait_scrn => visible.IN1


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo
aclr => aclr.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rdclk => rdclk.IN1
rdreq => rdreq.IN1
wrclk => wrclk.IN1
wrreq => wrreq.IN1
q[0] <= dcfifo:dcfifo_component.q
q[1] <= dcfifo:dcfifo_component.q
q[2] <= dcfifo:dcfifo_component.q
q[3] <= dcfifo:dcfifo_component.q
q[4] <= dcfifo:dcfifo_component.q
q[5] <= dcfifo:dcfifo_component.q
q[6] <= dcfifo:dcfifo_component.q
q[7] <= dcfifo:dcfifo_component.q
q[8] <= dcfifo:dcfifo_component.q
q[9] <= dcfifo:dcfifo_component.q
q[10] <= dcfifo:dcfifo_component.q
q[11] <= dcfifo:dcfifo_component.q
q[12] <= dcfifo:dcfifo_component.q
q[13] <= dcfifo:dcfifo_component.q
q[14] <= dcfifo:dcfifo_component.q
q[15] <= dcfifo:dcfifo_component.q
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw
rdusedw[6] <= dcfifo:dcfifo_component.rdusedw
rdusedw[7] <= dcfifo:dcfifo_component.rdusedw
rdusedw[8] <= dcfifo:dcfifo_component.rdusedw
rdusedw[9] <= dcfifo:dcfifo_component.rdusedw
wrfull <= dcfifo:dcfifo_component.wrfull
wrusedw[0] <= dcfifo:dcfifo_component.wrusedw
wrusedw[1] <= dcfifo:dcfifo_component.wrusedw
wrusedw[2] <= dcfifo:dcfifo_component.wrusedw
wrusedw[3] <= dcfifo:dcfifo_component.wrusedw
wrusedw[4] <= dcfifo:dcfifo_component.wrusedw
wrusedw[5] <= dcfifo:dcfifo_component.wrusedw
wrusedw[6] <= dcfifo:dcfifo_component.wrusedw
wrusedw[7] <= dcfifo:dcfifo_component.wrusedw
wrusedw[8] <= dcfifo:dcfifo_component.wrusedw
wrusedw[9] <= dcfifo:dcfifo_component.wrusedw


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component
data[0] => dcfifo_ijk1:auto_generated.data[0]
data[1] => dcfifo_ijk1:auto_generated.data[1]
data[2] => dcfifo_ijk1:auto_generated.data[2]
data[3] => dcfifo_ijk1:auto_generated.data[3]
data[4] => dcfifo_ijk1:auto_generated.data[4]
data[5] => dcfifo_ijk1:auto_generated.data[5]
data[6] => dcfifo_ijk1:auto_generated.data[6]
data[7] => dcfifo_ijk1:auto_generated.data[7]
data[8] => dcfifo_ijk1:auto_generated.data[8]
data[9] => dcfifo_ijk1:auto_generated.data[9]
data[10] => dcfifo_ijk1:auto_generated.data[10]
data[11] => dcfifo_ijk1:auto_generated.data[11]
data[12] => dcfifo_ijk1:auto_generated.data[12]
data[13] => dcfifo_ijk1:auto_generated.data[13]
data[14] => dcfifo_ijk1:auto_generated.data[14]
data[15] => dcfifo_ijk1:auto_generated.data[15]
q[0] <= dcfifo_ijk1:auto_generated.q[0]
q[1] <= dcfifo_ijk1:auto_generated.q[1]
q[2] <= dcfifo_ijk1:auto_generated.q[2]
q[3] <= dcfifo_ijk1:auto_generated.q[3]
q[4] <= dcfifo_ijk1:auto_generated.q[4]
q[5] <= dcfifo_ijk1:auto_generated.q[5]
q[6] <= dcfifo_ijk1:auto_generated.q[6]
q[7] <= dcfifo_ijk1:auto_generated.q[7]
q[8] <= dcfifo_ijk1:auto_generated.q[8]
q[9] <= dcfifo_ijk1:auto_generated.q[9]
q[10] <= dcfifo_ijk1:auto_generated.q[10]
q[11] <= dcfifo_ijk1:auto_generated.q[11]
q[12] <= dcfifo_ijk1:auto_generated.q[12]
q[13] <= dcfifo_ijk1:auto_generated.q[13]
q[14] <= dcfifo_ijk1:auto_generated.q[14]
q[15] <= dcfifo_ijk1:auto_generated.q[15]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
rdclk => dcfifo_ijk1:auto_generated.rdclk
rdreq => dcfifo_ijk1:auto_generated.rdreq
wrclk => dcfifo_ijk1:auto_generated.wrclk
wrreq => dcfifo_ijk1:auto_generated.wrreq
aclr => dcfifo_ijk1:auto_generated.aclr
rdempty <= dcfifo_ijk1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_ijk1:auto_generated.wrfull
rdusedw[0] <= dcfifo_ijk1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_ijk1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_ijk1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_ijk1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_ijk1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_ijk1:auto_generated.rdusedw[5]
rdusedw[6] <= dcfifo_ijk1:auto_generated.rdusedw[6]
rdusedw[7] <= dcfifo_ijk1:auto_generated.rdusedw[7]
rdusedw[8] <= dcfifo_ijk1:auto_generated.rdusedw[8]
rdusedw[9] <= dcfifo_ijk1:auto_generated.rdusedw[9]
wrusedw[0] <= dcfifo_ijk1:auto_generated.wrusedw[0]
wrusedw[1] <= dcfifo_ijk1:auto_generated.wrusedw[1]
wrusedw[2] <= dcfifo_ijk1:auto_generated.wrusedw[2]
wrusedw[3] <= dcfifo_ijk1:auto_generated.wrusedw[3]
wrusedw[4] <= dcfifo_ijk1:auto_generated.wrusedw[4]
wrusedw[5] <= dcfifo_ijk1:auto_generated.wrusedw[5]
wrusedw[6] <= dcfifo_ijk1:auto_generated.wrusedw[6]
wrusedw[7] <= dcfifo_ijk1:auto_generated.wrusedw[7]
wrusedw[8] <= dcfifo_ijk1:auto_generated.wrusedw[8]
wrusedw[9] <= dcfifo_ijk1:auto_generated.wrusedw[9]


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated
aclr => a_graycounter_sh6:rdptr_g1p.aclr
aclr => a_graycounter_ovb:wrptr_g1p.aclr
aclr => altsyncram_uc61:fifo_ram.aclr1
aclr => delayed_wrptr_g[10].IN0
aclr => rdptr_g[10].IN0
aclr => wrptr_g[10].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_uc61:fifo_ram.data_a[0]
data[1] => altsyncram_uc61:fifo_ram.data_a[1]
data[2] => altsyncram_uc61:fifo_ram.data_a[2]
data[3] => altsyncram_uc61:fifo_ram.data_a[3]
data[4] => altsyncram_uc61:fifo_ram.data_a[4]
data[5] => altsyncram_uc61:fifo_ram.data_a[5]
data[6] => altsyncram_uc61:fifo_ram.data_a[6]
data[7] => altsyncram_uc61:fifo_ram.data_a[7]
data[8] => altsyncram_uc61:fifo_ram.data_a[8]
data[9] => altsyncram_uc61:fifo_ram.data_a[9]
data[10] => altsyncram_uc61:fifo_ram.data_a[10]
data[11] => altsyncram_uc61:fifo_ram.data_a[11]
data[12] => altsyncram_uc61:fifo_ram.data_a[12]
data[13] => altsyncram_uc61:fifo_ram.data_a[13]
data[14] => altsyncram_uc61:fifo_ram.data_a[14]
data[15] => altsyncram_uc61:fifo_ram.data_a[15]
q[0] <= altsyncram_uc61:fifo_ram.q_b[0]
q[1] <= altsyncram_uc61:fifo_ram.q_b[1]
q[2] <= altsyncram_uc61:fifo_ram.q_b[2]
q[3] <= altsyncram_uc61:fifo_ram.q_b[3]
q[4] <= altsyncram_uc61:fifo_ram.q_b[4]
q[5] <= altsyncram_uc61:fifo_ram.q_b[5]
q[6] <= altsyncram_uc61:fifo_ram.q_b[6]
q[7] <= altsyncram_uc61:fifo_ram.q_b[7]
q[8] <= altsyncram_uc61:fifo_ram.q_b[8]
q[9] <= altsyncram_uc61:fifo_ram.q_b[9]
q[10] <= altsyncram_uc61:fifo_ram.q_b[10]
q[11] <= altsyncram_uc61:fifo_ram.q_b[11]
q[12] <= altsyncram_uc61:fifo_ram.q_b[12]
q[13] <= altsyncram_uc61:fifo_ram.q_b[13]
q[14] <= altsyncram_uc61:fifo_ram.q_b[14]
q[15] <= altsyncram_uc61:fifo_ram.q_b[15]
rdclk => a_graycounter_sh6:rdptr_g1p.clock
rdclk => altsyncram_uc61:fifo_ram.clock1
rdclk => dffpipe_pe9:rs_brp.clock
rdclk => dffpipe_pe9:rs_bwp.clock
rdclk => alt_synch_pipe_9pl:rs_dgwp.clock
rdclk => rdptr_g[10].CLK
rdclk => rdptr_g[9].CLK
rdclk => rdptr_g[8].CLK
rdclk => rdptr_g[7].CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[6] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[7] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[8] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[9] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_ovb:wrptr_g1p.clock
wrclk => altsyncram_uc61:fifo_ram.clock0
wrclk => dffpipe_pe9:ws_brp.clock
wrclk => dffpipe_pe9:ws_bwp.clock
wrclk => alt_synch_pipe_apl:ws_dgrp.clock
wrclk => delayed_wrptr_g[10].CLK
wrclk => delayed_wrptr_g[9].CLK
wrclk => delayed_wrptr_g[8].CLK
wrclk => delayed_wrptr_g[7].CLK
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrptr_g[10].CLK
wrclk => wrptr_g[9].CLK
wrclk => wrptr_g[8].CLK
wrclk => wrptr_g[7].CLK
wrclk => wrptr_g[6].CLK
wrclk => wrptr_g[5].CLK
wrclk => wrptr_g[4].CLK
wrclk => wrptr_g[3].CLK
wrclk => wrptr_g[2].CLK
wrclk => wrptr_g[1].CLK
wrclk => wrptr_g[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0
wrusedw[0] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[1] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[2] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[3] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[4] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[5] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[6] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[7] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[8] <= op_2.DB_MAX_OUTPUT_PORT_TYPE
wrusedw[9] <= op_2.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:wrptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_gray2bin_tsa:ws_dgrp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= xor6.DB_MAX_OUTPUT_PORT_TYPE
bin[7] <= xor7.DB_MAX_OUTPUT_PORT_TYPE
bin[8] <= xor8.DB_MAX_OUTPUT_PORT_TYPE
bin[9] <= xor9.DB_MAX_OUTPUT_PORT_TYPE
bin[10] <= gray[10].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN0
gray[6] => xor6.IN0
gray[7] => xor7.IN0
gray[8] => xor8.IN0
gray[9] => xor9.IN1
gray[10] => bin[10].DATAIN
gray[10] => xor9.IN0


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_sh6:rdptr_g1p
aclr => counter5a1.IN0
aclr => counter5a0.IN0
aclr => parity6.IN0
aclr => sub_parity7a[2].IN0
aclr => sub_parity7a[1].IN0
aclr => sub_parity7a[0].IN0
clock => counter5a0.CLK
clock => counter5a1.CLK
clock => counter5a2.CLK
clock => counter5a3.CLK
clock => counter5a4.CLK
clock => counter5a5.CLK
clock => counter5a6.CLK
clock => counter5a7.CLK
clock => counter5a8.CLK
clock => counter5a9.CLK
clock => counter5a10.CLK
clock => parity6.CLK
clock => sub_parity7a[2].CLK
clock => sub_parity7a[1].CLK
clock => sub_parity7a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter5a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter5a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter5a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter5a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter5a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter5a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter5a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter5a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter5a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter5a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter5a10.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|a_graycounter_ovb:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[2].IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => counter8a7.CLK
clock => counter8a8.CLK
clock => counter8a9.CLK
clock => counter8a10.CLK
clock => parity9.CLK
clock => sub_parity10a[2].CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter8a7.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter8a8.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter8a9.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter8a10.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|altsyncram_uc61:fifo_ram
aclr1 => ram_block11a0.CLR1
aclr1 => ram_block11a1.CLR1
aclr1 => ram_block11a2.CLR1
aclr1 => ram_block11a3.CLR1
aclr1 => ram_block11a4.CLR1
aclr1 => ram_block11a5.CLR1
aclr1 => ram_block11a6.CLR1
aclr1 => ram_block11a7.CLR1
aclr1 => ram_block11a8.CLR1
aclr1 => ram_block11a9.CLR1
aclr1 => ram_block11a10.CLR1
aclr1 => ram_block11a11.CLR1
aclr1 => ram_block11a12.CLR1
aclr1 => ram_block11a13.CLR1
aclr1 => ram_block11a14.CLR1
aclr1 => ram_block11a15.CLR1
address_a[0] => ram_block11a0.PORTAADDR
address_a[0] => ram_block11a1.PORTAADDR
address_a[0] => ram_block11a2.PORTAADDR
address_a[0] => ram_block11a3.PORTAADDR
address_a[0] => ram_block11a4.PORTAADDR
address_a[0] => ram_block11a5.PORTAADDR
address_a[0] => ram_block11a6.PORTAADDR
address_a[0] => ram_block11a7.PORTAADDR
address_a[0] => ram_block11a8.PORTAADDR
address_a[0] => ram_block11a9.PORTAADDR
address_a[0] => ram_block11a10.PORTAADDR
address_a[0] => ram_block11a11.PORTAADDR
address_a[0] => ram_block11a12.PORTAADDR
address_a[0] => ram_block11a13.PORTAADDR
address_a[0] => ram_block11a14.PORTAADDR
address_a[0] => ram_block11a15.PORTAADDR
address_a[1] => ram_block11a0.PORTAADDR1
address_a[1] => ram_block11a1.PORTAADDR1
address_a[1] => ram_block11a2.PORTAADDR1
address_a[1] => ram_block11a3.PORTAADDR1
address_a[1] => ram_block11a4.PORTAADDR1
address_a[1] => ram_block11a5.PORTAADDR1
address_a[1] => ram_block11a6.PORTAADDR1
address_a[1] => ram_block11a7.PORTAADDR1
address_a[1] => ram_block11a8.PORTAADDR1
address_a[1] => ram_block11a9.PORTAADDR1
address_a[1] => ram_block11a10.PORTAADDR1
address_a[1] => ram_block11a11.PORTAADDR1
address_a[1] => ram_block11a12.PORTAADDR1
address_a[1] => ram_block11a13.PORTAADDR1
address_a[1] => ram_block11a14.PORTAADDR1
address_a[1] => ram_block11a15.PORTAADDR1
address_a[2] => ram_block11a0.PORTAADDR2
address_a[2] => ram_block11a1.PORTAADDR2
address_a[2] => ram_block11a2.PORTAADDR2
address_a[2] => ram_block11a3.PORTAADDR2
address_a[2] => ram_block11a4.PORTAADDR2
address_a[2] => ram_block11a5.PORTAADDR2
address_a[2] => ram_block11a6.PORTAADDR2
address_a[2] => ram_block11a7.PORTAADDR2
address_a[2] => ram_block11a8.PORTAADDR2
address_a[2] => ram_block11a9.PORTAADDR2
address_a[2] => ram_block11a10.PORTAADDR2
address_a[2] => ram_block11a11.PORTAADDR2
address_a[2] => ram_block11a12.PORTAADDR2
address_a[2] => ram_block11a13.PORTAADDR2
address_a[2] => ram_block11a14.PORTAADDR2
address_a[2] => ram_block11a15.PORTAADDR2
address_a[3] => ram_block11a0.PORTAADDR3
address_a[3] => ram_block11a1.PORTAADDR3
address_a[3] => ram_block11a2.PORTAADDR3
address_a[3] => ram_block11a3.PORTAADDR3
address_a[3] => ram_block11a4.PORTAADDR3
address_a[3] => ram_block11a5.PORTAADDR3
address_a[3] => ram_block11a6.PORTAADDR3
address_a[3] => ram_block11a7.PORTAADDR3
address_a[3] => ram_block11a8.PORTAADDR3
address_a[3] => ram_block11a9.PORTAADDR3
address_a[3] => ram_block11a10.PORTAADDR3
address_a[3] => ram_block11a11.PORTAADDR3
address_a[3] => ram_block11a12.PORTAADDR3
address_a[3] => ram_block11a13.PORTAADDR3
address_a[3] => ram_block11a14.PORTAADDR3
address_a[3] => ram_block11a15.PORTAADDR3
address_a[4] => ram_block11a0.PORTAADDR4
address_a[4] => ram_block11a1.PORTAADDR4
address_a[4] => ram_block11a2.PORTAADDR4
address_a[4] => ram_block11a3.PORTAADDR4
address_a[4] => ram_block11a4.PORTAADDR4
address_a[4] => ram_block11a5.PORTAADDR4
address_a[4] => ram_block11a6.PORTAADDR4
address_a[4] => ram_block11a7.PORTAADDR4
address_a[4] => ram_block11a8.PORTAADDR4
address_a[4] => ram_block11a9.PORTAADDR4
address_a[4] => ram_block11a10.PORTAADDR4
address_a[4] => ram_block11a11.PORTAADDR4
address_a[4] => ram_block11a12.PORTAADDR4
address_a[4] => ram_block11a13.PORTAADDR4
address_a[4] => ram_block11a14.PORTAADDR4
address_a[4] => ram_block11a15.PORTAADDR4
address_a[5] => ram_block11a0.PORTAADDR5
address_a[5] => ram_block11a1.PORTAADDR5
address_a[5] => ram_block11a2.PORTAADDR5
address_a[5] => ram_block11a3.PORTAADDR5
address_a[5] => ram_block11a4.PORTAADDR5
address_a[5] => ram_block11a5.PORTAADDR5
address_a[5] => ram_block11a6.PORTAADDR5
address_a[5] => ram_block11a7.PORTAADDR5
address_a[5] => ram_block11a8.PORTAADDR5
address_a[5] => ram_block11a9.PORTAADDR5
address_a[5] => ram_block11a10.PORTAADDR5
address_a[5] => ram_block11a11.PORTAADDR5
address_a[5] => ram_block11a12.PORTAADDR5
address_a[5] => ram_block11a13.PORTAADDR5
address_a[5] => ram_block11a14.PORTAADDR5
address_a[5] => ram_block11a15.PORTAADDR5
address_a[6] => ram_block11a0.PORTAADDR6
address_a[6] => ram_block11a1.PORTAADDR6
address_a[6] => ram_block11a2.PORTAADDR6
address_a[6] => ram_block11a3.PORTAADDR6
address_a[6] => ram_block11a4.PORTAADDR6
address_a[6] => ram_block11a5.PORTAADDR6
address_a[6] => ram_block11a6.PORTAADDR6
address_a[6] => ram_block11a7.PORTAADDR6
address_a[6] => ram_block11a8.PORTAADDR6
address_a[6] => ram_block11a9.PORTAADDR6
address_a[6] => ram_block11a10.PORTAADDR6
address_a[6] => ram_block11a11.PORTAADDR6
address_a[6] => ram_block11a12.PORTAADDR6
address_a[6] => ram_block11a13.PORTAADDR6
address_a[6] => ram_block11a14.PORTAADDR6
address_a[6] => ram_block11a15.PORTAADDR6
address_a[7] => ram_block11a0.PORTAADDR7
address_a[7] => ram_block11a1.PORTAADDR7
address_a[7] => ram_block11a2.PORTAADDR7
address_a[7] => ram_block11a3.PORTAADDR7
address_a[7] => ram_block11a4.PORTAADDR7
address_a[7] => ram_block11a5.PORTAADDR7
address_a[7] => ram_block11a6.PORTAADDR7
address_a[7] => ram_block11a7.PORTAADDR7
address_a[7] => ram_block11a8.PORTAADDR7
address_a[7] => ram_block11a9.PORTAADDR7
address_a[7] => ram_block11a10.PORTAADDR7
address_a[7] => ram_block11a11.PORTAADDR7
address_a[7] => ram_block11a12.PORTAADDR7
address_a[7] => ram_block11a13.PORTAADDR7
address_a[7] => ram_block11a14.PORTAADDR7
address_a[7] => ram_block11a15.PORTAADDR7
address_a[8] => ram_block11a0.PORTAADDR8
address_a[8] => ram_block11a1.PORTAADDR8
address_a[8] => ram_block11a2.PORTAADDR8
address_a[8] => ram_block11a3.PORTAADDR8
address_a[8] => ram_block11a4.PORTAADDR8
address_a[8] => ram_block11a5.PORTAADDR8
address_a[8] => ram_block11a6.PORTAADDR8
address_a[8] => ram_block11a7.PORTAADDR8
address_a[8] => ram_block11a8.PORTAADDR8
address_a[8] => ram_block11a9.PORTAADDR8
address_a[8] => ram_block11a10.PORTAADDR8
address_a[8] => ram_block11a11.PORTAADDR8
address_a[8] => ram_block11a12.PORTAADDR8
address_a[8] => ram_block11a13.PORTAADDR8
address_a[8] => ram_block11a14.PORTAADDR8
address_a[8] => ram_block11a15.PORTAADDR8
address_a[9] => ram_block11a0.PORTAADDR9
address_a[9] => ram_block11a1.PORTAADDR9
address_a[9] => ram_block11a2.PORTAADDR9
address_a[9] => ram_block11a3.PORTAADDR9
address_a[9] => ram_block11a4.PORTAADDR9
address_a[9] => ram_block11a5.PORTAADDR9
address_a[9] => ram_block11a6.PORTAADDR9
address_a[9] => ram_block11a7.PORTAADDR9
address_a[9] => ram_block11a8.PORTAADDR9
address_a[9] => ram_block11a9.PORTAADDR9
address_a[9] => ram_block11a10.PORTAADDR9
address_a[9] => ram_block11a11.PORTAADDR9
address_a[9] => ram_block11a12.PORTAADDR9
address_a[9] => ram_block11a13.PORTAADDR9
address_a[9] => ram_block11a14.PORTAADDR9
address_a[9] => ram_block11a15.PORTAADDR9
address_b[0] => ram_block11a0.PORTBADDR
address_b[0] => ram_block11a1.PORTBADDR
address_b[0] => ram_block11a2.PORTBADDR
address_b[0] => ram_block11a3.PORTBADDR
address_b[0] => ram_block11a4.PORTBADDR
address_b[0] => ram_block11a5.PORTBADDR
address_b[0] => ram_block11a6.PORTBADDR
address_b[0] => ram_block11a7.PORTBADDR
address_b[0] => ram_block11a8.PORTBADDR
address_b[0] => ram_block11a9.PORTBADDR
address_b[0] => ram_block11a10.PORTBADDR
address_b[0] => ram_block11a11.PORTBADDR
address_b[0] => ram_block11a12.PORTBADDR
address_b[0] => ram_block11a13.PORTBADDR
address_b[0] => ram_block11a14.PORTBADDR
address_b[0] => ram_block11a15.PORTBADDR
address_b[1] => ram_block11a0.PORTBADDR1
address_b[1] => ram_block11a1.PORTBADDR1
address_b[1] => ram_block11a2.PORTBADDR1
address_b[1] => ram_block11a3.PORTBADDR1
address_b[1] => ram_block11a4.PORTBADDR1
address_b[1] => ram_block11a5.PORTBADDR1
address_b[1] => ram_block11a6.PORTBADDR1
address_b[1] => ram_block11a7.PORTBADDR1
address_b[1] => ram_block11a8.PORTBADDR1
address_b[1] => ram_block11a9.PORTBADDR1
address_b[1] => ram_block11a10.PORTBADDR1
address_b[1] => ram_block11a11.PORTBADDR1
address_b[1] => ram_block11a12.PORTBADDR1
address_b[1] => ram_block11a13.PORTBADDR1
address_b[1] => ram_block11a14.PORTBADDR1
address_b[1] => ram_block11a15.PORTBADDR1
address_b[2] => ram_block11a0.PORTBADDR2
address_b[2] => ram_block11a1.PORTBADDR2
address_b[2] => ram_block11a2.PORTBADDR2
address_b[2] => ram_block11a3.PORTBADDR2
address_b[2] => ram_block11a4.PORTBADDR2
address_b[2] => ram_block11a5.PORTBADDR2
address_b[2] => ram_block11a6.PORTBADDR2
address_b[2] => ram_block11a7.PORTBADDR2
address_b[2] => ram_block11a8.PORTBADDR2
address_b[2] => ram_block11a9.PORTBADDR2
address_b[2] => ram_block11a10.PORTBADDR2
address_b[2] => ram_block11a11.PORTBADDR2
address_b[2] => ram_block11a12.PORTBADDR2
address_b[2] => ram_block11a13.PORTBADDR2
address_b[2] => ram_block11a14.PORTBADDR2
address_b[2] => ram_block11a15.PORTBADDR2
address_b[3] => ram_block11a0.PORTBADDR3
address_b[3] => ram_block11a1.PORTBADDR3
address_b[3] => ram_block11a2.PORTBADDR3
address_b[3] => ram_block11a3.PORTBADDR3
address_b[3] => ram_block11a4.PORTBADDR3
address_b[3] => ram_block11a5.PORTBADDR3
address_b[3] => ram_block11a6.PORTBADDR3
address_b[3] => ram_block11a7.PORTBADDR3
address_b[3] => ram_block11a8.PORTBADDR3
address_b[3] => ram_block11a9.PORTBADDR3
address_b[3] => ram_block11a10.PORTBADDR3
address_b[3] => ram_block11a11.PORTBADDR3
address_b[3] => ram_block11a12.PORTBADDR3
address_b[3] => ram_block11a13.PORTBADDR3
address_b[3] => ram_block11a14.PORTBADDR3
address_b[3] => ram_block11a15.PORTBADDR3
address_b[4] => ram_block11a0.PORTBADDR4
address_b[4] => ram_block11a1.PORTBADDR4
address_b[4] => ram_block11a2.PORTBADDR4
address_b[4] => ram_block11a3.PORTBADDR4
address_b[4] => ram_block11a4.PORTBADDR4
address_b[4] => ram_block11a5.PORTBADDR4
address_b[4] => ram_block11a6.PORTBADDR4
address_b[4] => ram_block11a7.PORTBADDR4
address_b[4] => ram_block11a8.PORTBADDR4
address_b[4] => ram_block11a9.PORTBADDR4
address_b[4] => ram_block11a10.PORTBADDR4
address_b[4] => ram_block11a11.PORTBADDR4
address_b[4] => ram_block11a12.PORTBADDR4
address_b[4] => ram_block11a13.PORTBADDR4
address_b[4] => ram_block11a14.PORTBADDR4
address_b[4] => ram_block11a15.PORTBADDR4
address_b[5] => ram_block11a0.PORTBADDR5
address_b[5] => ram_block11a1.PORTBADDR5
address_b[5] => ram_block11a2.PORTBADDR5
address_b[5] => ram_block11a3.PORTBADDR5
address_b[5] => ram_block11a4.PORTBADDR5
address_b[5] => ram_block11a5.PORTBADDR5
address_b[5] => ram_block11a6.PORTBADDR5
address_b[5] => ram_block11a7.PORTBADDR5
address_b[5] => ram_block11a8.PORTBADDR5
address_b[5] => ram_block11a9.PORTBADDR5
address_b[5] => ram_block11a10.PORTBADDR5
address_b[5] => ram_block11a11.PORTBADDR5
address_b[5] => ram_block11a12.PORTBADDR5
address_b[5] => ram_block11a13.PORTBADDR5
address_b[5] => ram_block11a14.PORTBADDR5
address_b[5] => ram_block11a15.PORTBADDR5
address_b[6] => ram_block11a0.PORTBADDR6
address_b[6] => ram_block11a1.PORTBADDR6
address_b[6] => ram_block11a2.PORTBADDR6
address_b[6] => ram_block11a3.PORTBADDR6
address_b[6] => ram_block11a4.PORTBADDR6
address_b[6] => ram_block11a5.PORTBADDR6
address_b[6] => ram_block11a6.PORTBADDR6
address_b[6] => ram_block11a7.PORTBADDR6
address_b[6] => ram_block11a8.PORTBADDR6
address_b[6] => ram_block11a9.PORTBADDR6
address_b[6] => ram_block11a10.PORTBADDR6
address_b[6] => ram_block11a11.PORTBADDR6
address_b[6] => ram_block11a12.PORTBADDR6
address_b[6] => ram_block11a13.PORTBADDR6
address_b[6] => ram_block11a14.PORTBADDR6
address_b[6] => ram_block11a15.PORTBADDR6
address_b[7] => ram_block11a0.PORTBADDR7
address_b[7] => ram_block11a1.PORTBADDR7
address_b[7] => ram_block11a2.PORTBADDR7
address_b[7] => ram_block11a3.PORTBADDR7
address_b[7] => ram_block11a4.PORTBADDR7
address_b[7] => ram_block11a5.PORTBADDR7
address_b[7] => ram_block11a6.PORTBADDR7
address_b[7] => ram_block11a7.PORTBADDR7
address_b[7] => ram_block11a8.PORTBADDR7
address_b[7] => ram_block11a9.PORTBADDR7
address_b[7] => ram_block11a10.PORTBADDR7
address_b[7] => ram_block11a11.PORTBADDR7
address_b[7] => ram_block11a12.PORTBADDR7
address_b[7] => ram_block11a13.PORTBADDR7
address_b[7] => ram_block11a14.PORTBADDR7
address_b[7] => ram_block11a15.PORTBADDR7
address_b[8] => ram_block11a0.PORTBADDR8
address_b[8] => ram_block11a1.PORTBADDR8
address_b[8] => ram_block11a2.PORTBADDR8
address_b[8] => ram_block11a3.PORTBADDR8
address_b[8] => ram_block11a4.PORTBADDR8
address_b[8] => ram_block11a5.PORTBADDR8
address_b[8] => ram_block11a6.PORTBADDR8
address_b[8] => ram_block11a7.PORTBADDR8
address_b[8] => ram_block11a8.PORTBADDR8
address_b[8] => ram_block11a9.PORTBADDR8
address_b[8] => ram_block11a10.PORTBADDR8
address_b[8] => ram_block11a11.PORTBADDR8
address_b[8] => ram_block11a12.PORTBADDR8
address_b[8] => ram_block11a13.PORTBADDR8
address_b[8] => ram_block11a14.PORTBADDR8
address_b[8] => ram_block11a15.PORTBADDR8
address_b[9] => ram_block11a0.PORTBADDR9
address_b[9] => ram_block11a1.PORTBADDR9
address_b[9] => ram_block11a2.PORTBADDR9
address_b[9] => ram_block11a3.PORTBADDR9
address_b[9] => ram_block11a4.PORTBADDR9
address_b[9] => ram_block11a5.PORTBADDR9
address_b[9] => ram_block11a6.PORTBADDR9
address_b[9] => ram_block11a7.PORTBADDR9
address_b[9] => ram_block11a8.PORTBADDR9
address_b[9] => ram_block11a9.PORTBADDR9
address_b[9] => ram_block11a10.PORTBADDR9
address_b[9] => ram_block11a11.PORTBADDR9
address_b[9] => ram_block11a12.PORTBADDR9
address_b[9] => ram_block11a13.PORTBADDR9
address_b[9] => ram_block11a14.PORTBADDR9
address_b[9] => ram_block11a15.PORTBADDR9
addressstall_b => ram_block11a0.PORTBADDRSTALL
addressstall_b => ram_block11a1.PORTBADDRSTALL
addressstall_b => ram_block11a2.PORTBADDRSTALL
addressstall_b => ram_block11a3.PORTBADDRSTALL
addressstall_b => ram_block11a4.PORTBADDRSTALL
addressstall_b => ram_block11a5.PORTBADDRSTALL
addressstall_b => ram_block11a6.PORTBADDRSTALL
addressstall_b => ram_block11a7.PORTBADDRSTALL
addressstall_b => ram_block11a8.PORTBADDRSTALL
addressstall_b => ram_block11a9.PORTBADDRSTALL
addressstall_b => ram_block11a10.PORTBADDRSTALL
addressstall_b => ram_block11a11.PORTBADDRSTALL
addressstall_b => ram_block11a12.PORTBADDRSTALL
addressstall_b => ram_block11a13.PORTBADDRSTALL
addressstall_b => ram_block11a14.PORTBADDRSTALL
addressstall_b => ram_block11a15.PORTBADDRSTALL
clock0 => ram_block11a0.CLK0
clock0 => ram_block11a1.CLK0
clock0 => ram_block11a2.CLK0
clock0 => ram_block11a3.CLK0
clock0 => ram_block11a4.CLK0
clock0 => ram_block11a5.CLK0
clock0 => ram_block11a6.CLK0
clock0 => ram_block11a7.CLK0
clock0 => ram_block11a8.CLK0
clock0 => ram_block11a9.CLK0
clock0 => ram_block11a10.CLK0
clock0 => ram_block11a11.CLK0
clock0 => ram_block11a12.CLK0
clock0 => ram_block11a13.CLK0
clock0 => ram_block11a14.CLK0
clock0 => ram_block11a15.CLK0
clock1 => ram_block11a0.CLK1
clock1 => ram_block11a1.CLK1
clock1 => ram_block11a2.CLK1
clock1 => ram_block11a3.CLK1
clock1 => ram_block11a4.CLK1
clock1 => ram_block11a5.CLK1
clock1 => ram_block11a6.CLK1
clock1 => ram_block11a7.CLK1
clock1 => ram_block11a8.CLK1
clock1 => ram_block11a9.CLK1
clock1 => ram_block11a10.CLK1
clock1 => ram_block11a11.CLK1
clock1 => ram_block11a12.CLK1
clock1 => ram_block11a13.CLK1
clock1 => ram_block11a14.CLK1
clock1 => ram_block11a15.CLK1
clocken1 => ram_block11a0.ENA1
clocken1 => ram_block11a1.ENA1
clocken1 => ram_block11a2.ENA1
clocken1 => ram_block11a3.ENA1
clocken1 => ram_block11a4.ENA1
clocken1 => ram_block11a5.ENA1
clocken1 => ram_block11a6.ENA1
clocken1 => ram_block11a7.ENA1
clocken1 => ram_block11a8.ENA1
clocken1 => ram_block11a9.ENA1
clocken1 => ram_block11a10.ENA1
clocken1 => ram_block11a11.ENA1
clocken1 => ram_block11a12.ENA1
clocken1 => ram_block11a13.ENA1
clocken1 => ram_block11a14.ENA1
clocken1 => ram_block11a15.ENA1
data_a[0] => ram_block11a0.PORTADATAIN
data_a[1] => ram_block11a1.PORTADATAIN
data_a[2] => ram_block11a2.PORTADATAIN
data_a[3] => ram_block11a3.PORTADATAIN
data_a[4] => ram_block11a4.PORTADATAIN
data_a[5] => ram_block11a5.PORTADATAIN
data_a[6] => ram_block11a6.PORTADATAIN
data_a[7] => ram_block11a7.PORTADATAIN
data_a[8] => ram_block11a8.PORTADATAIN
data_a[9] => ram_block11a9.PORTADATAIN
data_a[10] => ram_block11a10.PORTADATAIN
data_a[11] => ram_block11a11.PORTADATAIN
data_a[12] => ram_block11a12.PORTADATAIN
data_a[13] => ram_block11a13.PORTADATAIN
data_a[14] => ram_block11a14.PORTADATAIN
data_a[15] => ram_block11a15.PORTADATAIN
q_b[0] <= ram_block11a0.PORTBDATAOUT
q_b[1] <= ram_block11a1.PORTBDATAOUT
q_b[2] <= ram_block11a2.PORTBDATAOUT
q_b[3] <= ram_block11a3.PORTBDATAOUT
q_b[4] <= ram_block11a4.PORTBDATAOUT
q_b[5] <= ram_block11a5.PORTBDATAOUT
q_b[6] <= ram_block11a6.PORTBDATAOUT
q_b[7] <= ram_block11a7.PORTBDATAOUT
q_b[8] <= ram_block11a8.PORTBDATAOUT
q_b[9] <= ram_block11a9.PORTBDATAOUT
q_b[10] <= ram_block11a10.PORTBDATAOUT
q_b[11] <= ram_block11a11.PORTBDATAOUT
q_b[12] <= ram_block11a12.PORTBDATAOUT
q_b[13] <= ram_block11a13.PORTBDATAOUT
q_b[14] <= ram_block11a14.PORTBDATAOUT
q_b[15] <= ram_block11a15.PORTBDATAOUT
wren_a => ram_block11a0.PORTAWE
wren_a => ram_block11a0.ENA0
wren_a => ram_block11a1.PORTAWE
wren_a => ram_block11a1.ENA0
wren_a => ram_block11a2.PORTAWE
wren_a => ram_block11a2.ENA0
wren_a => ram_block11a3.PORTAWE
wren_a => ram_block11a3.ENA0
wren_a => ram_block11a4.PORTAWE
wren_a => ram_block11a4.ENA0
wren_a => ram_block11a5.PORTAWE
wren_a => ram_block11a5.ENA0
wren_a => ram_block11a6.PORTAWE
wren_a => ram_block11a6.ENA0
wren_a => ram_block11a7.PORTAWE
wren_a => ram_block11a7.ENA0
wren_a => ram_block11a8.PORTAWE
wren_a => ram_block11a8.ENA0
wren_a => ram_block11a9.PORTAWE
wren_a => ram_block11a9.ENA0
wren_a => ram_block11a10.PORTAWE
wren_a => ram_block11a10.ENA0
wren_a => ram_block11a11.PORTAWE
wren_a => ram_block11a11.ENA0
wren_a => ram_block11a12.PORTAWE
wren_a => ram_block11a12.ENA0
wren_a => ram_block11a13.PORTAWE
wren_a => ram_block11a13.ENA0
wren_a => ram_block11a14.PORTAWE
wren_a => ram_block11a14.ENA0
wren_a => ram_block11a15.PORTAWE
wren_a => ram_block11a15.ENA0


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:rs_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp
clock => dffpipe_qe9:dffpipe13.clock
clrn => dffpipe_qe9:dffpipe13.clrn
d[0] => dffpipe_qe9:dffpipe13.d[0]
d[1] => dffpipe_qe9:dffpipe13.d[1]
d[2] => dffpipe_qe9:dffpipe13.d[2]
d[3] => dffpipe_qe9:dffpipe13.d[3]
d[4] => dffpipe_qe9:dffpipe13.d[4]
d[5] => dffpipe_qe9:dffpipe13.d[5]
d[6] => dffpipe_qe9:dffpipe13.d[6]
d[7] => dffpipe_qe9:dffpipe13.d[7]
d[8] => dffpipe_qe9:dffpipe13.d[8]
d[9] => dffpipe_qe9:dffpipe13.d[9]
d[10] => dffpipe_qe9:dffpipe13.d[10]
q[0] <= dffpipe_qe9:dffpipe13.q[0]
q[1] <= dffpipe_qe9:dffpipe13.q[1]
q[2] <= dffpipe_qe9:dffpipe13.q[2]
q[3] <= dffpipe_qe9:dffpipe13.q[3]
q[4] <= dffpipe_qe9:dffpipe13.q[4]
q[5] <= dffpipe_qe9:dffpipe13.q[5]
q[6] <= dffpipe_qe9:dffpipe13.q[6]
q[7] <= dffpipe_qe9:dffpipe13.q[7]
q[8] <= dffpipe_qe9:dffpipe13.q[8]
q[9] <= dffpipe_qe9:dffpipe13.q[9]
q[10] <= dffpipe_qe9:dffpipe13.q[10]


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe13
clock => dffe14a[10].CLK
clock => dffe14a[9].CLK
clock => dffe14a[8].CLK
clock => dffe14a[7].CLK
clock => dffe14a[6].CLK
clock => dffe14a[5].CLK
clock => dffe14a[4].CLK
clock => dffe14a[3].CLK
clock => dffe14a[2].CLK
clock => dffe14a[1].CLK
clock => dffe14a[0].CLK
clock => dffe15a[10].CLK
clock => dffe15a[9].CLK
clock => dffe15a[8].CLK
clock => dffe15a[7].CLK
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe14a[10].ACLR
clrn => dffe14a[9].ACLR
clrn => dffe14a[8].ACLR
clrn => dffe14a[7].ACLR
clrn => dffe14a[6].ACLR
clrn => dffe14a[5].ACLR
clrn => dffe14a[4].ACLR
clrn => dffe14a[3].ACLR
clrn => dffe14a[2].ACLR
clrn => dffe14a[1].ACLR
clrn => dffe14a[0].ACLR
clrn => dffe15a[10].ACLR
clrn => dffe15a[9].ACLR
clrn => dffe15a[8].ACLR
clrn => dffe15a[7].ACLR
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe14a[0].IN0
d[1] => dffe14a[1].IN0
d[2] => dffe14a[2].IN0
d[3] => dffe14a[3].IN0
d[4] => dffe14a[4].IN0
d[5] => dffe14a[5].IN0
d[6] => dffe14a[6].IN0
d[7] => dffe14a[7].IN0
d[8] => dffe14a[8].IN0
d[9] => dffe14a[9].IN0
d[10] => dffe14a[10].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe15a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe15a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe15a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe15a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_brp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|dffpipe_pe9:ws_bwp
clock => dffe12a[10].CLK
clock => dffe12a[9].CLK
clock => dffe12a[8].CLK
clock => dffe12a[7].CLK
clock => dffe12a[6].CLK
clock => dffe12a[5].CLK
clock => dffe12a[4].CLK
clock => dffe12a[3].CLK
clock => dffe12a[2].CLK
clock => dffe12a[1].CLK
clock => dffe12a[0].CLK
clrn => dffe12a[10].ACLR
clrn => dffe12a[9].ACLR
clrn => dffe12a[8].ACLR
clrn => dffe12a[7].ACLR
clrn => dffe12a[6].ACLR
clrn => dffe12a[5].ACLR
clrn => dffe12a[4].ACLR
clrn => dffe12a[3].ACLR
clrn => dffe12a[2].ACLR
clrn => dffe12a[1].ACLR
clrn => dffe12a[0].ACLR
d[0] => dffe12a[0].IN0
d[1] => dffe12a[1].IN0
d[2] => dffe12a[2].IN0
d[3] => dffe12a[3].IN0
d[4] => dffe12a[4].IN0
d[5] => dffe12a[5].IN0
d[6] => dffe12a[6].IN0
d[7] => dffe12a[7].IN0
d[8] => dffe12a[8].IN0
d[9] => dffe12a[9].IN0
d[10] => dffe12a[10].IN0
q[0] <= dffe12a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe12a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe12a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe12a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe12a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe12a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe12a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe12a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe12a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe12a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe12a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp
clock => dffpipe_re9:dffpipe16.clock
clrn => dffpipe_re9:dffpipe16.clrn
d[0] => dffpipe_re9:dffpipe16.d[0]
d[1] => dffpipe_re9:dffpipe16.d[1]
d[2] => dffpipe_re9:dffpipe16.d[2]
d[3] => dffpipe_re9:dffpipe16.d[3]
d[4] => dffpipe_re9:dffpipe16.d[4]
d[5] => dffpipe_re9:dffpipe16.d[5]
d[6] => dffpipe_re9:dffpipe16.d[6]
d[7] => dffpipe_re9:dffpipe16.d[7]
d[8] => dffpipe_re9:dffpipe16.d[8]
d[9] => dffpipe_re9:dffpipe16.d[9]
d[10] => dffpipe_re9:dffpipe16.d[10]
q[0] <= dffpipe_re9:dffpipe16.q[0]
q[1] <= dffpipe_re9:dffpipe16.q[1]
q[2] <= dffpipe_re9:dffpipe16.q[2]
q[3] <= dffpipe_re9:dffpipe16.q[3]
q[4] <= dffpipe_re9:dffpipe16.q[4]
q[5] <= dffpipe_re9:dffpipe16.q[5]
q[6] <= dffpipe_re9:dffpipe16.q[6]
q[7] <= dffpipe_re9:dffpipe16.q[7]
q[8] <= dffpipe_re9:dffpipe16.q[8]
q[9] <= dffpipe_re9:dffpipe16.q[9]
q[10] <= dffpipe_re9:dffpipe16.q[10]


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe16
clock => dffe17a[10].CLK
clock => dffe17a[9].CLK
clock => dffe17a[8].CLK
clock => dffe17a[7].CLK
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[10].CLK
clock => dffe18a[9].CLK
clock => dffe18a[8].CLK
clock => dffe18a[7].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[10].ACLR
clrn => dffe17a[9].ACLR
clrn => dffe17a[8].ACLR
clrn => dffe17a[7].ACLR
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[10].ACLR
clrn => dffe18a[9].ACLR
clrn => dffe18a[8].ACLR
clrn => dffe18a[7].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
d[7] => dffe17a[7].IN0
d[8] => dffe17a[8].IN0
d[9] => dffe17a[9].IN0
d[10] => dffe17a[10].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffe18a[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffe18a[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffe18a[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffe18a[10].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:rdempty_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|pr_ov7670_1|hvsync:hvsync_0|fif0_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_ijk1:auto_generated|cmpr_ei5:wrfull_eq_comp
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[2].IN0
dataa[1] => data_wire[2].IN0
dataa[2] => data_wire[3].IN0
dataa[3] => data_wire[3].IN0
dataa[4] => data_wire[4].IN0
dataa[5] => data_wire[4].IN0
dataa[6] => data_wire[5].IN0
dataa[7] => data_wire[5].IN0
dataa[8] => data_wire[6].IN0
dataa[9] => data_wire[6].IN0
dataa[10] => data_wire[7].IN0
datab[0] => data_wire[2].IN1
datab[1] => data_wire[2].IN1
datab[2] => data_wire[3].IN1
datab[3] => data_wire[3].IN1
datab[4] => data_wire[4].IN1
datab[5] => data_wire[4].IN1
datab[6] => data_wire[5].IN1
datab[7] => data_wire[5].IN1
datab[8] => data_wire[6].IN1
datab[9] => data_wire[6].IN1
datab[10] => data_wire[7].IN1


|pr_ov7670_1|hvsync:hvsync_0|delay_rg:delay_rg_0
reset_b => rg[1][0].ACLR
reset_b => rg[1][1].ACLR
reset_b => rg[0][0].ACLR
reset_b => rg[0][1].ACLR
clk => rg[1][0].CLK
clk => rg[1][1].CLK
clk => rg[0][0].CLK
clk => rg[0][1].CLK
data_in[0] => rg[0][0].DATAIN
data_in[1] => rg[0][1].DATAIN
data_out[0] <= rg[1][0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= rg[1][1].DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|sdram_cntr:sdram_cntr_0
clk => valid_data~reg0.CLK
clk => dqm[0]~reg0.CLK
clk => dqm[1]~reg0.CLK
clk => sd_addr[0]~reg0.CLK
clk => sd_addr[1]~reg0.CLK
clk => sd_addr[2]~reg0.CLK
clk => sd_addr[3]~reg0.CLK
clk => sd_addr[4]~reg0.CLK
clk => sd_addr[5]~reg0.CLK
clk => sd_addr[6]~reg0.CLK
clk => sd_addr[7]~reg0.CLK
clk => sd_addr[8]~reg0.CLK
clk => sd_addr[9]~reg0.CLK
clk => sd_addr[10]~reg0.CLK
clk => sd_addr[11]~reg0.CLK
clk => ba[0]~reg0.CLK
clk => ba[1]~reg0.CLK
clk => we_n~reg0.CLK
clk => cas_n~reg0.CLK
clk => ras_n~reg0.CLK
clk => cs_n~reg0.CLK
clk => sd_ready~reg0.CLK
clk => rd_ena~reg0.CLK
clk => bank_rd.CLK
clk => bank_wr.CLK
clk => cur_addr_rd[0].CLK
clk => cur_addr_rd[1].CLK
clk => cur_addr_rd[2].CLK
clk => cur_addr_rd[3].CLK
clk => cur_addr_rd[4].CLK
clk => cur_addr_rd[5].CLK
clk => cur_addr_rd[6].CLK
clk => cur_addr_rd[7].CLK
clk => cur_addr_rd[8].CLK
clk => cur_addr_rd[9].CLK
clk => cur_addr_rd[10].CLK
clk => cur_addr_rd[11].CLK
clk => cur_addr_wr[0].CLK
clk => cur_addr_wr[1].CLK
clk => cur_addr_wr[2].CLK
clk => cur_addr_wr[3].CLK
clk => cur_addr_wr[4].CLK
clk => cur_addr_wr[5].CLK
clk => cur_addr_wr[6].CLK
clk => cur_addr_wr[7].CLK
clk => cur_addr_wr[8].CLK
clk => cur_addr_wr[9].CLK
clk => cur_addr_wr[10].CLK
clk => cur_addr_wr[11].CLK
clk => cur_rd.CLK
clk => cur_wr.CLK
clk => cnt_mem_page[0].CLK
clk => cnt_mem_page[1].CLK
clk => cnt_mem_page[2].CLK
clk => cnt_burst[0].CLK
clk => cnt_burst[1].CLK
clk => cnt_burst[2].CLK
clk => cnt_burst[3].CLK
clk => cnt_burst[4].CLK
clk => cnt_burst[5].CLK
clk => cnt_burst[6].CLK
clk => cnt_burst[7].CLK
clk => mode_flag.CLK
clk => delay.CLK
clk => cnt_mrs[0].CLK
clk => cnt_mrs[1].CLK
clk => Cke~reg0.CLK
clk => cs~1.DATAIN
rst_n => always2.IN1
rst_n => always2.IN1
rst_n => dqm[0]~reg0.ACLR
rst_n => dqm[1]~reg0.ACLR
rst_n => sd_addr[0]~reg0.ACLR
rst_n => sd_addr[1]~reg0.ACLR
rst_n => sd_addr[2]~reg0.ACLR
rst_n => sd_addr[3]~reg0.ACLR
rst_n => sd_addr[4]~reg0.ACLR
rst_n => sd_addr[5]~reg0.ACLR
rst_n => sd_addr[6]~reg0.ACLR
rst_n => sd_addr[7]~reg0.ACLR
rst_n => sd_addr[8]~reg0.ACLR
rst_n => sd_addr[9]~reg0.ACLR
rst_n => sd_addr[10]~reg0.ACLR
rst_n => sd_addr[11]~reg0.ACLR
rst_n => ba[0]~reg0.ACLR
rst_n => ba[1]~reg0.ACLR
rst_n => we_n~reg0.PRESET
rst_n => cas_n~reg0.PRESET
rst_n => ras_n~reg0.PRESET
rst_n => cs_n~reg0.PRESET
rst_n => valid_data~reg0.ACLR
rst_n => rd_ena~reg0.ACLR
rst_n => sd_ready~reg0.ACLR
rst_n => Cke~reg0.PRESET
rst_n => cnt_mrs[0].ACLR
rst_n => cnt_mrs[1].ACLR
rst_n => delay.ACLR
rst_n => mode_flag.ACLR
rst_n => cnt_burst[0].ACLR
rst_n => cnt_burst[1].ACLR
rst_n => cnt_burst[2].ACLR
rst_n => cnt_burst[3].ACLR
rst_n => cnt_burst[4].ACLR
rst_n => cnt_burst[5].ACLR
rst_n => cnt_burst[6].ACLR
rst_n => cnt_burst[7].ACLR
rst_n => cnt_mem_page[0].ACLR
rst_n => cnt_mem_page[1].ACLR
rst_n => cnt_mem_page[2].ACLR
rst_n => cur_rd.ACLR
rst_n => cur_wr.ACLR
rst_n => cur_addr_wr[0].ACLR
rst_n => cur_addr_wr[1].ACLR
rst_n => cur_addr_wr[2].ACLR
rst_n => cur_addr_wr[3].ACLR
rst_n => cur_addr_wr[4].ACLR
rst_n => cur_addr_wr[5].ACLR
rst_n => cur_addr_wr[6].ACLR
rst_n => cur_addr_wr[7].ACLR
rst_n => cur_addr_wr[8].ACLR
rst_n => cur_addr_wr[9].ACLR
rst_n => cur_addr_wr[10].ACLR
rst_n => cur_addr_wr[11].ACLR
rst_n => cur_addr_rd[0].ACLR
rst_n => cur_addr_rd[1].ACLR
rst_n => cur_addr_rd[2].ACLR
rst_n => cur_addr_rd[3].ACLR
rst_n => cur_addr_rd[4].ACLR
rst_n => cur_addr_rd[5].ACLR
rst_n => cur_addr_rd[6].ACLR
rst_n => cur_addr_rd[7].ACLR
rst_n => cur_addr_rd[8].ACLR
rst_n => cur_addr_rd[9].ACLR
rst_n => cur_addr_rd[10].ACLR
rst_n => cur_addr_rd[11].ACLR
rst_n => bank_rd.PRESET
rst_n => bank_wr.ACLR
rst_n => cs~3.DATAIN
wr => cur_wr.OUTPUTSELECT
rd => cur_rd.OUTPUTSELECT
rd => cur_wr.OUTPUTSELECT
data[0] => sd_data[0].DATAIN
data[1] => sd_data[1].DATAIN
data[2] => sd_data[2].DATAIN
data[3] => sd_data[3].DATAIN
data[4] => sd_data[4].DATAIN
data[5] => sd_data[5].DATAIN
data[6] => sd_data[6].DATAIN
data[7] => sd_data[7].DATAIN
data[8] => sd_data[8].DATAIN
data[9] => sd_data[9].DATAIN
data[10] => sd_data[10].DATAIN
data[11] => sd_data[11].DATAIN
data[12] => sd_data[12].DATAIN
data[13] => sd_data[13].DATAIN
data[14] => sd_data[14].DATAIN
data[15] => sd_data[15].DATAIN
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => cur_addr_wr.OUTPUTSELECT
p_VSYNC_cam => bank_wr.ENA
p_VSYNC_cam => bank_rd.ENA
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
vsync => cur_addr_rd.OUTPUTSELECT
valid_data <= valid_data~reg0.DB_MAX_OUTPUT_PORT_TYPE
rd_ena <= rd_ena~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_ready <= sd_ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
cs_n <= cs_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
ras_n <= ras_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
cas_n <= cas_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
we_n <= we_n~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[0] <= dqm[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dqm[1] <= dqm[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[0] <= sd_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[1] <= sd_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[2] <= sd_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[3] <= sd_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[4] <= sd_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[5] <= sd_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[6] <= sd_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[7] <= sd_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[8] <= sd_addr[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[9] <= sd_addr[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[10] <= sd_addr[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_addr[11] <= sd_addr[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[0] <= ba[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
ba[1] <= ba[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Cke <= Cke~reg0.DB_MAX_OUTPUT_PORT_TYPE
sd_data[0] <> sd_data[0]
sd_data[1] <> sd_data[1]
sd_data[2] <> sd_data[2]
sd_data[3] <> sd_data[3]
sd_data[4] <> sd_data[4]
sd_data[5] <> sd_data[5]
sd_data[6] <> sd_data[6]
sd_data[7] <> sd_data[7]
sd_data[8] <> sd_data[8]
sd_data[9] <> sd_data[9]
sd_data[10] <> sd_data[10]
sd_data[11] <> sd_data[11]
sd_data[12] <> sd_data[12]
sd_data[13] <> sd_data[13]
sd_data[14] <> sd_data[14]
sd_data[15] <> sd_data[15]


|pr_ov7670_1|fsm_global:fsm_global_0
clk => cnt_rd_input_fifo[0].CLK
clk => cnt_rd_input_fifo[1].CLK
clk => cnt_rd_input_fifo[2].CLK
clk => cnt_rd_input_fifo[3].CLK
clk => cnt_rd_input_fifo[4].CLK
clk => cnt_rd_input_fifo[5].CLK
clk => cnt_rd_input_fifo[6].CLK
clk => cnt_rd_input_fifo[7].CLK
clk => cnt_rd_input_fifo[8].CLK
clk => cnt_rd_input_fifo[9].CLK
clk => sh1_clk_cam.CLK
clk => sh_clk_cam.CLK
clk => sh1_VSYNC_cam.CLK
clk => sh_VSYNC_cam.CLK
clk => glob_cs~1.DATAIN
rst_n => glob_ns.OUTPUTSELECT
rst_n => glob_ns.OUTPUTSELECT
rst_n => glob_ns.OUTPUTSELECT
rst_n => glob_ns.OUTPUTSELECT
rst_n => cnt_rd_input_fifo[0].ACLR
rst_n => cnt_rd_input_fifo[1].ACLR
rst_n => cnt_rd_input_fifo[2].ACLR
rst_n => cnt_rd_input_fifo[3].ACLR
rst_n => cnt_rd_input_fifo[4].ACLR
rst_n => cnt_rd_input_fifo[5].ACLR
rst_n => cnt_rd_input_fifo[6].ACLR
rst_n => cnt_rd_input_fifo[7].ACLR
rst_n => cnt_rd_input_fifo[8].ACLR
rst_n => cnt_rd_input_fifo[9].ACLR
rst_n => sh1_VSYNC_cam.ACLR
rst_n => sh_VSYNC_cam.ACLR
rst_n => sh1_clk_cam.ACLR
rst_n => sh_clk_cam.ACLR
rst_n => glob_cs~3.DATAIN
clk_cam => sh_clk_cam.DATAIN
input_wrusedw[0] => LessThan0.IN20
input_wrusedw[1] => LessThan0.IN19
input_wrusedw[2] => LessThan0.IN18
input_wrusedw[3] => LessThan0.IN17
input_wrusedw[4] => LessThan0.IN16
input_wrusedw[5] => LessThan0.IN15
input_wrusedw[6] => LessThan0.IN14
input_wrusedw[7] => LessThan0.IN13
input_wrusedw[8] => LessThan0.IN12
input_wrusedw[9] => LessThan0.IN11
output_rdusedw[0] => LessThan1.IN20
output_rdusedw[1] => LessThan1.IN19
output_rdusedw[2] => LessThan1.IN18
output_rdusedw[3] => LessThan1.IN17
output_rdusedw[4] => LessThan1.IN16
output_rdusedw[5] => LessThan1.IN15
output_rdusedw[6] => LessThan1.IN14
output_rdusedw[7] => LessThan1.IN13
output_rdusedw[8] => LessThan1.IN12
output_rdusedw[9] => LessThan1.IN11
VSYNC_cam => sh_VSYNC_cam.DATAIN
HREF_cam => ~NO_FANOUT~
p_VSYNC_cam <= p_VSYNC_cam.DB_MAX_OUTPUT_PORT_TYPE
wr_input_fifo => ~NO_FANOUT~
rd_input_fifo <= rd_input_fifo.DB_MAX_OUTPUT_PORT_TYPE
wr_strobe <= wr_strobe.DB_MAX_OUTPUT_PORT_TYPE
rd_strobe <= rd_strobe.DB_MAX_OUTPUT_PORT_TYPE
sd_ready => always1.IN1
sd_ready => always1.IN1
sd_ready => glob_ns.OUTPUTSELECT
sd_ready => glob_ns.OUTPUTSELECT
sd_ready => glob_ns.OUTPUTSELECT
sd_ready => glob_ns.OUTPUTSELECT
valid_data => ~NO_FANOUT~


|pr_ov7670_1|camera_configure:camera_configure_0
clk => clk.IN3
start => start.IN1
sioc <= sioc.DB_MAX_OUTPUT_PORT_TYPE
siod <= siod.DB_MAX_OUTPUT_PORT_TYPE
done <= OV7670_config:config_1.done


|pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config_rom:rom1
clk => dout[0]~reg0.CLK
clk => dout[1]~reg0.CLK
clk => dout[2]~reg0.CLK
clk => dout[3]~reg0.CLK
clk => dout[4]~reg0.CLK
clk => dout[5]~reg0.CLK
clk => dout[6]~reg0.CLK
clk => dout[7]~reg0.CLK
clk => dout[8]~reg0.CLK
clk => dout[9]~reg0.CLK
clk => dout[10]~reg0.CLK
clk => dout[11]~reg0.CLK
clk => dout[12]~reg0.CLK
clk => dout[13]~reg0.CLK
clk => dout[14]~reg0.CLK
clk => dout[15]~reg0.CLK
addr[0] => Decoder0.IN7
addr[1] => Decoder0.IN6
addr[2] => Decoder0.IN5
addr[3] => Decoder0.IN4
addr[4] => Decoder0.IN3
addr[5] => Decoder0.IN2
addr[6] => Decoder0.IN1
addr[7] => Decoder0.IN0
dout[0] <= dout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[1] <= dout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[2] <= dout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[3] <= dout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[4] <= dout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[5] <= dout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[6] <= dout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[7] <= dout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[8] <= dout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[9] <= dout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[10] <= dout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[11] <= dout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[12] <= dout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[13] <= dout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[14] <= dout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dout[15] <= dout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|camera_configure:camera_configure_0|OV7670_config:config_1
clk => SCCB_interface_start~reg0.CLK
clk => SCCB_interface_data[0]~reg0.CLK
clk => SCCB_interface_data[1]~reg0.CLK
clk => SCCB_interface_data[2]~reg0.CLK
clk => SCCB_interface_data[3]~reg0.CLK
clk => SCCB_interface_data[4]~reg0.CLK
clk => SCCB_interface_data[5]~reg0.CLK
clk => SCCB_interface_data[6]~reg0.CLK
clk => SCCB_interface_data[7]~reg0.CLK
clk => SCCB_interface_addr[0]~reg0.CLK
clk => SCCB_interface_addr[1]~reg0.CLK
clk => SCCB_interface_addr[2]~reg0.CLK
clk => SCCB_interface_addr[3]~reg0.CLK
clk => SCCB_interface_addr[4]~reg0.CLK
clk => SCCB_interface_addr[5]~reg0.CLK
clk => SCCB_interface_addr[6]~reg0.CLK
clk => SCCB_interface_addr[7]~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => timer[26].CLK
clk => timer[27].CLK
clk => timer[28].CLK
clk => timer[29].CLK
clk => timer[30].CLK
clk => timer[31].CLK
clk => done~reg0.CLK
clk => rom_addr[0]~reg0.CLK
clk => rom_addr[1]~reg0.CLK
clk => rom_addr[2]~reg0.CLK
clk => rom_addr[3]~reg0.CLK
clk => rom_addr[4]~reg0.CLK
clk => rom_addr[5]~reg0.CLK
clk => rom_addr[6]~reg0.CLK
clk => rom_addr[7]~reg0.CLK
clk => FSM_return_state~2.DATAIN
clk => FSM_state~5.DATAIN
SCCB_interface_ready => FSM_state.OUTPUTSELECT
SCCB_interface_ready => FSM_state.OUTPUTSELECT
SCCB_interface_ready => FSM_state.OUTPUTSELECT
SCCB_interface_ready => FSM_state.OUTPUTSELECT
SCCB_interface_ready => FSM_return_state.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => timer.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => rom_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_addr.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_data.OUTPUTSELECT
SCCB_interface_ready => SCCB_interface_start.OUTPUTSELECT
rom_data[0] => SCCB_interface_data.DATAB
rom_data[0] => Equal0.IN31
rom_data[0] => Equal1.IN31
rom_data[1] => SCCB_interface_data.DATAB
rom_data[1] => Equal0.IN30
rom_data[1] => Equal1.IN30
rom_data[2] => SCCB_interface_data.DATAB
rom_data[2] => Equal0.IN29
rom_data[2] => Equal1.IN29
rom_data[3] => SCCB_interface_data.DATAB
rom_data[3] => Equal0.IN28
rom_data[3] => Equal1.IN28
rom_data[4] => SCCB_interface_data.DATAB
rom_data[4] => Equal0.IN27
rom_data[4] => Equal1.IN27
rom_data[5] => SCCB_interface_data.DATAB
rom_data[5] => Equal0.IN26
rom_data[5] => Equal1.IN26
rom_data[6] => SCCB_interface_data.DATAB
rom_data[6] => Equal0.IN25
rom_data[6] => Equal1.IN25
rom_data[7] => SCCB_interface_data.DATAB
rom_data[7] => Equal0.IN24
rom_data[7] => Equal1.IN24
rom_data[8] => SCCB_interface_addr.DATAB
rom_data[8] => Equal0.IN23
rom_data[8] => Equal1.IN23
rom_data[9] => SCCB_interface_addr.DATAB
rom_data[9] => Equal0.IN22
rom_data[9] => Equal1.IN22
rom_data[10] => SCCB_interface_addr.DATAB
rom_data[10] => Equal0.IN21
rom_data[10] => Equal1.IN21
rom_data[11] => SCCB_interface_addr.DATAB
rom_data[11] => Equal0.IN20
rom_data[11] => Equal1.IN20
rom_data[12] => SCCB_interface_addr.DATAB
rom_data[12] => Equal0.IN19
rom_data[12] => Equal1.IN19
rom_data[13] => SCCB_interface_addr.DATAB
rom_data[13] => Equal0.IN18
rom_data[13] => Equal1.IN18
rom_data[14] => SCCB_interface_addr.DATAB
rom_data[14] => Equal0.IN17
rom_data[14] => Equal1.IN17
rom_data[15] => SCCB_interface_addr.DATAB
rom_data[15] => Equal0.IN16
rom_data[15] => Equal1.IN16
start => done.OUTPUTSELECT
start => Selector44.IN3
start => Selector43.IN2
rom_addr[0] <= rom_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[1] <= rom_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[2] <= rom_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[3] <= rom_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[4] <= rom_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[5] <= rom_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[6] <= rom_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rom_addr[7] <= rom_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[0] <= SCCB_interface_addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[1] <= SCCB_interface_addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[2] <= SCCB_interface_addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[3] <= SCCB_interface_addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[4] <= SCCB_interface_addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[5] <= SCCB_interface_addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[6] <= SCCB_interface_addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_addr[7] <= SCCB_interface_addr[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[0] <= SCCB_interface_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[1] <= SCCB_interface_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[2] <= SCCB_interface_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[3] <= SCCB_interface_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[4] <= SCCB_interface_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[5] <= SCCB_interface_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[6] <= SCCB_interface_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_data[7] <= SCCB_interface_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SCCB_interface_start <= SCCB_interface_start~reg0.DB_MAX_OUTPUT_PORT_TYPE


|pr_ov7670_1|camera_configure:camera_configure_0|SCCB_interface:SCCB1
clk => tx_byte[0].CLK
clk => tx_byte[1].CLK
clk => tx_byte[2].CLK
clk => tx_byte[3].CLK
clk => tx_byte[4].CLK
clk => tx_byte[5].CLK
clk => tx_byte[6].CLK
clk => tx_byte[7].CLK
clk => SIOD_oe~reg0.CLK
clk => SIOC_oe~reg0.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
clk => timer[20].CLK
clk => timer[21].CLK
clk => timer[22].CLK
clk => timer[23].CLK
clk => timer[24].CLK
clk => timer[25].CLK
clk => timer[26].CLK
clk => timer[27].CLK
clk => timer[28].CLK
clk => timer[29].CLK
clk => timer[30].CLK
clk => timer[31].CLK
clk => ready~reg0.CLK
clk => latched_data[0].CLK
clk => latched_data[1].CLK
clk => latched_data[2].CLK
clk => latched_data[3].CLK
clk => latched_data[4].CLK
clk => latched_data[5].CLK
clk => latched_data[6].CLK
clk => latched_data[7].CLK
clk => latched_address[0].CLK
clk => latched_address[1].CLK
clk => latched_address[2].CLK
clk => latched_address[3].CLK
clk => latched_address[4].CLK
clk => latched_address[5].CLK
clk => latched_address[6].CLK
clk => latched_address[7].CLK
clk => byte_counter[0].CLK
clk => byte_counter[1].CLK
clk => byte_index[0].CLK
clk => byte_index[1].CLK
clk => byte_index[2].CLK
clk => byte_index[3].CLK
clk => FSM_return_state~1.DATAIN
clk => FSM_state~23.DATAIN
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => FSM_state.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_address.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => latched_data.OUTPUTSELECT
start => ready~reg0.DATAIN
address[0] => latched_address.DATAB
address[1] => latched_address.DATAB
address[2] => latched_address.DATAB
address[3] => latched_address.DATAB
address[4] => latched_address.DATAB
address[5] => latched_address.DATAB
address[6] => latched_address.DATAB
address[7] => latched_address.DATAB
data[0] => latched_data.DATAB
data[1] => latched_data.DATAB
data[2] => latched_data.DATAB
data[3] => latched_data.DATAB
data[4] => latched_data.DATAB
data[5] => latched_data.DATAB
data[6] => latched_data.DATAB
data[7] => latched_data.DATAB
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIOC_oe <= SIOC_oe~reg0.DB_MAX_OUTPUT_PORT_TYPE
SIOD_oe <= SIOD_oe~reg0.DB_MAX_OUTPUT_PORT_TYPE


