--------------- Build Started: 03/13/2023 17:25:11 Project: trobot6_cir2_2wd, Configuration: ARM GCC 4.9-2015-q1-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\nosak\AppData\Local\Cypress Semiconductor\PSoC Creator\3.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd.cyprj -d CY8C5868AXI-LP032 -s C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0065: information: Analog terminal "hu0.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2552)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2993.1)
ADD: sdb.M0065: information: Analog terminal "hv0.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2553)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2994.1)
ADD: sdb.M0065: information: Analog terminal "hw0.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2554)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2995.1)
ADD: sdb.M0065: information: Analog terminal "hv1.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2556)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2997.1)
ADD: sdb.M0065: information: Analog terminal "hw1.analog_0" on TopDesign is unconnected.
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Signal: Net_2557)
 * C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\TopDesign\TopDesign.cysch (Shape_2998.1)
HDL Generation ...
Synthesis ...
Place and Route ...
Tech mapping ...
Analog Placement ...
Analog Routing ...
Analog Code Generation ...
Digital Placement ...
Digital Routing ...
Bitstream Generation ...
Static timing analysis ...
Warning: sta.M0019: trobot6_cir2_2wd_timing.html: Warning-1366: Setup time violation found in a path from clock ( CyBUS_CLK ) to clock ( CyBUS_CLK ). (File=C:\TIRI\k3g2pmpm_20211223\trobot_psoc_v6_73\trobot6_cir2_2wd.cydsn\trobot6_cir2_2wd_timing.html)
API Generation ...
Dependency Generation ...
Clean Temporary Files ...
--------------- Build Skipped: 03/13/2023 17:25:27 ---------------
