# MIPS_CPU
[MIPS](https://en.wikipedia.org/wiki/MIPS_architecture) (Microprocessor without Interlocked Pipelined Stages) is a family of reduced instruction set computer (RISC) instruction set architectures (ISA) developed by MIPS Computer Systems, now MIPS Technologies, based in the United States.  

In the course of Computer Processors, I implemented a 32-bit MIPS CPU supporting 36 instructions.  

Document Structure:  
--Single  
----test: testbench  
----RTL codes(*.v)  
----Arch,Instruction_Test(*.vsdx,*.pdf,*.xlsx)  
--Pipeline  
----test: testbench  
----RTL codes(*.v)  
----Arch,Instruction_Test(*.vsdx,*.pdf,*.xlsx)  

[Instruction test](https://github.com/LStrying/MIPS_CPU/blob/main/Pipeline/Instruction%20Test.pdf)  
[Arch_Single](https://github.com/LStrying/MIPS_CPU/blob/main/Single/Arch_Single.pdf)  
[Arch_Pipeline](https://github.com/LStrying/MIPS_CPU/blob/main/Pipeline/Arch_Pipeline.pdf)  


