# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/hdl/bd_a878.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_6/sim/bd_a878_s00a2s_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_9/sim/bd_a878_m00s2a_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_10/sim/bd_a878_m00e_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_7/sim/bd_a878_sarn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_8/sim/bd_a878_srn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_2/sim/bd_a878_s00mmu_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_4/sim/bd_a878_s00tr_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_5/sim/bd_a878_s00sic_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_0/bd_0/ip/ip_0/sim/bd_a878_one_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/hdl/bd_68b9.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_6/sim/bd_68b9_s00a2s_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_9/sim/bd_68b9_m00s2a_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_10/sim/bd_68b9_m00e_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_7/sim/bd_68b9_sarn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_8/sim/bd_68b9_srn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_3/sim/bd_68b9_s00mmu_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_4/sim/bd_68b9_s00tr_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_5/sim/bd_68b9_s00sic_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_1_1/bd_0/ip/ip_0/sim/bd_68b9_one_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/hdl/bd_a888.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_5/sim/bd_a888_s00a2s_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_9/sim/bd_a888_m00s2a_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_10/sim/bd_a888_m00e_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_6/sim/bd_a888_sawn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_7/sim/bd_a888_swn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_8/sim/bd_a888_sbn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_2/sim/bd_a888_s00mmu_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_3/sim/bd_a888_s00tr_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_4/sim/bd_a888_s00sic_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_2_0/bd_0/ip/ip_0/sim/bd_a888_one_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/hdl/bd_68d9.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_6/sim/bd_68d9_s00a2s_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_10/sim/bd_68d9_m00s2a_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_11/sim/bd_68d9_m00e_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_7/sim/bd_68d9_sawn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_8/sim/bd_68d9_swn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_9/sim/bd_68d9_sbn_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_3/sim/bd_68d9_s00mmu_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_4/sim/bd_68d9_s00tr_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
sv xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_5/sim/bd_68d9_s00sic_0.sv" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_axi_smc_3_0/bd_0/ip/ip_0/sim/bd_68d9_one_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog blk_mem_gen_v8_3_6  "../../../project_12axis.srcs/sources_1/bd/design_1/ip/design_1_conv_bn_core_0_0/src/blk_mem_gen_0/simulation/blk_mem_gen_v8_3.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_conv_bn_core_0_0/src/blk_mem_gen_0/sim/blk_mem_gen_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_conv_bn_core_0_0/src/blk_mem_gen_1/sim/blk_mem_gen_1.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_conv_bn_core_0_0/src/blk_mem_gen_3/sim/blk_mem_gen_3.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_conv_bn_core_0_0/src/blk_mem_gen_2/sim/blk_mem_gen_2.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_tier2_xbar_0_0/sim/design_1_tier2_xbar_0_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_tier2_xbar_1_0/sim/design_1_tier2_xbar_1_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_tier2_xbar_2_0/sim/design_1_tier2_xbar_2_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"
verilog xil_defaultlib  "../../../project_12axis.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/1d61/hdl" --include "../../../project_12axis.srcs/sources_1/bd/design_1/ipshared/f80f/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
