Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 17:06:09 2020
| Host         : DESKTOP-JNDMASU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file num_recognition_master_control_sets_placed.rpt
| Design       : num_recognition_master
| Device       : xc7s15
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    32 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            2 |
|      4 |            1 |
|      5 |            4 |
|      7 |            1 |
|      8 |            4 |
|     10 |            2 |
|     11 |            1 |
|     13 |            2 |
|    16+ |           13 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             264 |           84 |
| No           | No                    | Yes                    |             127 |           40 |
| No           | Yes                   | No                     |              73 |           28 |
| Yes          | No                    | No                     |             145 |           38 |
| Yes          | No                    | Yes                    |              31 |           10 |
| Yes          | Yes                   | No                     |              75 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                 Enable Signal                                |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/pclk |                                                                              |                                                                                        |                1 |              1 |
|  clk_10/inst/clk_out1                                  | MIPI_Camera_IIC/iic_sda_o_i_1_n_0                                            | MIPI_Camera_Driver/OV5647/i_rst                                                        |                1 |              1 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/aRst_int_0                |                1 |              2 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/in0                                     |                1 |              2 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1] |                1 |              4 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/end_dly_0                   |                                                                                        |                1 |              5 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/start_dly_1                 |                                                                                        |                2 |              5 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/sum_dly                     |                                                                                        |                2 |              5 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/curr_delay                  |                                                                                        |                1 |              5 |
|  clk_10/inst/clk_out1                                  | MIPI_Camera_Driver/initial_cnt[6]_i_1_n_0                                    | MIPI_Camera_Driver/OV5647/i_rst                                                        |                2 |              7 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size[15]                 |                                                                                        |                2 |              8 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt[0]_2                 | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/p_5_out[0]                            |                2 |              8 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/data_shift[1]_0             |                                                                                        |                3 |              8 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/to_cnt[1]_1                 | MIPI_Trans_Driver/Data_To_Csi/U0/lane_align_inst/p_5_out[1]                            |                3 |              8 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0              |                3 |             10 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata                                   | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/vdata[9]_i_1_n_0                                  |                3 |             10 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | MIPI_Trans_Driver/Driver_Csi_To_Dvp0/flg_rise_frame                                    |                4 |             11 |
|  clk_10/inst/clk_out2                                  |                                                                              |                                                                                        |                5 |             13 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/wait_cnt                    | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.wait_cnt[12]_i_1_n_0          |                4 |             13 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_2_n_0        | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/transfer_cnt[15]_i_1_n_0                  |                4 |             16 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_To_Csi/U0/parser_inst/packet_size[7]                  |                                                                                        |                4 |             16 |
| ~MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                                        |                5 |             17 |
|  clk_10/inst/clk_out2                                  |                                                                              | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0           |                6 |             20 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_val[0]_i_1_n_0  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0           |                5 |             20 |
|  clk_10/inst/clk_out2                                  | MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/dly_gen.acc_cnt[19]_i_1_n_0 |                                                                                        |                6 |             20 |
|  clk_10/inst/clk_out1                                  | MIPI_Camera_Driver/flg_data_ok_i_1_n_0                                       | MIPI_Camera_Driver/OV5647/i_rst                                                        |                7 |             23 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          | MIPI_Trans_Driver/rgb_transform0/num_show/rom_addr1_0                        |                                                                                        |                5 |             25 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              | Mini_HDMI_Driver/U0/DataEncoders[0].DataEncoder/SR[0]                                  |               15 |             32 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  | MIPI_Trans_Driver/Data_Read/U0/dl0_rxvalidhs                                 |                                                                                        |               12 |             48 |
|  MIPI_Trans_Driver/Data_Read/U0/clock_system_inst/CLK  |                                                                              |                                                                                        |               37 |            101 |
|  clk_10/inst/clk_out1                                  |                                                                              | MIPI_Camera_Driver/OV5647/i_rst                                                        |               37 |            119 |
|  MIPI_Trans_Driver/camera_clock/inst/clk_out1          |                                                                              |                                                                                        |               36 |            134 |
+--------------------------------------------------------+------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+


