Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /nfs/pdx/disks/atp.08/users/diptishe/new/atd_fpga_app-qa_bblocks/ccip_async_v2/qsys/c0rx_afifo.qsys --block-symbol-file --output-directory=/nfs/pdx/disks/atp.08/users/diptishe/new/atd_fpga_app-qa_bblocks/ccip_async_v2/qsys/c0rx_afifo --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading qsys/c0rx_afifo.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 15.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: c0rx_afifo.fifo_0: Targeting device family: Arria 10.
: c0rx_afifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: c0rx_afifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: c0rx_afifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: c0rx_afifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/pdx/disks/atp.08/users/diptishe/new/atd_fpga_app-qa_bblocks/ccip_async_v2/qsys/c0rx_afifo.qsys --synthesis=VERILOG --output-directory=/nfs/pdx/disks/atp.08/users/diptishe/new/atd_fpga_app-qa_bblocks/ccip_async_v2/qsys/c0rx_afifo --family="Arria 10" --part=10AX115U3F45E2SGE3
Progress: Loading qsys/c0rx_afifo.qsys
Progress: Reading input file
Progress: Adding fifo_0 [fifo 15.1]
Progress: Parameterizing module fifo_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: c0rx_afifo.fifo_0: Targeting device family: Arria 10.
: c0rx_afifo.fifo_0: Tab: 'SCFIFO Options' is unavailable while using Dual-Clock FIFO.
: c0rx_afifo.fifo_0: 'Output register option' is unavailable while using Dual-Clock FIFO.
: c0rx_afifo.fifo_0: SDC file will be generated to apply correct constraints. User may experience increase in fitter compilation time
: c0rx_afifo.fifo_0: Embedded set_false_path assignment is disabled.
Info: c0rx_afifo: "Transforming system: c0rx_afifo"
Info: c0rx_afifo: Running transform generation_view_transform
Info: c0rx_afifo: Running transform generation_view_transform took 0.000s
Info: fifo_0: Running transform generation_view_transform
Info: fifo_0: Running transform generation_view_transform took 0.000s
Info: c0rx_afifo: Running transform merlin_avalon_transform
Info: c0rx_afifo: Running transform merlin_avalon_transform took 0.028s
Info: c0rx_afifo: "Naming system components in system: c0rx_afifo"
Info: c0rx_afifo: "Processing generation queue"
Info: c0rx_afifo: "Generating: c0rx_afifo"
Info: c0rx_afifo: "Generating: c0rx_afifo_fifo_151_552dzca"
Info: c0rx_afifo: Done "c0rx_afifo" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
