-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.1.0 Build 186 12/03/2014 SJ Full Version"

-- DATE "05/11/2016 00:06:28"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	DE1_SoC IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	LEDR : OUT std_logic_vector(9 DOWNTO 0)
	);
END DE1_SoC;

-- Design Ports Information
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_AB9,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF DE1_SoC IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\ : std_logic_vector(39 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~1_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst_chain~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_sync_rst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_sel_data_master~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~6\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~10\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~14\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~18\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~22\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_pc[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_pc[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~2\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~6\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~10\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~14\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~18\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~30\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~37_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_any~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_iw[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_op_opx_rsv10~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_udr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~38_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[37]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|Mux37~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|rst_controller|always2~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|r_early_rst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ : std_logic;
SIGNAL \u0|cpu|cpu|clr_break_line~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|clr_break_line~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_unimp_trap~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal150~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[12]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_retaddr~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_cmp~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_cmp~q\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_logic~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_logic~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_hi_imm16~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[12]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_src2_choose_imm~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_src2_choose_imm~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_src2_choose_imm~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[12]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_mem8~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_mem8~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal241~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[16]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_op_rdctl~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_op_rdctl~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_logic_op[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_rot~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_rot~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_ld~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_ld~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_ld~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_sel_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_sel~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_rot_right~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_dst_regnum~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_b_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_b_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_b_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~10\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~14\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~22\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~26\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_b_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[10]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_rot_right~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_baddr[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~26\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~30\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~30\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~38\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal314~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_ignore_dst~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_ignore_dst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[16]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[17]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal213~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal213~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld8~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ld_align_byte1_fill~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ld_align_byte1_fill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal220~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal220~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld32~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_ld32~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result[8]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[12]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[18]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~30\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~34\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_mem16~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_mem16~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[15]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal6~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_wr_strobe~combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[1]~7_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal6~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_wr_strobe~combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[0]~8_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~117_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~8_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|force_reload~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|force_reload~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~6\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~121_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[5]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~122\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~105_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[6]~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~106\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~61_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[7]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~62\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~101_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[8]~4_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~4_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~102\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~97_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[9]~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~98\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~73_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~74\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~77_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~78\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~81_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~82\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~1_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~2\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~93_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[14]~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~94\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~90\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~65_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~66\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~85_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~86\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~69_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~70\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~125_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[3]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~126\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[4]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~30\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~25_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[5]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~26\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~21_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~22\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~13_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[7]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~14\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~53_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~54\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~49_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[9]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~50\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~45_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[10]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~46\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~41_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_h_register[11]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~42\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~33_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~34\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~9_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~10\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~37_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~4_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~38\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~17_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal0~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_is_running~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_is_running~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|always0~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~118\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~113_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~7_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~114\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~109_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[2]~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~110\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~57_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[3]~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~58\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~5_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|force_reload~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|always0~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_register[15]~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Add0~89_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[15]~7_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|snap_strobe~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[31]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[15]~20_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart|t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write1~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart|rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|rvalid~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_mem_byte_en[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~47_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[0]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld8_ld16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ld_align_byte2_byte3_fill~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[24]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[11]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal216~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ld_align_sh16~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ld_align_sh16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result[8]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[25]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_a_rd_port_addr[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~34\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~42\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~45_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~41_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~34\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~26\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~41_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~22_cout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_br~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_br~q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_br_uncond~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_older_non_sequential~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_kill~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_kill~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_kill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[10]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[10]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_pc[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_pc[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~38\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~34\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~26\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~49_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[12]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[12]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[12]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[12]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[12]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[13]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_pc[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~53_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_baddr[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_pc[12]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~50\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~54\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~45_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~46\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~50\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~53_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~49_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~14\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~18\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[12]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[12]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_tag[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_mem_byte_en[3]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[27]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[16]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_shift_logical~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_shift_right_arith~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit4[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[26]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[24]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[23]~30_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_wr~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart|r_val~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[1]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read1~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|read_0~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_mem_byte_en[2]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[16]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[16]~36_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_wr_data[17]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~6\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~26\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[18]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[19]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[19]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[20]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[22]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[23]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[23]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[25]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[28]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal315~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_a_not_src~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_a_not_src~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_hazard_E~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[28]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[28]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[28]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[28]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[30]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[31]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[31]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[31]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[31]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[30]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[29]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_wr_data[29]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[29]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~86\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~89_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[29]~38_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[29]~40_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[29]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[28]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~90\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~82\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~73_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[31]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[31]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[31]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[31]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[31]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[30]~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[30]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[30]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[30]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~81_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[30]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[30]~105_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[30]~85_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[30]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[30]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[30]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[25]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[25]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[25]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[25]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[25]~44_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[25]~45_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[25]~46_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[25]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~118\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~97_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[25]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[23]~59_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[23]~102_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[23]~95_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[23]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[23]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[23]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[22]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[22]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[22]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[21]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[21]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[21]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[21]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[21]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[20]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[20]~53_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[20]~54_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[20]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_wr_data[19]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_wr_data[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~50\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~46\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~130\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~105_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[18]~49_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[18]~50_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[18]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[18]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~106\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~101_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[19]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~102\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~113_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[20]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[20]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~114\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~78\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~109_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[22]~51_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[22]~52_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[22]~92_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~14\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~10\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~22\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~2\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[22]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[21]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[21]~83_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[22]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[22]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[21]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~77_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[21]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~1_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[21]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[21]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[20]~93_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[20]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~21_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[20]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[20]~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[19]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[19]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[19]~47_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[19]~48_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[19]~90_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~33_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[19]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[18]~91_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[18]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[17]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[17]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add1~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[17]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[17]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[17]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[16]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~45_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[16]~37_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[16]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[16]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[16]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[14]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush_waddr[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~46\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~42\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[14]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~54\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~58\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~37_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~57_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~10\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~6\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result[16]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AE~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AE~q\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ienable_reg_irq16~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_op_wrctl~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_valid_from_M~q\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_iw[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ienable_reg_irq1_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ienable_reg_irq16~q\ : std_logic;
SIGNAL \u0|jtag_uart|ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~22\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~26\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~18\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~2\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~6\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~10\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~21_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~9_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|Add0~1_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|LessThan1~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~q\ : std_logic;
SIGNAL \u0|jtag_uart|pause_irq~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart|av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ipending_reg_irq16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_inst_result[16]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[16]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[23]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~110\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~121_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[23]~58_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[23]~60_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[23]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~122\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~117_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[24]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[25]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[26]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[30]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[29]~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[29]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[29]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[29]~39_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[29]~103_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[29]~87_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[13]~80_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[13]~81_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_mem16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[29]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[27]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[27]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[26]~43_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[26]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[26]~41_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[26]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[26]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~98\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~94\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~125_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[27]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[27]~62_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[27]~63_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[27]~61_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[27]~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[27]~33_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~126\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~85_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[28]~33_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[28]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[28]~34_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[28]~35_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[28]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[28]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[28]~106_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[28]~86_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[28]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~20_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[13]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[13]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~53_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[13]~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[27]~98_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[27]~96_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~30\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~26\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[11]~66_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[11]~67_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[27]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[12]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[12]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[4]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[5]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[6]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[6]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[10]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[11]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[11]~36_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[11]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[11]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[11]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[9]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[9]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_baddr[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[26]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[31]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_wr_dst_reg_from_E~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[26]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~93_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[26]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[26]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[26]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[26]~42_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[26]~99_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[26]~88_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[26]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[9]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[9]~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[9]~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[9]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[9]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[25]~100_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[25]~89_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[25]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[24]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[24]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[24]~56_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[24]~57_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[24]~55_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[24]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[24]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[24]~101_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[24]~94_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[24]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~48_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~46_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~43_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~44_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~45_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~49_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~52_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|led_pio|data_out[7]~feeder_combout\ : std_logic;
SIGNAL \u0|led_pio|always0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[7]~40_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~2\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~6\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~10\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~14\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~18\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[7]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[7]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[1]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[1]~41_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[0]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~134_cout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~66\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~69_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_mem_byte_en~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[0]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[0]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[0]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~65_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ld_align_sh8~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ld_align_sh8~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[6]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[6]~4_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[6]~44_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[14]~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|woverflow~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|woverflow~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[14]~8_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[30]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[14]~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[6]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[6]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[12]~78_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[12]~79_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~22\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~18\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~58\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~54\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~49_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add1~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[15]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[15]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~41_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[15]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[15]~74_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[15]~75_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[31]~104_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[31]~84_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_st_data[31]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_ld16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_baddr[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[14]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[14]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[14]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[14]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[14]~76_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[14]~77_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_a_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[5]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ : std_logic;
SIGNAL \u0|led_pio|data_out[5]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[5]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[5]~48_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[5]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[5]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[17]~34_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[17]~35_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~129_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[17]~64_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[17]~65_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[17]~97_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_iw[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_op_trap~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_trap_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_trap_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_norm_intr_pri5~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_exception_reg_cause[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_active_no_break~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_inst_result[4]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[4]~52_combout\ : std_logic;
SIGNAL \u0|led_pio|data_out[4]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[4]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[4]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[16]~82_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal1~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[4]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[4]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[12]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_a_rd_port_addr[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[3]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[1]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[3]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[11]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_a_rd_port_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[12]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~17_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[26]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[10]~28_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ac~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ac~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[10]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[10]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[10]~70_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[10]~71_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_a_rd_port_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[28]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[28]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[28]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[28]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_src1[23]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[27]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit4[3]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[31]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_fill_bit4[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[1]~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|Equal6~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[1]~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ienable_reg_irq1~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ienable_reg_irq1~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|status_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|timeout_occurred~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|timeout_occurred~q\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ipending_reg_irq1_nxt~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_ipending_reg_irq1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_inst_result[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[7]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[7]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~70\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~6\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~2\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~10\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~14\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~42\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~37_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~53_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~55_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.010~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~54_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~51_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~50_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~34_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|rf_b_rd_port_addr[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[5]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[5]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[13]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_dst_regnum[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_dst_regnum~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[18]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[19]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[23]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[23]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[22]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[18]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[14]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[15]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[16]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[20]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[21]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[17]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[13]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[9]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[8]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[7]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pc_plus_one[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_inst_result[3]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[3]~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[3]~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[19]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[3]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[3]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[3]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[3]~39_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[3]~36_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~q\ : std_logic;
SIGNAL \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \u0|cpu|cpu|hbreak_req~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|hbreak_req~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_op_break~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_op_break~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_break_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_break~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_break~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_dst_regnum~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_st_data[10]~feeder_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_dst_regnum~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[0]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_alu_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_illegal_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pc_plus_one[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_inst_result[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[2]~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[2]~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[2]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[2]~40_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~5_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[8]~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|internal_counter[24]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[8]~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[8]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add7~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pc_plus_one[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[8]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[8]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~38\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~34\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~37_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[7]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[9]~72_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[9]~73_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_br_pred_not_taken~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[8]~68_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[8]~69_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[6]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[6]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~41_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal2~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|led_pio|always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_active_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_active~q\ : std_logic;
SIGNAL \u0|cpu|cpu|i_read_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|i_read_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~42_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~41_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~40_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~36_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~37_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~39_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~35_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~6\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_dst_regnum[4]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_regnum_b_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[1]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[15]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_op_eret~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_iw[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_iw[11]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_iw[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_iw[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_op_eret~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_op_eret~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_debug_mode_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_debug_mode~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~56_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.100~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~feeder_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~18\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[19]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src2[13]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~57_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\ : std_logic;
SIGNAL \u0|onchip_mem|wren~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_dst_regnum~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[10]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[10]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_regnum_a_cmp_F~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[24]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[9]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_target_pcb[9]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_pc[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_illegal~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_illegal~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_illegal_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_unimp_trap~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_unimp_trap~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_unimp_trap~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_unimp_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_any~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_any~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[13]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush_waddr[13]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[13]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router_001|Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~22\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_invalidate_i~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_clr_valid_bits~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wren~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_inst_result[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_en~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_valid~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_hit~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_hit~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_iw_valid~q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[4]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_extra_pc[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush_waddr[3]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal96~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[2]~feeder_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_br_cond~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_valid_from_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_valid~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~74\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~61_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_br_result~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_pipe_flush~q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~2\ : std_logic;
SIGNAL \u0|cpu|cpu|Add3~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add0~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_pc[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_st~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_st~q\ : std_logic;
SIGNAL \u0|cpu|cpu|av_start_wr~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|d_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|d_write_nxt~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|d_write~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|debugaccess~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal324~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal324~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_shift_by_4[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_shift_by_4[4]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_shift_by_4[5]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_shift_by_4[6]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt[5]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt[4]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt[3]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_4_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_stall_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_stall~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_shift_by_1[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_1_nxt[2]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_1_nxt[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal321~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_by_1_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_shift_rot_result_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|counter_snapshot[0]~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_data_unfiltered[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src1_reg[13]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_src1[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[11]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_pc_nxt[11]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_hit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_issue~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_issue~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_issue~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_late_result~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_late_result~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_late_result~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_data_depend~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_late_result~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_valid~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_valid_jmp_indirect~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_valid_jmp_indirect~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_prevent_refill_nxt~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ic_fill_same_tag_line~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ic_fill_starting~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_logic_op[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal331~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_br_result~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_logic_result[0]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_alu_result[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_estatus_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_estatus_reg_pie~q\ : std_logic;
SIGNAL \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_bstatus_reg_pie~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_inst_result[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_bstatus_reg_pie~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wrctl_status~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_status_reg_pie_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_status_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_status_reg_pie_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|cpu|cpu|norm_intr_req~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_norm_intr_req~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_flush_pipe_always~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_pipe_flush~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_valid_from_E~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_exc_allowed~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_exc_allowed~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_dst_reg_from_M~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[4]~38_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2[4]~37_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~9_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_ctrl_st~q\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_ld_st~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_ctrl_ld_st~q\ : std_logic;
SIGNAL \u0|cpu|cpu|M_data_master_start_stall~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_data_master_started_stall~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_stall_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_stall_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_stall_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_mem_stall~q\ : std_logic;
SIGNAL \u0|cpu|cpu|A_stall~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|M_sel_data_master~q\ : std_logic;
SIGNAL \u0|cpu|cpu|d_read_nxt~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|d_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_ctrl_b_is_dst~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_b_is_dst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|D_data_depend~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|F_stall~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_ctrl_alu_subtract~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \u0|cpu|cpu|Add9~13_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|i_readdatavalid_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|Equal316~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|D_src2_reg[0]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|led_pio|data_out[4]~DUPLICATE_q\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_shift_by_4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|rst_controller|altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_extra_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_shift_by_4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_tag_wraddress\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|led_pio|data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|rst_controller|r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_shift_by_1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_shift_by_1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart|av_readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|D_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|cpu|cpu|D_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_target_pcb\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|i_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_control_reg_rddata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|readdata\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|led_pio|readdata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|cpu|cpu|E_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|W_exception_reg_cause\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|M_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux_001|src_data\ : std_logic_vector(92 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|read_mux_out\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0\ : std_logic_vector(23 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_d_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_av_start_wr~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_any~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_illegal_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_break_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_unimp_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_trap_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_allowed~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_pipe_flush~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_hbreak_req~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_valid_from_E~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_latched_oci_tb_hbreak_req~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_debug_mode~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_hbreak_req~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_wait_for_one_post_bret_inst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_any~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_sel_data_master~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_st~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_d_read~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_clr_break_line~q\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst_chain\ : std_logic_vector(3 DOWNTO 1);
SIGNAL \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_stall~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_mem_stall~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.000~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_st_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|led_pio|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_mem_baddr\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_debugaccess~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_W_ipending_reg_irq16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_ipending_reg_irq1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_iw\ : std_logic_vector(21 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_ld~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_mem_stall_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_mem_stall_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_av_ld_data_transfer~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_av_ld_aligning_data~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_data_master_started_stall~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_st~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_iw\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_by_4_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_by_4\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_by_1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_M_shift_by_4\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_by_1_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_shift_by_1\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2_reg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_M_st_data\ : std_logic_vector(7 DOWNTO 2);
SIGNAL \u0|cpu|cpu|ALT_INV_M_mem_baddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_waitrequest~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal5~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|ALT_INV_rf_source_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_channel\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][56]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][74]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_src_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_dest_id\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_tag\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_i_read~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_op_break~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_op_rdctl~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal241~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_flush_pipe_always~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_valid~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_valid_from_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\ : std_logic_vector(37 DOWNTO 1);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_op_eret~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_op_eret~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_iw\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_op_eret~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_break~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_any~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[31]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[21]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_compare_op\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_cmp~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_t_dav~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg[18]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src3_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_read~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter[1]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_line\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_av_readdata[8]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_fifo_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_pause_irq~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ien_AF~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_av_readdata\ : std_logic_vector(9 DOWNTO 9);
SIGNAL \u0|jtag_uart|ALT_INV_fifo_AE~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ien_AE~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq16~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_timeout_occurred~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_control_register\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_status_reg_pie_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_estatus_reg_pie~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_status_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wrctl_status~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_wrctl_inst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal324~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_alu_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_wr_data\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[0]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal316~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_br_result~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_br_result~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal331~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[25]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[26]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\ : std_logic_vector(29 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_d_write~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|rst_controller|ALT_INV_r_sync_rst~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_ir_out\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\ : std_logic_vector(37 DOWNTO 0);
SIGNAL \u0|led_pio|ALT_INV_data_out\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_M_pipe_flush_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\ : std_logic_vector(19 DOWNTO 4);
SIGNAL \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~57_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~53_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~49_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~45_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~41_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~37_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_valid~4_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~117_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~113_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~109_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~105_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~101_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~97_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~93_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~89_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Add0~57_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(22 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\ : std_logic_vector(10 DOWNTO 2);
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_valid~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_internal_counter\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_extra_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~129_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~125_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~121_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~117_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~113_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~109_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~105_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~101_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~97_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~93_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~89_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~85_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~81_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~77_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~73_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_slow_inst_result\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~69_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~65_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~61_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~57_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~53_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~49_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~45_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~41_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~37_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~33_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~29_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~25_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~21_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~17_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~13_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~9_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~5_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Add9~1_sumout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_ld_st~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[3]~7_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_counter_snapshot\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_highest_pri_cause_code[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[2]~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_illegal_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_trap_inst_pri15~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_norm_intr_pri5~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[1]~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_invalidate_i~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits_nxt~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_counter_is_running~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[0]~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_read_mux_out[0]~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal6~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal6~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal6~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_Equal213~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_woverflow~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_rvalid~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ac~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_readdata\ : std_logic_vector(11 DOWNTO 11);
SIGNAL \u0|cpu|cpu|ALT_INV_A_mem_byte_en\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_control_reg_rddata\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_ld8_ld16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_signed_comparison~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_W_exception_reg_cause\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc_nxt[13]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc_nxt[12]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc_nxt[11]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc_nxt[10]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc_nxt[9]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc_nxt[14]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_din_s1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_fifo_rd~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_wr_rfifo~combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_period_h_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|ALT_INV_period_l_register\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|sys_clk_timer|ALT_INV_counter_is_running~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_always0~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_force_reload~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_ld16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_ld8~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_rot_right~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[5]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[4]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[1]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~35_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~34_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_M_target_pcb\ : std_logic_vector(16 DOWNTO 2);
SIGNAL \u0|cpu|cpu|ALT_INV_M_pc_plus_one\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_D_pc_plus_one\ : std_logic_vector(14 DOWNTO 10);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~33_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~32_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~31_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~30_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~29_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~28_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~27_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~25_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~24_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~23_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ld_align_byte1_fill~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~21_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~20_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~19_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~18_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~17_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~16_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~15_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~14_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~13_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\ : std_logic_vector(16 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~6_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_slow_ld_data_sign_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_ld16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_ld_signed~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_op_opx_rsv10~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_alu_signed_comparison~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_fifo_wr~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_r_val~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[7]~12_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_d_readdata_d1\ : std_logic_vector(31 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~11_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~10_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[5]~9_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[4]~8_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~7_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[3]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~5_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[2]~4_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[1]~3_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][94]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][94]~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_active_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_i_readdatavalid_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_br_cond_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_regnum_a_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_late_result~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_hit~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ic_hit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_kill~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_older_non_sequential~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_br_pred_taken~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_br_uncond~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_br~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_jmp_indirect_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_sync2_uir~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.100~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_sync2_udr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_pc\ : std_logic_vector(14 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_LessThan1~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_read_0~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_ien_AE~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \u0|jtag_uart|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_control_wr_strobe~combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~6_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~5_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~4_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~3_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_delayed_unxcounter_is_zeroxx0~q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_status_wr_strobe~0_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_estatus_reg_pie_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1_nxt~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_exc_active_no_break~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_ld~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal220~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_av_readdata_pre\ : std_logic_vector(30 DOWNTO 30);
SIGNAL \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_shift_logical~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_shift_right_arith~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_ld~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_retaddr~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_retaddr~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_logic~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_wr_dst_reg_from_D~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_dst_regnum\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_wr_dst_reg_from_E~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_F~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_dst_regnum~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u0|cpu|cpu|ALT_INV_A_dst_regnum~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_dst_regnum~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_dst_regnum~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_dst_regnum~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_dst_reg~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_dst_reg_from_M~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_regnum_b_cmp_F~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_wr_dst_reg~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal314~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_dst_regnum[3]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_dst_regnum[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_dst_regnum[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_ignore_dst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_dst_regnum[4]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_dst_regnum[1]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_stall~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[13]~80_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[13]~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result\ : std_logic_vector(15 DOWNTO 1);
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[12]~78_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[12]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[14]~76_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[14]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[15]~74_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[15]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[9]~72_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[9]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[10]~70_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[8]~68_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[8]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[11]~66_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[11]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[17]~34_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[17]~65_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[17]~64_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[17]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[27]~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~63_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~62_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[27]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~61_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[23]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~60_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~59_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[23]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~58_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[24]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~57_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~56_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[24]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~55_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[20]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[20]~54_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[20]~53_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[20]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[22]~24_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[22]~52_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[22]~51_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[22]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[18]~22_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[18]~50_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[18]~49_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[18]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[19]~20_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[19]~48_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[19]~47_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[19]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[25]~18_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~46_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~45_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[25]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~44_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[26]~16_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~43_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~42_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[26]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~41_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[29]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~40_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~39_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[29]~14_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~38_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[16]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[16]~37_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[16]~36_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[16]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result[16]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[16]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[0]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[28]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~35_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~34_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[28]~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~33_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[28]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_logic_result[28]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[30]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~32_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~31_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[30]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~30_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[31]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~29_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~28_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[31]~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~27_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[21]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[21]~26_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[21]~25_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[21]~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_logic_op_raw[1]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2[0]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_logic_op_raw[0]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~3_combout\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\ : std_logic;
SIGNAL \u0|jtag_uart|ALT_INV_r_val~q\ : std_logic;
SIGNAL \u0|rst_controller|ALT_INV_r_early_rst~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[7]~23_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[7]~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[6]~21_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[6]~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[5]~19_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[5]~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[4]~17_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[4]~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[3]~15_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[3]~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_alu_result~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~13_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[2]~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[1]~11_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[1]~2_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_grant[1]~1_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_response_sink_accepted~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][61]~q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_pending_response_count\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_save_dest_id~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_prevent_refill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ic_fill_same_tag_line~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_kill~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw_valid~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_valid_jmp_indirect~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_i_read_nxt~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_i_read_nxt~0_combout\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_ic_fill_active~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~6_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~5_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~4_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~3_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_logic~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2[12]~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal150~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_Equal96~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_br_cond~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_valid~combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_data_depend~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_ctrl_late_result~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_data_depend~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_late_result~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_issue~q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_exc_break~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_force_reload~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_iw[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_pc_plus_one[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_pc_plus_one[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc[11]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_pc[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_pc[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_pc[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_internal_counter[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_wr_data[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[19]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_wr_data[29]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_alu_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_alu_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_iw[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_iw[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2_reg[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_iw[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_iw[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_M_iw[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_st_data[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_st_data[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_st_data[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_st_data[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_st_data[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[31]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[16]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|sys_clk_timer|ALT_INV_internal_counter[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[15]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_inst_result[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_inst_result[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[23]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[22]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[26]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[28]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_extra_pc[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_A_shift_rot_result[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src2[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[27]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[20]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[25]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_src1[28]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \ALT_INV_~GND~combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ : std_logic;
SIGNAL \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~10_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~9_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~8_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~7_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_cmp~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_logic~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ctrl_src2_choose_imm~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ctrl_src2_choose_imm~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_issue~0_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[1]~41_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[2]~40_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[3]~39_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2[4]~38_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_F_ctrl_unsigned_lo_imm16~1_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~106_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~105_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~104_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~103_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~102_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~101_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~100_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~99_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~98_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~56_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~53_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.010~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~12_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_shift_by_4[5]~2_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~43_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~38_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~37_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr[19]~36_combout\ : std_logic;
SIGNAL \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~7_combout\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
LEDR <= ww_LEDR;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9_combout\ & gnd & gnd & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\ <= (
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(16);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(17);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|cpu|cpu|A_wr_data_unfiltered[31]~10_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[30]~11_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[28]~12_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[27]~23_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[26]~15_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[25]~16_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[24]~21_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[23]~22_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[22]~19_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[21]~9_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[20]~20_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[17]~24_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[16]~13_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[15]~29_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[14]~30_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[13]~32_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[12]~31_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[11]~25_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[10]~27_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[9]~28_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[8]~26_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[7]~8_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[6]~7_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[5]~6_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[4]~5_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[3]~4_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[2]~3_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[1]~2_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[0]~1_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cpu|cpu|A_dst_regnum~4_combout\ & \u0|cpu|cpu|A_dst_regnum~3_combout\ & \u0|cpu|cpu|A_dst_regnum~2_combout\ & 
\u0|cpu|cpu|A_dst_regnum~1_combout\ & \u0|cpu|cpu|A_dst_regnum~0_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|cpu|cpu|rf_b_rd_port_addr[4]~4_combout\ & \u0|cpu|cpu|rf_b_rd_port_addr[3]~3_combout\ & \u0|cpu|cpu|rf_b_rd_port_addr[2]~2_combout\
& \u0|cpu|cpu|rf_b_rd_port_addr[1]~1_combout\ & \u0|cpu|cpu|rf_b_rd_port_addr[0]~0_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|cpu|cpu|A_wr_data_unfiltered[31]~10_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[30]~11_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[28]~12_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[27]~23_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[26]~15_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[25]~16_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[24]~21_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[23]~22_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[22]~19_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[21]~9_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[20]~20_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[17]~24_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[16]~13_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[15]~29_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[14]~30_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[13]~32_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[12]~31_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[11]~25_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[10]~27_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[9]~28_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[8]~26_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[7]~8_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[6]~7_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[5]~6_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[4]~5_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[3]~4_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[2]~3_combout\ & \u0|cpu|cpu|A_wr_data_unfiltered[1]~2_combout\ & 
\u0|cpu|cpu|A_wr_data_unfiltered[0]~1_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cpu|cpu|A_dst_regnum~4_combout\ & \u0|cpu|cpu|A_dst_regnum~3_combout\ & \u0|cpu|cpu|A_dst_regnum~2_combout\ & 
\u0|cpu|cpu|A_dst_regnum~1_combout\ & \u0|cpu|cpu|A_dst_regnum~0_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|cpu|cpu|rf_a_rd_port_addr[4]~4_combout\ & \u0|cpu|cpu|rf_a_rd_port_addr[3]~3_combout\ & \u0|cpu|cpu|rf_a_rd_port_addr[2]~2_combout\
& \u0|cpu|cpu|rf_a_rd_port_addr[1]~1_combout\ & \u0|cpu|cpu|rf_a_rd_port_addr[0]~0_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(20);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(21);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(22);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(23);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(24);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(25);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(26);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(27);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(28);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(29);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(30);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(31);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (\u0|cpu|cpu|i_readdata_d1\(31) & \u0|cpu|cpu|i_readdata_d1\(30) & \u0|cpu|cpu|i_readdata_d1\(29) & \u0|cpu|cpu|i_readdata_d1\(28) & 
\u0|cpu|cpu|i_readdata_d1\(27) & \u0|cpu|cpu|i_readdata_d1\(26) & \u0|cpu|cpu|i_readdata_d1\(25) & \u0|cpu|cpu|i_readdata_d1\(24) & \u0|cpu|cpu|i_readdata_d1\(23) & \u0|cpu|cpu|i_readdata_d1\(22) & \u0|cpu|cpu|i_readdata_d1\(15) & 
\u0|cpu|cpu|i_readdata_d1\(14) & \u0|cpu|cpu|i_readdata_d1\(12) & \u0|cpu|cpu|i_readdata_d1\(11) & \u0|cpu|cpu|i_readdata_d1\(5) & \u0|cpu|cpu|i_readdata_d1\(4) & \u0|cpu|cpu|i_readdata_d1\(3) & \u0|cpu|cpu|i_readdata_d1\(2) & 
\u0|cpu|cpu|i_readdata_d1\(1) & \u0|cpu|cpu|i_readdata_d1\(0));

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cpu|cpu|ic_fill_line\(5) & \u0|cpu|cpu|ic_fill_line\(4) & \u0|cpu|cpu|ic_fill_line\(3) & \u0|cpu|cpu|ic_fill_line\(2) & 
\u0|cpu|cpu|ic_fill_line\(1) & \u0|cpu|cpu|ic_fill_line\(0) & \u0|cpu|cpu|ic_fill_dp_offset\(2) & \u0|cpu|cpu|ic_fill_dp_offset\(1) & \u0|cpu|cpu|ic_fill_dp_offset\(0));

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\ & 
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(15);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(16);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(17);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(18);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(19);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(0) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd
& gnd & gnd & \u0|cpu|cpu|ic_fill_valid_bits\(7) & \u0|cpu|cpu|ic_fill_valid_bits\(6) & \u0|cpu|cpu|ic_fill_valid_bits\(5) & \u0|cpu|cpu|ic_fill_valid_bits\(4) & \u0|cpu|cpu|ic_fill_valid_bits\(3) & \u0|cpu|cpu|ic_fill_valid_bits\(2) & 
\u0|cpu|cpu|ic_fill_valid_bits\(1) & \u0|cpu|cpu|ic_fill_valid_bits\(0) & \u0|cpu|cpu|ic_fill_tag\(5) & \u0|cpu|cpu|ic_fill_tag\(4) & \u0|cpu|cpu|ic_fill_tag\(3) & \u0|cpu|cpu|ic_fill_tag\(2) & \u0|cpu|cpu|ic_fill_tag\(1) & 
\u0|cpu|cpu|ic_fill_tag\(0));

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\u0|cpu|cpu|ic_tag_wraddress\(5) & \u0|cpu|cpu|ic_tag_wraddress\(4) & \u0|cpu|cpu|ic_tag_wraddress\(3) & 
\u0|cpu|cpu|ic_tag_wraddress\(2) & \u0|cpu|cpu|ic_tag_wraddress\(1) & \u0|cpu|cpu|ic_tag_wraddress\(0));

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(13);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(1) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(2) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(3) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(4) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(5) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(32);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(7) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|cpu|cpu|A_st_data\(7) & \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\ & \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\ & \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\ & \u0|cpu|cpu|A_st_data\(3)
& \u0|cpu|cpu|A_st_data\(2) & \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\ & \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\);

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)
& \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(0) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(1) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(2) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(3) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(4) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(5) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(6) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(7) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(21) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(31) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(30) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(28) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|cpu|cpu|i_readdata_d1\(21) & \u0|cpu|cpu|i_readdata_d1\(20) & 
\u0|cpu|cpu|i_readdata_d1\(19) & \u0|cpu|cpu|i_readdata_d1\(18) & \u0|cpu|cpu|i_readdata_d1\(17) & \u0|cpu|cpu|i_readdata_d1\(16) & \u0|cpu|cpu|i_readdata_d1\(13) & \u0|cpu|cpu|i_readdata_d1\(10) & \u0|cpu|cpu|i_readdata_d1\(9) & 
\u0|cpu|cpu|i_readdata_d1\(8) & \u0|cpu|cpu|i_readdata_d1\(7) & \u0|cpu|cpu|i_readdata_d1\(6));

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\u0|cpu|cpu|ic_fill_line\(5) & \u0|cpu|cpu|ic_fill_line\(4) & \u0|cpu|cpu|ic_fill_line\(3) & \u0|cpu|cpu|ic_fill_line\(2) & 
\u0|cpu|cpu|ic_fill_line\(1) & \u0|cpu|cpu|ic_fill_line\(0) & \u0|cpu|cpu|ic_fill_dp_offset\(2) & \u0|cpu|cpu|ic_fill_dp_offset\(1) & \u0|cpu|cpu|ic_fill_dp_offset\(0));

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\ <= (\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\ & 
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\ & \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\ & \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\ & 
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\ & \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout\);

\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21) <= \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\(11);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(29) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(26) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(25) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(19) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(22) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(20) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(24) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(23) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(35);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(27) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(34);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(11) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(8) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(9) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(15) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(14) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(12) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\;

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\u0|mm_interconnect_0|cmd_mux_003|src_data\(50) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(47) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) & 
\u0|mm_interconnect_0|cmd_mux_003|src_data\(42) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) & \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\(0) <= \u0|mm_interconnect_0|cmd_mux_003|src_data\(33);

\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(13) <= \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & 
gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(7) & \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(6) & 
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(5) & \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(4) & \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(3) & 
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(2) & \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(1) & \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(0));

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\ <= (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5)
& \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\ <= (
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) & 
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) & \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(0);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(4);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(5);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(6);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7) <= \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\(7);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\ <= (gnd & gnd & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~18_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~19_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~21_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~20_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~16_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~15_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout\ & gnd & gnd & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~29_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~31_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~30_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~26_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~27_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~25_combout\);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\ <= (
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\ & 
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(16);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31) <= \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\(17);
\u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal1~0_combout\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0);
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0);
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1);
\u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~0_combout\ <= NOT \u0|sys_clk_timer|period_l_wr_strobe~0_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\ <= NOT \u0|mm_interconnect_0|router|always1~0_combout\;
\u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\;
\u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1);
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1);
\u0|cpu|cpu|ALT_INV_d_read_nxt~0_combout\ <= NOT \u0|cpu|cpu|d_read_nxt~0_combout\;
\u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~2_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~2_combout\;
\u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~1_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~1_combout\;
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ <= NOT \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\;
\u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~q\;
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ <= NOT \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~q\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~1_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][56]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][56]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][74]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\;
\u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0) <= NOT \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0);
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]~q\;
\u0|cpu|cpu|ALT_INV_av_start_wr~combout\ <= NOT \u0|cpu|cpu|av_start_wr~combout\;
\u0|cpu|cpu|ALT_INV_M_valid~0_combout\ <= NOT \u0|cpu|cpu|M_valid~0_combout\;
\u0|cpu|cpu|ALT_INV_M_exc_any~0_combout\ <= NOT \u0|cpu|cpu|M_exc_any~0_combout\;
\u0|cpu|cpu|ALT_INV_M_exc_illegal_inst_pri15~q\ <= NOT \u0|cpu|cpu|M_exc_illegal_inst_pri15~q\;
\u0|cpu|cpu|ALT_INV_M_exc_break_inst_pri15~q\ <= NOT \u0|cpu|cpu|M_exc_break_inst_pri15~q\;
\u0|cpu|cpu|ALT_INV_M_exc_unimp_inst_pri15~q\ <= NOT \u0|cpu|cpu|M_exc_unimp_inst_pri15~q\;
\u0|cpu|cpu|ALT_INV_M_exc_trap_inst_pri15~q\ <= NOT \u0|cpu|cpu|M_exc_trap_inst_pri15~q\;
\u0|cpu|cpu|ALT_INV_M_exc_allowed~0_combout\ <= NOT \u0|cpu|cpu|M_exc_allowed~0_combout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush~q\ <= NOT \u0|cpu|cpu|A_pipe_flush~q\;
\u0|cpu|cpu|ALT_INV_hbreak_req~1_combout\ <= NOT \u0|cpu|cpu|hbreak_req~1_combout\;
\u0|cpu|cpu|ALT_INV_M_valid_from_E~q\ <= NOT \u0|cpu|cpu|M_valid_from_E~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~q\;
\u0|cpu|cpu|ALT_INV_latched_oci_tb_hbreak_req~q\ <= NOT \u0|cpu|cpu|latched_oci_tb_hbreak_req~q\;
\u0|cpu|cpu|ALT_INV_W_debug_mode~q\ <= NOT \u0|cpu|cpu|W_debug_mode~q\;
\u0|cpu|cpu|ALT_INV_hbreak_req~0_combout\ <= NOT \u0|cpu|cpu|hbreak_req~0_combout\;
\u0|cpu|cpu|ALT_INV_wait_for_one_post_bret_inst~q\ <= NOT \u0|cpu|cpu|wait_for_one_post_bret_inst~q\;
\u0|cpu|cpu|ALT_INV_A_exc_allowed~q\ <= NOT \u0|cpu|cpu|A_exc_allowed~q\;
\u0|cpu|cpu|ALT_INV_A_exc_any~q\ <= NOT \u0|cpu|cpu|A_exc_any~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q\;
\u0|cpu|cpu|ALT_INV_A_valid_from_M~q\ <= NOT \u0|cpu|cpu|A_valid_from_M~q\;
\u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\ <= NOT \u0|cpu|cpu|M_norm_intr_req~q\;
\u0|cpu|cpu|ALT_INV_M_sel_data_master~q\ <= NOT \u0|cpu|cpu|M_sel_data_master~q\;
\u0|cpu|cpu|ALT_INV_M_ctrl_st~q\ <= NOT \u0|cpu|cpu|M_ctrl_st~q\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\ <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\;
\u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\;
\u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\ <= NOT \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\;
\u0|cpu|cpu|ALT_INV_d_read~q\ <= NOT \u0|cpu|cpu|d_read~q\;
\u0|cpu|cpu|ALT_INV_clr_break_line~q\ <= NOT \u0|cpu|cpu|clr_break_line~q\;
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(1) <= NOT \u0|rst_controller|r_sync_rst_chain\(1);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(4);
\u0|cpu|cpu|ALT_INV_A_stall~combout\ <= NOT \u0|cpu|cpu|A_stall~combout\;
\u0|cpu|cpu|ALT_INV_A_mem_stall~q\ <= NOT \u0|cpu|cpu|A_mem_stall~q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\ <= NOT \u0|cpu|cpu|A_shift_rot_stall~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.000~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~6_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~6_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~5_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~5_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout\;
\u0|cpu|cpu|ALT_INV_A_st_data\(7) <= NOT \u0|cpu|cpu|A_st_data\(7);
\u0|cpu|cpu|ALT_INV_A_st_data\(6) <= NOT \u0|cpu|cpu|A_st_data\(6);
\u0|cpu|cpu|ALT_INV_A_st_data\(5) <= NOT \u0|cpu|cpu|A_st_data\(5);
\u0|cpu|cpu|ALT_INV_A_st_data\(4) <= NOT \u0|cpu|cpu|A_st_data\(4);
\u0|cpu|cpu|ALT_INV_A_st_data\(3) <= NOT \u0|cpu|cpu|A_st_data\(3);
\u0|cpu|cpu|ALT_INV_A_st_data\(2) <= NOT \u0|cpu|cpu|A_st_data\(2);
\u0|cpu|cpu|ALT_INV_A_st_data\(1) <= NOT \u0|cpu|cpu|A_st_data\(1);
\u0|led_pio|ALT_INV_always0~0_combout\ <= NOT \u0|led_pio|always0~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\ <= NOT \u0|mm_interconnect_0|router|Equal2~1_combout\;
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(13) <= NOT \u0|cpu|cpu|A_mem_baddr\(13);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(14) <= NOT \u0|cpu|cpu|A_mem_baddr\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_debugaccess~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|debugaccess~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~1_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(3);
\u0|cpu|cpu|ALT_INV_W_ipending_reg_irq16~q\ <= NOT \u0|cpu|cpu|W_ipending_reg_irq16~q\;
\u0|cpu|cpu|ALT_INV_W_ipending_reg_irq1~q\ <= NOT \u0|cpu|cpu|W_ipending_reg_irq1~q\;
\u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\ <= NOT \u0|cpu|cpu|W_status_reg_pie~q\;
\u0|cpu|cpu|ALT_INV_E_iw\(0) <= NOT \u0|cpu|cpu|E_iw\(0);
\u0|cpu|cpu|ALT_INV_E_iw\(2) <= NOT \u0|cpu|cpu|E_iw\(2);
\u0|cpu|cpu|ALT_INV_E_iw\(1) <= NOT \u0|cpu|cpu|E_iw\(1);
\u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\;
\u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~3_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3_combout\;
\u0|cpu|cpu|ALT_INV_M_ctrl_ld~q\ <= NOT \u0|cpu|cpu|M_ctrl_ld~q\;
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(2) <= NOT \u0|rst_controller|r_sync_rst_chain\(2);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(2);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(3);
\u0|cpu|cpu|ALT_INV_A_mem_stall_nxt~1_combout\ <= NOT \u0|cpu|cpu|A_mem_stall_nxt~1_combout\;
\u0|cpu|cpu|ALT_INV_A_mem_stall_nxt~0_combout\ <= NOT \u0|cpu|cpu|A_mem_stall_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_av_ld_data_transfer~0_combout\ <= NOT \u0|cpu|cpu|av_ld_data_transfer~0_combout\;
\u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\ <= NOT \u0|cpu|cpu|A_ctrl_ld32~q\;
\u0|cpu|cpu|ALT_INV_av_ld_aligning_data~q\ <= NOT \u0|cpu|cpu|av_ld_aligning_data~q\;
\u0|cpu|cpu|ALT_INV_A_data_master_started_stall~q\ <= NOT \u0|cpu|cpu|A_data_master_started_stall~q\;
\u0|cpu|cpu|ALT_INV_A_ctrl_st~q\ <= NOT \u0|cpu|cpu|A_ctrl_st~q\;
\u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~1_combout\ <= NOT \u0|cpu|cpu|M_ctrl_shift_logical~1_combout\;
\u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~0_combout\ <= NOT \u0|cpu|cpu|M_ctrl_shift_logical~0_combout\;
\u0|cpu|cpu|ALT_INV_M_iw\(4) <= NOT \u0|cpu|cpu|M_iw\(4);
\u0|cpu|cpu|ALT_INV_M_iw\(5) <= NOT \u0|cpu|cpu|M_iw\(5);
\u0|cpu|cpu|ALT_INV_M_iw\(0) <= NOT \u0|cpu|cpu|M_iw\(0);
\u0|cpu|cpu|ALT_INV_M_iw\(1) <= NOT \u0|cpu|cpu|M_iw\(1);
\u0|cpu|cpu|ALT_INV_M_iw\(2) <= NOT \u0|cpu|cpu|M_iw\(2);
\u0|cpu|cpu|ALT_INV_M_iw\(3) <= NOT \u0|cpu|cpu|M_iw\(3);
\u0|cpu|cpu|ALT_INV_A_shift_by_4_nxt[0]~0_combout\ <= NOT \u0|cpu|cpu|A_shift_by_4_nxt[0]~0_combout\;
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(1) <= NOT \u0|cpu|cpu|A_shift_by_4\(1);
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(0) <= NOT \u0|cpu|cpu|A_shift_by_4\(0);
\u0|cpu|cpu|ALT_INV_A_shift_by_1\(0) <= NOT \u0|cpu|cpu|A_shift_by_1\(0);
\u0|cpu|cpu|ALT_INV_M_shift_by_4\(0) <= NOT \u0|cpu|cpu|M_shift_by_4\(0);
\u0|cpu|cpu|ALT_INV_A_shift_by_1_nxt[0]~0_combout\ <= NOT \u0|cpu|cpu|A_shift_by_1_nxt[0]~0_combout\;
\u0|cpu|cpu|ALT_INV_M_shift_by_1\(0) <= NOT \u0|cpu|cpu|M_shift_by_1\(0);
\u0|cpu|cpu|ALT_INV_A_shift_by_1\(1) <= NOT \u0|cpu|cpu|A_shift_by_1\(1);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(0) <= NOT \u0|cpu|cpu|E_src2_reg\(0);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(9);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(1) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(0);
\u0|cpu|cpu|ALT_INV_M_st_data\(7) <= NOT \u0|cpu|cpu|M_st_data\(7);
\u0|cpu|cpu|ALT_INV_M_st_data\(4) <= NOT \u0|cpu|cpu|M_st_data\(4);
\u0|cpu|cpu|ALT_INV_M_st_data\(2) <= NOT \u0|cpu|cpu|M_st_data\(2);
\u0|cpu|cpu|ALT_INV_M_mem_baddr\(14) <= NOT \u0|cpu|cpu|M_mem_baddr\(14);
\u0|cpu|cpu|ALT_INV_M_mem_baddr\(9) <= NOT \u0|cpu|cpu|M_mem_baddr\(9);
\u0|cpu|cpu|ALT_INV_M_mem_baddr\(11) <= NOT \u0|cpu|cpu|M_mem_baddr\(11);
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal3~0_combout\;
\u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\;
\u0|jtag_uart|ALT_INV_av_waitrequest~q\ <= NOT \u0|jtag_uart|av_waitrequest~q\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1);
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal5~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal5~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q\;
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][55]~q\;
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ <= NOT \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][55]~q\;
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]~q\;
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~2_combout\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][56]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][74]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|ALT_INV_rf_source_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\;
\u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_channel\(0) <= NOT \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel\(0);
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1);
\u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][56]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][74]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~1_combout\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\;
\u0|mm_interconnect_0|cmd_mux_003|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\;
\u0|mm_interconnect_0|cmd_mux_003|ALT_INV_src_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\;
\u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_dest_id\(1) <= NOT \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1);
\u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1);
\u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\ <= NOT \u0|mm_interconnect_0|router_001|Equal1~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_tag\(0) <= NOT \u0|cpu|cpu|ic_fill_tag\(0);
\u0|cpu|cpu|ALT_INV_ic_fill_tag\(1) <= NOT \u0|cpu|cpu|ic_fill_tag\(1);
\u0|cpu|cpu|ALT_INV_ic_fill_tag\(2) <= NOT \u0|cpu|cpu|ic_fill_tag\(2);
\u0|cpu|cpu|ALT_INV_ic_fill_tag\(3) <= NOT \u0|cpu|cpu|ic_fill_tag\(3);
\u0|cpu|cpu|ALT_INV_ic_fill_tag\(4) <= NOT \u0|cpu|cpu|ic_fill_tag\(4);
\u0|cpu|cpu|ALT_INV_ic_fill_tag\(5) <= NOT \u0|cpu|cpu|ic_fill_tag\(5);
\u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\ <= NOT \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\;
\u0|cpu|cpu|ALT_INV_i_read~q\ <= NOT \u0|cpu|cpu|i_read~q\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(0) <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0);
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][55]~q\;
\u0|cpu|cpu|ALT_INV_E_op_break~0_combout\ <= NOT \u0|cpu|cpu|E_op_break~0_combout\;
\u0|cpu|cpu|ALT_INV_E_op_rdctl~0_combout\ <= NOT \u0|cpu|cpu|E_op_rdctl~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal241~0_combout\ <= NOT \u0|cpu|cpu|Equal241~0_combout\;
\u0|cpu|cpu|ALT_INV_E_iw\(3) <= NOT \u0|cpu|cpu|E_iw\(3);
\u0|cpu|cpu|ALT_INV_E_iw\(4) <= NOT \u0|cpu|cpu|E_iw\(4);
\u0|cpu|cpu|ALT_INV_E_iw\(5) <= NOT \u0|cpu|cpu|E_iw\(5);
\u0|cpu|cpu|ALT_INV_E_iw\(13) <= NOT \u0|cpu|cpu|E_iw\(13);
\u0|cpu|cpu|ALT_INV_E_iw\(16) <= NOT \u0|cpu|cpu|E_iw\(16);
\u0|cpu|cpu|ALT_INV_E_iw\(15) <= NOT \u0|cpu|cpu|E_iw\(15);
\u0|cpu|cpu|ALT_INV_E_iw\(11) <= NOT \u0|cpu|cpu|E_iw\(11);
\u0|cpu|cpu|ALT_INV_E_iw\(12) <= NOT \u0|cpu|cpu|E_iw\(12);
\u0|cpu|cpu|ALT_INV_E_iw\(14) <= NOT \u0|cpu|cpu|E_iw\(14);
\u0|cpu|cpu|ALT_INV_A_pipe_flush_nxt~0_combout\ <= NOT \u0|cpu|cpu|A_pipe_flush_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_M_ctrl_flush_pipe_always~q\ <= NOT \u0|cpu|cpu|M_ctrl_flush_pipe_always~q\;
\u0|cpu|cpu|ALT_INV_E_valid~combout\ <= NOT \u0|cpu|cpu|E_valid~combout\;
\u0|cpu|cpu|ALT_INV_E_valid_from_D~q\ <= NOT \u0|cpu|cpu|E_valid_from_D~q\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush~q\ <= NOT \u0|cpu|cpu|M_pipe_flush~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(20) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(20);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(21) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(21);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(35) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(35);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(34) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(34);
\u0|cpu|cpu|ALT_INV_A_op_eret~2_combout\ <= NOT \u0|cpu|cpu|A_op_eret~2_combout\;
\u0|cpu|cpu|ALT_INV_A_op_eret~1_combout\ <= NOT \u0|cpu|cpu|A_op_eret~1_combout\;
\u0|cpu|cpu|ALT_INV_A_iw\(1) <= NOT \u0|cpu|cpu|A_iw\(1);
\u0|cpu|cpu|ALT_INV_A_iw\(2) <= NOT \u0|cpu|cpu|A_iw\(2);
\u0|cpu|cpu|ALT_INV_A_iw\(3) <= NOT \u0|cpu|cpu|A_iw\(3);
\u0|cpu|cpu|ALT_INV_A_iw\(4) <= NOT \u0|cpu|cpu|A_iw\(4);
\u0|cpu|cpu|ALT_INV_A_op_eret~0_combout\ <= NOT \u0|cpu|cpu|A_op_eret~0_combout\;
\u0|cpu|cpu|ALT_INV_A_iw\(12) <= NOT \u0|cpu|cpu|A_iw\(12);
\u0|cpu|cpu|ALT_INV_A_iw\(13) <= NOT \u0|cpu|cpu|A_iw\(13);
\u0|cpu|cpu|ALT_INV_A_iw\(15) <= NOT \u0|cpu|cpu|A_iw\(15);
\u0|cpu|cpu|ALT_INV_A_iw\(16) <= NOT \u0|cpu|cpu|A_iw\(16);
\u0|cpu|cpu|ALT_INV_A_iw\(0) <= NOT \u0|cpu|cpu|A_iw\(0);
\u0|cpu|cpu|ALT_INV_A_iw\(5) <= NOT \u0|cpu|cpu|A_iw\(5);
\u0|cpu|cpu|ALT_INV_A_iw\(11) <= NOT \u0|cpu|cpu|A_iw\(11);
\u0|cpu|cpu|ALT_INV_A_iw\(14) <= NOT \u0|cpu|cpu|A_iw\(14);
\u0|cpu|cpu|ALT_INV_A_exc_break~q\ <= NOT \u0|cpu|cpu|A_exc_break~q\;
\u0|cpu|cpu|ALT_INV_M_exc_any~combout\ <= NOT \u0|cpu|cpu|M_exc_any~combout\;
\u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\ <= NOT \u0|cpu|cpu|hbreak_req~2_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~3_combout\ <= NOT \u0|cpu|cpu|Equal331~3_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~2_combout\ <= NOT \u0|cpu|cpu|Equal331~2_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~1_combout\ <= NOT \u0|cpu|cpu|Equal331~1_combout\;
\u0|cpu|cpu|ALT_INV_E_src2\(0) <= NOT \u0|cpu|cpu|E_src2\(0);
\u0|cpu|cpu|ALT_INV_Equal331~0_combout\ <= NOT \u0|cpu|cpu|Equal331~0_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[31]~3_combout\ <= NOT \u0|cpu|cpu|E_logic_result[31]~3_combout\;
\u0|cpu|cpu|ALT_INV_E_src2\(31) <= NOT \u0|cpu|cpu|E_src2\(31);
\u0|cpu|cpu|ALT_INV_E_logic_result[21]~2_combout\ <= NOT \u0|cpu|cpu|E_logic_result[21]~2_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[1]~1_combout\ <= NOT \u0|cpu|cpu|E_logic_result[1]~1_combout\;
\u0|cpu|cpu|ALT_INV_E_src2\(1) <= NOT \u0|cpu|cpu|E_src2\(1);
\u0|cpu|cpu|ALT_INV_E_logic_result[2]~0_combout\ <= NOT \u0|cpu|cpu|E_logic_result[2]~0_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_op\(0) <= NOT \u0|cpu|cpu|E_logic_op\(0);
\u0|cpu|cpu|ALT_INV_E_logic_op\(1) <= NOT \u0|cpu|cpu|E_logic_op\(1);
\u0|cpu|cpu|ALT_INV_E_src2\(2) <= NOT \u0|cpu|cpu|E_src2\(2);
\u0|cpu|cpu|ALT_INV_E_compare_op\(0) <= NOT \u0|cpu|cpu|E_compare_op\(0);
\u0|cpu|cpu|ALT_INV_E_ctrl_cmp~q\ <= NOT \u0|cpu|cpu|E_ctrl_cmp~q\;
\u0|jtag_uart|ALT_INV_t_dav~q\ <= NOT \u0|jtag_uart|t_dav~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(2) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(2);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[1]~5_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd_d1~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~1_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~1_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg[18]~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(37) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(37);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(36) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(36);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~q\;
\u0|cpu|cpu|ALT_INV_E_src2_reg\(7) <= NOT \u0|cpu|cpu|E_src2_reg\(7);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(6) <= NOT \u0|cpu|cpu|E_src2_reg\(6);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(5) <= NOT \u0|cpu|cpu|E_src2_reg\(5);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(4) <= NOT \u0|cpu|cpu|E_src2_reg\(4);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(2) <= NOT \u0|cpu|cpu|E_src2_reg\(2);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(1) <= NOT \u0|cpu|cpu|E_src2_reg\(1);
\u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\ <= NOT \u0|jtag_uart|av_waitrequest~1_combout\;
\u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\ <= NOT \u0|jtag_uart|av_waitrequest~0_combout\;
\u0|mm_interconnect_0|cmd_mux_003|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\;
\u0|mm_interconnect_0|cmd_mux_003|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\;
\u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1);
\u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src3_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_read~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~q\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\;
\u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\;
\u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(1) <= NOT \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1);
\u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(0) <= NOT \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0);
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\;
\u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\ <= NOT \u0|mm_interconnect_0|router|Equal2~2_combout\;
\u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter[1]~0_combout\ <= NOT \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\;
\u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\;
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\ <= NOT \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\;
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\ <= NOT \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][55]~q\;
\u0|cpu|cpu|ALT_INV_ic_fill_line\(2) <= NOT \u0|cpu|cpu|ic_fill_line\(2);
\u0|cpu|cpu|ALT_INV_ic_fill_line\(3) <= NOT \u0|cpu|cpu|ic_fill_line\(3);
\u0|cpu|cpu|ALT_INV_ic_fill_line\(4) <= NOT \u0|cpu|cpu|ic_fill_line\(4);
\u0|cpu|cpu|ALT_INV_ic_fill_line\(5) <= NOT \u0|cpu|cpu|ic_fill_line\(5);
\u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(1) <= NOT \u0|cpu|cpu|ic_fill_ap_offset\(1);
\u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(2) <= NOT \u0|cpu|cpu|ic_fill_ap_offset\(2);
\u0|cpu|cpu|ALT_INV_ic_fill_line\(0) <= NOT \u0|cpu|cpu|ic_fill_line\(0);
\u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(0) <= NOT \u0|cpu|cpu|ic_fill_ap_offset\(0);
\u0|jtag_uart|ALT_INV_av_readdata[8]~0_combout\ <= NOT \u0|jtag_uart|av_readdata[8]~0_combout\;
\u0|jtag_uart|ALT_INV_fifo_AF~q\ <= NOT \u0|jtag_uart|fifo_AF~q\;
\u0|jtag_uart|ALT_INV_pause_irq~q\ <= NOT \u0|jtag_uart|pause_irq~q\;
\u0|jtag_uart|ALT_INV_ien_AF~q\ <= NOT \u0|jtag_uart|ien_AF~q\;
\u0|jtag_uart|ALT_INV_av_readdata\(9) <= NOT \u0|jtag_uart|av_readdata\(9);
\u0|jtag_uart|ALT_INV_fifo_AE~q\ <= NOT \u0|jtag_uart|fifo_AE~q\;
\u0|jtag_uart|ALT_INV_ien_AE~q\ <= NOT \u0|jtag_uart|ien_AE~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(16) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\(16);
\u0|cpu|cpu|ALT_INV_W_ienable_reg_irq16~q\ <= NOT \u0|cpu|cpu|W_ienable_reg_irq16~q\;
\u0|sys_clk_timer|ALT_INV_timeout_occurred~q\ <= NOT \u0|sys_clk_timer|timeout_occurred~q\;
\u0|sys_clk_timer|ALT_INV_control_register\(0) <= NOT \u0|sys_clk_timer|control_register\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\(1);
\u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1~q\ <= NOT \u0|cpu|cpu|W_ienable_reg_irq1~q\;
\u0|cpu|cpu|ALT_INV_W_status_reg_pie_nxt~1_combout\ <= NOT \u0|cpu|cpu|W_status_reg_pie_nxt~1_combout\;
\u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~q\ <= NOT \u0|cpu|cpu|W_bstatus_reg_pie~q\;
\u0|cpu|cpu|ALT_INV_W_estatus_reg_pie~q\ <= NOT \u0|cpu|cpu|W_estatus_reg_pie~q\;
\u0|cpu|cpu|ALT_INV_W_status_reg_pie_nxt~0_combout\ <= NOT \u0|cpu|cpu|W_status_reg_pie_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_A_wrctl_status~combout\ <= NOT \u0|cpu|cpu|A_wrctl_status~combout\;
\u0|cpu|cpu|ALT_INV_A_ctrl_wrctl_inst~q\ <= NOT \u0|cpu|cpu|A_ctrl_wrctl_inst~q\;
\u0|cpu|cpu|ALT_INV_A_iw\(8) <= NOT \u0|cpu|cpu|A_iw\(8);
\u0|cpu|cpu|ALT_INV_A_iw\(9) <= NOT \u0|cpu|cpu|A_iw\(9);
\u0|cpu|cpu|ALT_INV_A_iw\(6) <= NOT \u0|cpu|cpu|A_iw\(6);
\u0|cpu|cpu|ALT_INV_A_iw\(7) <= NOT \u0|cpu|cpu|A_iw\(7);
\u0|cpu|cpu|ALT_INV_D_iw\(0) <= NOT \u0|cpu|cpu|D_iw\(0);
\u0|cpu|cpu|ALT_INV_D_iw\(2) <= NOT \u0|cpu|cpu|D_iw\(2);
\u0|cpu|cpu|ALT_INV_D_iw\(1) <= NOT \u0|cpu|cpu|D_iw\(1);
\u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\ <= NOT \u0|cpu|cpu|E_ctrl_alu_subtract~q\;
\u0|rst_controller|ALT_INV_r_sync_rst_chain\(3) <= NOT \u0|rst_controller|r_sync_rst_chain\(3);
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(1);
\u0|cpu|cpu|ALT_INV_M_shift_by_4\(1) <= NOT \u0|cpu|cpu|M_shift_by_4\(1);
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(2) <= NOT \u0|cpu|cpu|A_shift_by_4\(2);
\u0|cpu|cpu|ALT_INV_Equal324~0_combout\ <= NOT \u0|cpu|cpu|Equal324~0_combout\;
\u0|cpu|cpu|ALT_INV_M_shift_by_1\(1) <= NOT \u0|cpu|cpu|M_shift_by_1\(1);
\u0|cpu|cpu|ALT_INV_A_shift_by_1\(2) <= NOT \u0|cpu|cpu|A_shift_by_1\(2);
\u0|cpu|cpu|ALT_INV_D_src2_reg[0]~9_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[0]~9_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[0]~8_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(0) <= NOT \u0|cpu|cpu|M_alu_result\(0);
\u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[2]~7_combout\;
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[0]~1_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[0]~1_combout\;
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[10]~0_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\ <= NOT \u0|cpu|cpu|A_slow_inst_sel~q\;
\u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~q\ <= NOT \u0|cpu|cpu|A_ctrl_shift_rot~q\;
\u0|cpu|cpu|ALT_INV_A_inst_result\(0) <= NOT \u0|cpu|cpu|A_inst_result\(0);
\u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[2]~6_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(0) <= NOT \u0|cpu|cpu|W_wr_data\(0);
\u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[0]~5_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[2]~4_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[2]~3_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[0]~2_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[0]~2_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result[0]~1_combout\ <= NOT \u0|cpu|cpu|E_alu_result[0]~1_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\ <= NOT \u0|cpu|cpu|E_alu_result~0_combout\;
\u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\ <= NOT \u0|cpu|cpu|E_ctrl_retaddr~q\;
\u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\ <= NOT \u0|cpu|cpu|E_ctrl_logic~q\;
\u0|cpu|cpu|ALT_INV_E_logic_result[0]~6_combout\ <= NOT \u0|cpu|cpu|E_logic_result[0]~6_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[0]~1_combout\;
\u0|cpu|cpu|ALT_INV_Equal316~0_combout\ <= NOT \u0|cpu|cpu|Equal316~0_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(22) <= NOT \u0|cpu|cpu|D_iw\(22);
\u0|cpu|cpu|ALT_INV_D_iw\(23) <= NOT \u0|cpu|cpu|D_iw\(23);
\u0|cpu|cpu|ALT_INV_D_iw\(24) <= NOT \u0|cpu|cpu|D_iw\(24);
\u0|cpu|cpu|ALT_INV_D_iw\(25) <= NOT \u0|cpu|cpu|D_iw\(25);
\u0|cpu|cpu|ALT_INV_D_iw\(26) <= NOT \u0|cpu|cpu|D_iw\(26);
\u0|cpu|cpu|ALT_INV_D_src2_reg[2]~0_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[2]~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\ <= NOT \u0|cpu|cpu|D_ctrl_b_is_dst~q\;
\u0|cpu|cpu|ALT_INV_E_br_result~1_combout\ <= NOT \u0|cpu|cpu|E_br_result~1_combout\;
\u0|cpu|cpu|ALT_INV_E_br_result~0_combout\ <= NOT \u0|cpu|cpu|E_br_result~0_combout\;
\u0|cpu|cpu|ALT_INV_E_compare_op\(1) <= NOT \u0|cpu|cpu|E_compare_op\(1);
\u0|cpu|cpu|ALT_INV_Equal331~15_combout\ <= NOT \u0|cpu|cpu|Equal331~15_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~14_combout\ <= NOT \u0|cpu|cpu|Equal331~14_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~13_combout\ <= NOT \u0|cpu|cpu|Equal331~13_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~12_combout\ <= NOT \u0|cpu|cpu|Equal331~12_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~11_combout\ <= NOT \u0|cpu|cpu|Equal331~11_combout\;
\u0|cpu|cpu|ALT_INV_E_src2\(4) <= NOT \u0|cpu|cpu|E_src2\(4);
\u0|cpu|cpu|ALT_INV_Equal331~10_combout\ <= NOT \u0|cpu|cpu|Equal331~10_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~9_combout\ <= NOT \u0|cpu|cpu|Equal331~9_combout\;
\u0|cpu|cpu|ALT_INV_E_src2\(3) <= NOT \u0|cpu|cpu|E_src2\(3);
\u0|cpu|cpu|ALT_INV_Equal331~8_combout\ <= NOT \u0|cpu|cpu|Equal331~8_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~7_combout\ <= NOT \u0|cpu|cpu|Equal331~7_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~6_combout\ <= NOT \u0|cpu|cpu|Equal331~6_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~5_combout\ <= NOT \u0|cpu|cpu|Equal331~5_combout\;
\u0|cpu|cpu|ALT_INV_Equal331~4_combout\ <= NOT \u0|cpu|cpu|Equal331~4_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[25]~5_combout\ <= NOT \u0|cpu|cpu|E_logic_result[25]~5_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[26]~4_combout\ <= NOT \u0|cpu|cpu|E_logic_result[26]~4_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(15) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(31) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(31);
\u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\ <= NOT \u0|cpu|cpu|E_ctrl_mem8~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(31) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(31);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(30) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(30);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(30) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(30);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(29) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(29);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(28) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(28);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(28) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(28);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(5);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(15) <= NOT \u0|cpu|cpu|A_mem_baddr\(15);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(16) <= NOT \u0|cpu|cpu|A_mem_baddr\(16);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(6) <= NOT \u0|cpu|cpu|A_mem_baddr\(6);
\u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\ <= NOT \u0|mm_interconnect_0|router|Equal2~0_combout\;
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(7) <= NOT \u0|cpu|cpu|A_mem_baddr\(7);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(8) <= NOT \u0|cpu|cpu|A_mem_baddr\(8);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(9) <= NOT \u0|cpu|cpu|A_mem_baddr\(9);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(10) <= NOT \u0|cpu|cpu|A_mem_baddr\(10);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(11) <= NOT \u0|cpu|cpu|A_mem_baddr\(11);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(12) <= NOT \u0|cpu|cpu|A_mem_baddr\(12);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(5) <= NOT \u0|cpu|cpu|A_mem_baddr\(5);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(4) <= NOT \u0|cpu|cpu|A_mem_baddr\(4);
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(1) <= NOT \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1);
\u0|cpu|cpu|ALT_INV_d_write~q\ <= NOT \u0|cpu|cpu|d_write~q\;
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(2) <= NOT \u0|cpu|cpu|A_mem_baddr\(2);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(3) <= NOT \u0|cpu|cpu|A_mem_baddr\(3);
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0);
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(1) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1);
\u0|rst_controller|ALT_INV_r_sync_rst~q\ <= NOT \u0|rst_controller|r_sync_rst~q\;
\u0|cpu|cpu|ALT_INV_A_st_data\(0) <= NOT \u0|cpu|cpu|A_st_data\(0);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_ir_out\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_ir_out\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(0);
\u0|led_pio|ALT_INV_data_out\(7) <= NOT \u0|led_pio|data_out\(7);
\u0|led_pio|ALT_INV_data_out\(6) <= NOT \u0|led_pio|data_out\(6);
\u0|led_pio|ALT_INV_data_out\(5) <= NOT \u0|led_pio|data_out\(5);
\u0|led_pio|ALT_INV_data_out\(4) <= NOT \u0|led_pio|data_out\(4);
\u0|led_pio|ALT_INV_data_out\(3) <= NOT \u0|led_pio|data_out\(3);
\u0|led_pio|ALT_INV_data_out\(2) <= NOT \u0|led_pio|data_out\(2);
\u0|led_pio|ALT_INV_data_out\(1) <= NOT \u0|led_pio|data_out\(1);
\u0|led_pio|ALT_INV_data_out\(0) <= NOT \u0|led_pio|data_out\(0);
\u0|cpu|cpu|ALT_INV_M_pipe_flush_nxt~0_combout\ <= NOT \u0|cpu|cpu|M_pipe_flush_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_force_xor~3_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\ <= NOT \u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(14) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(11) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(10) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(13) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(9) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(9);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(13) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(14) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(11) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(10) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(9) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(9);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(15) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(13) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(14) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(9) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(9);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(10) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(11) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(6);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(16) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(16);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(2) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(2);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(0) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(0);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(3) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(23) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(23);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(1) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(23) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(23);
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(6) <= NOT \u0|cpu|cpu|A_shift_by_4\(6);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(6) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(6);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(4) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(4);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(7) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(7);
\u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(5) <= NOT \u0|cpu|cpu|ic_fill_valid_bits\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(22) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(22);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(24) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(24);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(11) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(19) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(19);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(32) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(32);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(27) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(27);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(30) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(30);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(27) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(27);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(26) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(26);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(29) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(29);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(26) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(26);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(25) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(25);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(25) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(25);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(24) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(24);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(24) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(24);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(16) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(16);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(16) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(16);
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(13) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(13);
\u0|cpu|cpu|ALT_INV_Add3~57_sumout\ <= NOT \u0|cpu|cpu|Add3~57_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(12) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(12);
\u0|cpu|cpu|ALT_INV_Add3~53_sumout\ <= NOT \u0|cpu|cpu|Add3~53_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(11) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(11);
\u0|cpu|cpu|ALT_INV_Add3~49_sumout\ <= NOT \u0|cpu|cpu|Add3~49_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(10) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(10);
\u0|cpu|cpu|ALT_INV_Add3~45_sumout\ <= NOT \u0|cpu|cpu|Add3~45_sumout\;
\u0|cpu|cpu|ALT_INV_Add3~41_sumout\ <= NOT \u0|cpu|cpu|Add3~41_sumout\;
\u0|cpu|cpu|ALT_INV_Add3~37_sumout\ <= NOT \u0|cpu|cpu|Add3~37_sumout\;
\u0|cpu|cpu|ALT_INV_F_ic_valid~4_combout\ <= NOT \u0|cpu|cpu|F_ic_valid~4_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(17) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(17);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(17) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(17);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(21) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(21);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(21) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(21);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(23) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(23);
\u0|sys_clk_timer|ALT_INV_Add0~117_sumout\ <= NOT \u0|sys_clk_timer|Add0~117_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~113_sumout\ <= NOT \u0|sys_clk_timer|Add0~113_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~109_sumout\ <= NOT \u0|sys_clk_timer|Add0~109_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~105_sumout\ <= NOT \u0|sys_clk_timer|Add0~105_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~101_sumout\ <= NOT \u0|sys_clk_timer|Add0~101_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~97_sumout\ <= NOT \u0|sys_clk_timer|Add0~97_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~93_sumout\ <= NOT \u0|sys_clk_timer|Add0~93_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~89_sumout\ <= NOT \u0|sys_clk_timer|Add0~89_sumout\;
\u0|sys_clk_timer|ALT_INV_Add0~57_sumout\ <= NOT \u0|sys_clk_timer|Add0~57_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(8) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(8);
\u0|cpu|cpu|ALT_INV_Add3~33_sumout\ <= NOT \u0|cpu|cpu|Add3~33_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(7) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(7);
\u0|cpu|cpu|ALT_INV_Add3~29_sumout\ <= NOT \u0|cpu|cpu|Add3~29_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(6) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(6);
\u0|cpu|cpu|ALT_INV_Add3~25_sumout\ <= NOT \u0|cpu|cpu|Add3~25_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(5) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(5);
\u0|cpu|cpu|ALT_INV_Add3~21_sumout\ <= NOT \u0|cpu|cpu|Add3~21_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(4) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(4);
\u0|cpu|cpu|ALT_INV_Add3~17_sumout\ <= NOT \u0|cpu|cpu|Add3~17_sumout\;
\u0|cpu|cpu|ALT_INV_Add3~13_sumout\ <= NOT \u0|cpu|cpu|Add3~13_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(2) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(2);
\u0|cpu|cpu|ALT_INV_Add3~9_sumout\ <= NOT \u0|cpu|cpu|Add3~9_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(1) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(1);
\u0|cpu|cpu|ALT_INV_Add3~5_sumout\ <= NOT \u0|cpu|cpu|Add3~5_sumout\;
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(0) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(0);
\u0|cpu|cpu|ALT_INV_Add3~1_sumout\ <= NOT \u0|cpu|cpu|Add3~1_sumout\;
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(13) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(13);
\u0|cpu|cpu|ALT_INV_Add1~17_sumout\ <= NOT \u0|cpu|cpu|Add1~17_sumout\;
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(12) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(12);
\u0|cpu|cpu|ALT_INV_Add1~13_sumout\ <= NOT \u0|cpu|cpu|Add1~13_sumout\;
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(14) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(14);
\u0|cpu|cpu|ALT_INV_Add1~9_sumout\ <= NOT \u0|cpu|cpu|Add1~9_sumout\;
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(15) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(15);
\u0|cpu|cpu|ALT_INV_Add1~5_sumout\ <= NOT \u0|cpu|cpu|Add1~5_sumout\;
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(9) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(9);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(10) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(8) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(8);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(11) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(11);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(17) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(27) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(27);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(23) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(23);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(24) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(24);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(20) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(20);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(22) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(22);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(18) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(19) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(19);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(25) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(25);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(26) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(26);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(29) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(29);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(16) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16);
\u0|cpu|cpu|ALT_INV_Add1~1_sumout\ <= NOT \u0|cpu|cpu|Add1~1_sumout\;
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(28) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(28);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(30) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(30);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(31) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(31);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(21) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(21);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(1) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(1);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(2) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(2);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(3) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(3);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(4) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(4);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(5) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(5);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(6) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(6);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(7) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(7);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(0) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rdata\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(28) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(28);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(26) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(26);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(27) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(27);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(25) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(25);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(7) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(7);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(6) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(5) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(5);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(4) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(4);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(3) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(3);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(2) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(2);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(1) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(10) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(17) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(17);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|q_b\(0);
\u0|cpu|cpu|ALT_INV_F_ic_valid~0_combout\ <= NOT \u0|cpu|cpu|F_ic_valid~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(19) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(19);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(19) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(19);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(19) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(19);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(20) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(20);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(20) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(20);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(22) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(22);
\u0|jtag_uart|ALT_INV_Add0~25_sumout\ <= NOT \u0|jtag_uart|Add0~25_sumout\;
\u0|jtag_uart|ALT_INV_Add0~21_sumout\ <= NOT \u0|jtag_uart|Add0~21_sumout\;
\u0|jtag_uart|ALT_INV_Add0~17_sumout\ <= NOT \u0|jtag_uart|Add0~17_sumout\;
\u0|jtag_uart|ALT_INV_Add0~13_sumout\ <= NOT \u0|jtag_uart|Add0~13_sumout\;
\u0|jtag_uart|ALT_INV_Add0~9_sumout\ <= NOT \u0|jtag_uart|Add0~9_sumout\;
\u0|jtag_uart|ALT_INV_Add0~5_sumout\ <= NOT \u0|jtag_uart|Add0~5_sumout\;
\u0|jtag_uart|ALT_INV_Add0~1_sumout\ <= NOT \u0|jtag_uart|Add0~1_sumout\;
\u0|sys_clk_timer|ALT_INV_internal_counter\(19) <= NOT \u0|sys_clk_timer|internal_counter\(19);
\u0|sys_clk_timer|ALT_INV_internal_counter\(5) <= NOT \u0|sys_clk_timer|internal_counter\(5);
\u0|sys_clk_timer|ALT_INV_internal_counter\(17) <= NOT \u0|sys_clk_timer|internal_counter\(17);
\u0|sys_clk_timer|ALT_INV_internal_counter\(12) <= NOT \u0|sys_clk_timer|internal_counter\(12);
\u0|sys_clk_timer|ALT_INV_internal_counter\(11) <= NOT \u0|sys_clk_timer|internal_counter\(11);
\u0|sys_clk_timer|ALT_INV_internal_counter\(10) <= NOT \u0|sys_clk_timer|internal_counter\(10);
\u0|sys_clk_timer|ALT_INV_internal_counter\(18) <= NOT \u0|sys_clk_timer|internal_counter\(18);
\u0|sys_clk_timer|ALT_INV_internal_counter\(16) <= NOT \u0|sys_clk_timer|internal_counter\(16);
\u0|sys_clk_timer|ALT_INV_internal_counter\(7) <= NOT \u0|sys_clk_timer|internal_counter\(7);
\u0|sys_clk_timer|ALT_INV_internal_counter\(24) <= NOT \u0|sys_clk_timer|internal_counter\(24);
\u0|sys_clk_timer|ALT_INV_internal_counter\(25) <= NOT \u0|sys_clk_timer|internal_counter\(25);
\u0|sys_clk_timer|ALT_INV_internal_counter\(26) <= NOT \u0|sys_clk_timer|internal_counter\(26);
\u0|sys_clk_timer|ALT_INV_internal_counter\(27) <= NOT \u0|sys_clk_timer|internal_counter\(27);
\u0|sys_clk_timer|ALT_INV_internal_counter\(30) <= NOT \u0|sys_clk_timer|internal_counter\(30);
\u0|sys_clk_timer|ALT_INV_internal_counter\(28) <= NOT \u0|sys_clk_timer|internal_counter\(28);
\u0|sys_clk_timer|ALT_INV_internal_counter\(20) <= NOT \u0|sys_clk_timer|internal_counter\(20);
\u0|sys_clk_timer|ALT_INV_internal_counter\(21) <= NOT \u0|sys_clk_timer|internal_counter\(21);
\u0|sys_clk_timer|ALT_INV_internal_counter\(22) <= NOT \u0|sys_clk_timer|internal_counter\(22);
\u0|sys_clk_timer|ALT_INV_internal_counter\(31) <= NOT \u0|sys_clk_timer|internal_counter\(31);
\u0|sys_clk_timer|ALT_INV_internal_counter\(23) <= NOT \u0|sys_clk_timer|internal_counter\(23);
\u0|sys_clk_timer|ALT_INV_internal_counter\(29) <= NOT \u0|sys_clk_timer|internal_counter\(29);
\u0|sys_clk_timer|ALT_INV_internal_counter\(4) <= NOT \u0|sys_clk_timer|internal_counter\(4);
\u0|sys_clk_timer|ALT_INV_internal_counter\(13) <= NOT \u0|sys_clk_timer|internal_counter\(13);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0);
\u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(0) <= NOT \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(15);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(22) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(23) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(24) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(25) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(26) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(27) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(28) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(29) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(30) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(31) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(13) <= NOT \u0|cpu|cpu|A_shift_rot_result\(13);
\u0|cpu|cpu|ALT_INV_A_inst_result\(13) <= NOT \u0|cpu|cpu|A_inst_result\(13);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(11) <= NOT \u0|cpu|cpu|E_extra_pc\(11);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(12) <= NOT \u0|cpu|cpu|A_shift_rot_result\(12);
\u0|cpu|cpu|ALT_INV_A_inst_result\(12) <= NOT \u0|cpu|cpu|A_inst_result\(12);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(10) <= NOT \u0|cpu|cpu|E_extra_pc\(10);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(14) <= NOT \u0|cpu|cpu|A_shift_rot_result\(14);
\u0|cpu|cpu|ALT_INV_A_inst_result\(14) <= NOT \u0|cpu|cpu|A_inst_result\(14);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(12) <= NOT \u0|cpu|cpu|E_extra_pc\(12);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(15) <= NOT \u0|cpu|cpu|A_shift_rot_result\(15);
\u0|cpu|cpu|ALT_INV_A_inst_result\(15) <= NOT \u0|cpu|cpu|A_inst_result\(15);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(13) <= NOT \u0|cpu|cpu|E_extra_pc\(13);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(9) <= NOT \u0|cpu|cpu|A_shift_rot_result\(9);
\u0|cpu|cpu|ALT_INV_A_inst_result\(9) <= NOT \u0|cpu|cpu|A_inst_result\(9);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(7) <= NOT \u0|cpu|cpu|E_extra_pc\(7);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(10) <= NOT \u0|cpu|cpu|A_shift_rot_result\(10);
\u0|cpu|cpu|ALT_INV_A_inst_result\(10) <= NOT \u0|cpu|cpu|A_inst_result\(10);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(8) <= NOT \u0|cpu|cpu|E_extra_pc\(8);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(8) <= NOT \u0|cpu|cpu|A_shift_rot_result\(8);
\u0|cpu|cpu|ALT_INV_A_inst_result\(8) <= NOT \u0|cpu|cpu|A_inst_result\(8);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(6) <= NOT \u0|cpu|cpu|E_extra_pc\(6);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(11) <= NOT \u0|cpu|cpu|A_shift_rot_result\(11);
\u0|cpu|cpu|ALT_INV_A_inst_result\(11) <= NOT \u0|cpu|cpu|A_inst_result\(11);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(9) <= NOT \u0|cpu|cpu|E_extra_pc\(9);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(17) <= NOT \u0|cpu|cpu|A_shift_rot_result\(17);
\u0|cpu|cpu|ALT_INV_A_inst_result\(17) <= NOT \u0|cpu|cpu|A_inst_result\(17);
\u0|cpu|cpu|ALT_INV_Add9~129_sumout\ <= NOT \u0|cpu|cpu|Add9~129_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(27) <= NOT \u0|cpu|cpu|A_shift_rot_result\(27);
\u0|cpu|cpu|ALT_INV_A_inst_result\(27) <= NOT \u0|cpu|cpu|A_inst_result\(27);
\u0|cpu|cpu|ALT_INV_Add9~125_sumout\ <= NOT \u0|cpu|cpu|Add9~125_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(23) <= NOT \u0|cpu|cpu|A_shift_rot_result\(23);
\u0|cpu|cpu|ALT_INV_A_inst_result\(23) <= NOT \u0|cpu|cpu|A_inst_result\(23);
\u0|cpu|cpu|ALT_INV_Add9~121_sumout\ <= NOT \u0|cpu|cpu|Add9~121_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(24) <= NOT \u0|cpu|cpu|A_shift_rot_result\(24);
\u0|cpu|cpu|ALT_INV_A_inst_result\(24) <= NOT \u0|cpu|cpu|A_inst_result\(24);
\u0|cpu|cpu|ALT_INV_Add9~117_sumout\ <= NOT \u0|cpu|cpu|Add9~117_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(20) <= NOT \u0|cpu|cpu|A_shift_rot_result\(20);
\u0|cpu|cpu|ALT_INV_A_inst_result\(20) <= NOT \u0|cpu|cpu|A_inst_result\(20);
\u0|cpu|cpu|ALT_INV_Add9~113_sumout\ <= NOT \u0|cpu|cpu|Add9~113_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(22) <= NOT \u0|cpu|cpu|A_shift_rot_result\(22);
\u0|cpu|cpu|ALT_INV_A_inst_result\(22) <= NOT \u0|cpu|cpu|A_inst_result\(22);
\u0|cpu|cpu|ALT_INV_Add9~109_sumout\ <= NOT \u0|cpu|cpu|Add9~109_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(18) <= NOT \u0|cpu|cpu|A_shift_rot_result\(18);
\u0|cpu|cpu|ALT_INV_A_inst_result\(18) <= NOT \u0|cpu|cpu|A_inst_result\(18);
\u0|cpu|cpu|ALT_INV_Add9~105_sumout\ <= NOT \u0|cpu|cpu|Add9~105_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(19) <= NOT \u0|cpu|cpu|A_shift_rot_result\(19);
\u0|cpu|cpu|ALT_INV_A_inst_result\(19) <= NOT \u0|cpu|cpu|A_inst_result\(19);
\u0|cpu|cpu|ALT_INV_Add9~101_sumout\ <= NOT \u0|cpu|cpu|Add9~101_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(25) <= NOT \u0|cpu|cpu|A_shift_rot_result\(25);
\u0|cpu|cpu|ALT_INV_A_inst_result\(25) <= NOT \u0|cpu|cpu|A_inst_result\(25);
\u0|cpu|cpu|ALT_INV_Add9~97_sumout\ <= NOT \u0|cpu|cpu|Add9~97_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(26) <= NOT \u0|cpu|cpu|A_shift_rot_result\(26);
\u0|cpu|cpu|ALT_INV_A_inst_result\(26) <= NOT \u0|cpu|cpu|A_inst_result\(26);
\u0|cpu|cpu|ALT_INV_Add9~93_sumout\ <= NOT \u0|cpu|cpu|Add9~93_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(29) <= NOT \u0|cpu|cpu|A_shift_rot_result\(29);
\u0|cpu|cpu|ALT_INV_A_inst_result\(29) <= NOT \u0|cpu|cpu|A_inst_result\(29);
\u0|cpu|cpu|ALT_INV_Add9~89_sumout\ <= NOT \u0|cpu|cpu|Add9~89_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(16) <= NOT \u0|cpu|cpu|A_shift_rot_result\(16);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(14) <= NOT \u0|cpu|cpu|E_extra_pc\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(15);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(16);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(17);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(18);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(19) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(19);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(20) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(20);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(21) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(21);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(22) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(22);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(23) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(23);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(24) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(24);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(25) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(25);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(26) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(26);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(27) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(27);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(28) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(28);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(29) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(29);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(30) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(30);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(31) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(31);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|q_b\(0);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(28) <= NOT \u0|cpu|cpu|A_shift_rot_result\(28);
\u0|cpu|cpu|ALT_INV_A_inst_result\(28) <= NOT \u0|cpu|cpu|A_inst_result\(28);
\u0|cpu|cpu|ALT_INV_Add9~85_sumout\ <= NOT \u0|cpu|cpu|Add9~85_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(30) <= NOT \u0|cpu|cpu|A_shift_rot_result\(30);
\u0|cpu|cpu|ALT_INV_A_inst_result\(30) <= NOT \u0|cpu|cpu|A_inst_result\(30);
\u0|cpu|cpu|ALT_INV_Add9~81_sumout\ <= NOT \u0|cpu|cpu|Add9~81_sumout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31) <= NOT \u0|cpu|cpu|A_shift_rot_result\(31);
\u0|cpu|cpu|ALT_INV_A_inst_result\(31) <= NOT \u0|cpu|cpu|A_inst_result\(31);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(21) <= NOT \u0|cpu|cpu|A_shift_rot_result\(21);
\u0|cpu|cpu|ALT_INV_A_inst_result\(21) <= NOT \u0|cpu|cpu|A_inst_result\(21);
\u0|cpu|cpu|ALT_INV_Add9~77_sumout\ <= NOT \u0|cpu|cpu|Add9~77_sumout\;
\u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_D~q\ <= NOT \u0|cpu|cpu|A_regnum_a_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_W_regnum_a_cmp_D~q\ <= NOT \u0|cpu|cpu|W_regnum_a_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_Add9~73_sumout\ <= NOT \u0|cpu|cpu|Add9~73_sumout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(9) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(9);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(4);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(7) <= NOT \u0|cpu|cpu|A_slow_inst_result\(7);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(7) <= NOT \u0|cpu|cpu|A_shift_rot_result\(7);
\u0|cpu|cpu|ALT_INV_A_inst_result\(7) <= NOT \u0|cpu|cpu|A_inst_result\(7);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(5) <= NOT \u0|cpu|cpu|E_extra_pc\(5);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(6) <= NOT \u0|cpu|cpu|A_slow_inst_result\(6);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(6) <= NOT \u0|cpu|cpu|A_shift_rot_result\(6);
\u0|cpu|cpu|ALT_INV_A_inst_result\(6) <= NOT \u0|cpu|cpu|A_inst_result\(6);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(5) <= NOT \u0|cpu|cpu|A_slow_inst_result\(5);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(5) <= NOT \u0|cpu|cpu|A_shift_rot_result\(5);
\u0|cpu|cpu|ALT_INV_A_inst_result\(5) <= NOT \u0|cpu|cpu|A_inst_result\(5);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(3) <= NOT \u0|cpu|cpu|E_extra_pc\(3);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(4) <= NOT \u0|cpu|cpu|A_slow_inst_result\(4);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(4) <= NOT \u0|cpu|cpu|A_shift_rot_result\(4);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(2) <= NOT \u0|cpu|cpu|E_extra_pc\(2);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(3) <= NOT \u0|cpu|cpu|A_slow_inst_result\(3);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(3) <= NOT \u0|cpu|cpu|A_shift_rot_result\(3);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(1) <= NOT \u0|cpu|cpu|E_extra_pc\(1);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(2) <= NOT \u0|cpu|cpu|A_slow_inst_result\(2);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(2) <= NOT \u0|cpu|cpu|A_shift_rot_result\(2);
\u0|cpu|cpu|ALT_INV_E_extra_pc\(0) <= NOT \u0|cpu|cpu|E_extra_pc\(0);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(1) <= NOT \u0|cpu|cpu|A_slow_inst_result\(1);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(1) <= NOT \u0|cpu|cpu|A_shift_rot_result\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Add0~1_sumout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_sumout\;
\u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_D~q\ <= NOT \u0|cpu|cpu|M_regnum_a_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_D~q\ <= NOT \u0|cpu|cpu|E_regnum_a_cmp_D~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(20) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(20);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(21) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(21);
\u0|cpu|cpu|ALT_INV_Add9~69_sumout\ <= NOT \u0|cpu|cpu|Add9~69_sumout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(0) <= NOT \u0|cpu|cpu|A_slow_inst_result\(0);
\u0|cpu|cpu|ALT_INV_A_shift_rot_result\(0) <= NOT \u0|cpu|cpu|A_shift_rot_result\(0);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(1);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(2);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(3);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(4);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(5);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(6);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(7);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(8);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(9);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(10);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(11);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(12);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(13);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(14);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(15);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(16);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(17);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(18);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(19);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(20);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(21);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(22);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(23);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(24);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(25);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(26);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(27);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(28);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(29);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(30);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(31);
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0) <= NOT \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|q_b\(0);
\u0|cpu|cpu|ALT_INV_Add9~65_sumout\ <= NOT \u0|cpu|cpu|Add9~65_sumout\;
\u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_D~q\ <= NOT \u0|cpu|cpu|M_regnum_b_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_D~q\ <= NOT \u0|cpu|cpu|A_regnum_b_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_W_regnum_b_cmp_D~q\ <= NOT \u0|cpu|cpu|W_regnum_b_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\ <= NOT \u0|cpu|cpu|E_regnum_b_cmp_D~q\;
\u0|cpu|cpu|ALT_INV_E_src1\(13) <= NOT \u0|cpu|cpu|E_src1\(13);
\u0|cpu|cpu|ALT_INV_E_src2\(13) <= NOT \u0|cpu|cpu|E_src2\(13);
\u0|cpu|cpu|ALT_INV_E_src1\(12) <= NOT \u0|cpu|cpu|E_src1\(12);
\u0|cpu|cpu|ALT_INV_E_src2\(12) <= NOT \u0|cpu|cpu|E_src2\(12);
\u0|cpu|cpu|ALT_INV_E_src1\(14) <= NOT \u0|cpu|cpu|E_src1\(14);
\u0|cpu|cpu|ALT_INV_E_src2\(14) <= NOT \u0|cpu|cpu|E_src2\(14);
\u0|cpu|cpu|ALT_INV_E_src1\(15) <= NOT \u0|cpu|cpu|E_src1\(15);
\u0|cpu|cpu|ALT_INV_E_src2\(15) <= NOT \u0|cpu|cpu|E_src2\(15);
\u0|cpu|cpu|ALT_INV_E_src1\(9) <= NOT \u0|cpu|cpu|E_src1\(9);
\u0|cpu|cpu|ALT_INV_E_src2\(9) <= NOT \u0|cpu|cpu|E_src2\(9);
\u0|cpu|cpu|ALT_INV_E_src1\(10) <= NOT \u0|cpu|cpu|E_src1\(10);
\u0|cpu|cpu|ALT_INV_E_src2\(10) <= NOT \u0|cpu|cpu|E_src2\(10);
\u0|cpu|cpu|ALT_INV_E_src1\(8) <= NOT \u0|cpu|cpu|E_src1\(8);
\u0|cpu|cpu|ALT_INV_E_src2\(8) <= NOT \u0|cpu|cpu|E_src2\(8);
\u0|cpu|cpu|ALT_INV_E_src1\(4) <= NOT \u0|cpu|cpu|E_src1\(4);
\u0|cpu|cpu|ALT_INV_E_src1\(7) <= NOT \u0|cpu|cpu|E_src1\(7);
\u0|cpu|cpu|ALT_INV_E_src2\(7) <= NOT \u0|cpu|cpu|E_src2\(7);
\u0|cpu|cpu|ALT_INV_E_src1\(11) <= NOT \u0|cpu|cpu|E_src1\(11);
\u0|cpu|cpu|ALT_INV_E_src2\(11) <= NOT \u0|cpu|cpu|E_src2\(11);
\u0|cpu|cpu|ALT_INV_E_src1\(5) <= NOT \u0|cpu|cpu|E_src1\(5);
\u0|cpu|cpu|ALT_INV_E_src2\(5) <= NOT \u0|cpu|cpu|E_src2\(5);
\u0|cpu|cpu|ALT_INV_E_src1\(3) <= NOT \u0|cpu|cpu|E_src1\(3);
\u0|cpu|cpu|ALT_INV_E_src1\(17) <= NOT \u0|cpu|cpu|E_src1\(17);
\u0|cpu|cpu|ALT_INV_E_src2\(17) <= NOT \u0|cpu|cpu|E_src2\(17);
\u0|cpu|cpu|ALT_INV_E_src1\(27) <= NOT \u0|cpu|cpu|E_src1\(27);
\u0|cpu|cpu|ALT_INV_E_src2\(27) <= NOT \u0|cpu|cpu|E_src2\(27);
\u0|cpu|cpu|ALT_INV_E_src1\(23) <= NOT \u0|cpu|cpu|E_src1\(23);
\u0|cpu|cpu|ALT_INV_E_src2\(23) <= NOT \u0|cpu|cpu|E_src2\(23);
\u0|cpu|cpu|ALT_INV_E_src1\(24) <= NOT \u0|cpu|cpu|E_src1\(24);
\u0|cpu|cpu|ALT_INV_E_src2\(24) <= NOT \u0|cpu|cpu|E_src2\(24);
\u0|cpu|cpu|ALT_INV_E_src2\(20) <= NOT \u0|cpu|cpu|E_src2\(20);
\u0|cpu|cpu|ALT_INV_E_src1\(22) <= NOT \u0|cpu|cpu|E_src1\(22);
\u0|cpu|cpu|ALT_INV_E_src2\(22) <= NOT \u0|cpu|cpu|E_src2\(22);
\u0|cpu|cpu|ALT_INV_E_src1\(18) <= NOT \u0|cpu|cpu|E_src1\(18);
\u0|cpu|cpu|ALT_INV_E_src2\(18) <= NOT \u0|cpu|cpu|E_src2\(18);
\u0|cpu|cpu|ALT_INV_E_src1\(19) <= NOT \u0|cpu|cpu|E_src1\(19);
\u0|cpu|cpu|ALT_INV_E_src2\(19) <= NOT \u0|cpu|cpu|E_src2\(19);
\u0|cpu|cpu|ALT_INV_E_src2\(25) <= NOT \u0|cpu|cpu|E_src2\(25);
\u0|cpu|cpu|ALT_INV_E_src1\(26) <= NOT \u0|cpu|cpu|E_src1\(26);
\u0|cpu|cpu|ALT_INV_E_src2\(26) <= NOT \u0|cpu|cpu|E_src2\(26);
\u0|cpu|cpu|ALT_INV_E_src1\(29) <= NOT \u0|cpu|cpu|E_src1\(29);
\u0|cpu|cpu|ALT_INV_E_src2\(29) <= NOT \u0|cpu|cpu|E_src2\(29);
\u0|cpu|cpu|ALT_INV_E_src1\(16) <= NOT \u0|cpu|cpu|E_src1\(16);
\u0|cpu|cpu|ALT_INV_E_src2\(16) <= NOT \u0|cpu|cpu|E_src2\(16);
\u0|cpu|cpu|ALT_INV_E_src1\(6) <= NOT \u0|cpu|cpu|E_src1\(6);
\u0|cpu|cpu|ALT_INV_E_src2\(6) <= NOT \u0|cpu|cpu|E_src2\(6);
\u0|cpu|cpu|ALT_INV_E_src1\(0) <= NOT \u0|cpu|cpu|E_src1\(0);
\u0|cpu|cpu|ALT_INV_E_src1\(28) <= NOT \u0|cpu|cpu|E_src1\(28);
\u0|cpu|cpu|ALT_INV_E_src2\(28) <= NOT \u0|cpu|cpu|E_src2\(28);
\u0|cpu|cpu|ALT_INV_E_src1\(30) <= NOT \u0|cpu|cpu|E_src1\(30);
\u0|cpu|cpu|ALT_INV_E_src2\(30) <= NOT \u0|cpu|cpu|E_src2\(30);
\u0|cpu|cpu|ALT_INV_E_src1\(31) <= NOT \u0|cpu|cpu|E_src1\(31);
\u0|cpu|cpu|ALT_INV_E_src1\(21) <= NOT \u0|cpu|cpu|E_src1\(21);
\u0|cpu|cpu|ALT_INV_E_src2\(21) <= NOT \u0|cpu|cpu|E_src2\(21);
\u0|cpu|cpu|ALT_INV_E_src1\(1) <= NOT \u0|cpu|cpu|E_src1\(1);
\u0|cpu|cpu|ALT_INV_E_src1\(2) <= NOT \u0|cpu|cpu|E_src1\(2);
\u0|cpu|cpu|ALT_INV_Add9~61_sumout\ <= NOT \u0|cpu|cpu|Add9~61_sumout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(10);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(0) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(0);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(22) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(3);
\u0|cpu|cpu|ALT_INV_Add9~57_sumout\ <= NOT \u0|cpu|cpu|Add9~57_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~53_sumout\ <= NOT \u0|cpu|cpu|Add9~53_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~49_sumout\ <= NOT \u0|cpu|cpu|Add9~49_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~45_sumout\ <= NOT \u0|cpu|cpu|Add9~45_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~41_sumout\ <= NOT \u0|cpu|cpu|Add9~41_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~37_sumout\ <= NOT \u0|cpu|cpu|Add9~37_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~33_sumout\ <= NOT \u0|cpu|cpu|Add9~33_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~29_sumout\ <= NOT \u0|cpu|cpu|Add9~29_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~25_sumout\ <= NOT \u0|cpu|cpu|Add9~25_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~21_sumout\ <= NOT \u0|cpu|cpu|Add9~21_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~17_sumout\ <= NOT \u0|cpu|cpu|Add9~17_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~13_sumout\ <= NOT \u0|cpu|cpu|Add9~13_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~9_sumout\ <= NOT \u0|cpu|cpu|Add9~9_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~5_sumout\ <= NOT \u0|cpu|cpu|Add9~5_sumout\;
\u0|cpu|cpu|ALT_INV_Add9~1_sumout\ <= NOT \u0|cpu|cpu|Add9~1_sumout\;
\u0|cpu|cpu|ALT_INV_M_ctrl_ld_st~q\ <= NOT \u0|cpu|cpu|M_ctrl_ld_st~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(9);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(2);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(1);
\u0|cpu|cpu|ALT_INV_E_pc\(2) <= NOT \u0|cpu|cpu|E_pc\(2);
\u0|sys_clk_timer|ALT_INV_read_mux_out[3]~7_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[3]~7_combout\;
\u0|sys_clk_timer|ALT_INV_control_register\(3) <= NOT \u0|sys_clk_timer|control_register\(3);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(19) <= NOT \u0|sys_clk_timer|counter_snapshot\(19);
\u0|sys_clk_timer|ALT_INV_read_mux_out[3]~6_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[3]~6_combout\;
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(3) <= NOT \u0|sys_clk_timer|counter_snapshot\(3);
\u0|cpu|cpu|ALT_INV_A_exc_highest_pri_cause_code[1]~1_combout\ <= NOT \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout\;
\u0|cpu|cpu|ALT_INV_E_pc\(1) <= NOT \u0|cpu|cpu|E_pc\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~q\;
\u0|sys_clk_timer|ALT_INV_read_mux_out[2]~5_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[2]~5_combout\;
\u0|sys_clk_timer|ALT_INV_control_register\(2) <= NOT \u0|sys_clk_timer|control_register\(2);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(18) <= NOT \u0|sys_clk_timer|counter_snapshot\(18);
\u0|sys_clk_timer|ALT_INV_read_mux_out[2]~4_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[2]~4_combout\;
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(2) <= NOT \u0|sys_clk_timer|counter_snapshot\(2);
\u0|cpu|cpu|ALT_INV_A_exc_illegal_inst_pri15~q\ <= NOT \u0|cpu|cpu|A_exc_illegal_inst_pri15~q\;
\u0|cpu|cpu|ALT_INV_A_exc_trap_inst_pri15~q\ <= NOT \u0|cpu|cpu|A_exc_trap_inst_pri15~q\;
\u0|cpu|cpu|ALT_INV_A_exc_norm_intr_pri5~q\ <= NOT \u0|cpu|cpu|A_exc_norm_intr_pri5~q\;
\u0|sys_clk_timer|ALT_INV_read_mux_out[1]~3_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[1]~3_combout\;
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(17) <= NOT \u0|sys_clk_timer|counter_snapshot\(17);
\u0|sys_clk_timer|ALT_INV_read_mux_out[1]~2_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[1]~2_combout\;
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(1) <= NOT \u0|sys_clk_timer|counter_snapshot\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(16) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(16);
\u0|cpu|cpu|ALT_INV_E_ctrl_invalidate_i~0_combout\ <= NOT \u0|cpu|cpu|E_ctrl_invalidate_i~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits_nxt~combout\ <= NOT \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~5_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~5_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(19) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(19);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(20) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(20);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(24) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(24);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(22) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(22);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~q\;
\u0|sys_clk_timer|ALT_INV_counter_is_running~0_combout\ <= NOT \u0|sys_clk_timer|counter_is_running~0_combout\;
\u0|sys_clk_timer|ALT_INV_control_register\(1) <= NOT \u0|sys_clk_timer|control_register\(1);
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\u0|cpu|cpu|ALT_INV_M_shift_by_4\(4) <= NOT \u0|cpu|cpu|M_shift_by_4\(4);
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(5) <= NOT \u0|cpu|cpu|A_shift_by_4\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal1~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal1~0_combout\;
\u0|sys_clk_timer|ALT_INV_read_mux_out[0]~1_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[0]~1_combout\;
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(16) <= NOT \u0|sys_clk_timer|counter_snapshot\(16);
\u0|sys_clk_timer|ALT_INV_read_mux_out[0]~0_combout\ <= NOT \u0|sys_clk_timer|read_mux_out[0]~0_combout\;
\u0|sys_clk_timer|ALT_INV_Equal6~2_combout\ <= NOT \u0|sys_clk_timer|Equal6~2_combout\;
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(0) <= NOT \u0|sys_clk_timer|counter_snapshot\(0);
\u0|sys_clk_timer|ALT_INV_Equal6~0_combout\ <= NOT \u0|sys_clk_timer|Equal6~0_combout\;
\u0|sys_clk_timer|ALT_INV_Equal6~1_combout\ <= NOT \u0|sys_clk_timer|Equal6~1_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\u0|cpu|cpu|ALT_INV_Equal213~0_combout\ <= NOT \u0|cpu|cpu|Equal213~0_combout\;
\u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\ <= NOT \u0|cpu|cpu|M_ctrl_jmp_indirect~q\;
\u0|cpu|cpu|ALT_INV_A_st_data\(13) <= NOT \u0|cpu|cpu|A_st_data\(13);
\u0|cpu|cpu|ALT_INV_A_st_data\(12) <= NOT \u0|cpu|cpu|A_st_data\(12);
\u0|jtag_uart|ALT_INV_woverflow~q\ <= NOT \u0|jtag_uart|woverflow~q\;
\u0|cpu|cpu|ALT_INV_A_st_data\(14) <= NOT \u0|cpu|cpu|A_st_data\(14);
\u0|jtag_uart|ALT_INV_rvalid~q\ <= NOT \u0|jtag_uart|rvalid~q\;
\u0|cpu|cpu|ALT_INV_A_st_data\(15) <= NOT \u0|cpu|cpu|A_st_data\(15);
\u0|cpu|cpu|ALT_INV_A_st_data\(9) <= NOT \u0|cpu|cpu|A_st_data\(9);
\u0|jtag_uart|ALT_INV_ac~q\ <= NOT \u0|jtag_uart|ac~q\;
\u0|cpu|cpu|ALT_INV_A_st_data\(10) <= NOT \u0|cpu|cpu|A_st_data\(10);
\u0|cpu|cpu|ALT_INV_A_st_data\(8) <= NOT \u0|cpu|cpu|A_st_data\(8);
\u0|sys_clk_timer|ALT_INV_readdata\(11) <= NOT \u0|sys_clk_timer|readdata\(11);
\u0|cpu|cpu|ALT_INV_A_mem_byte_en\(1) <= NOT \u0|cpu|cpu|A_mem_byte_en\(1);
\u0|cpu|cpu|ALT_INV_A_st_data\(11) <= NOT \u0|cpu|cpu|A_st_data\(11);
\u0|cpu|cpu|ALT_INV_A_st_data\(17) <= NOT \u0|cpu|cpu|A_st_data\(17);
\u0|cpu|cpu|ALT_INV_A_st_data\(27) <= NOT \u0|cpu|cpu|A_st_data\(27);
\u0|cpu|cpu|ALT_INV_A_st_data\(23) <= NOT \u0|cpu|cpu|A_st_data\(23);
\u0|cpu|cpu|ALT_INV_A_st_data\(24) <= NOT \u0|cpu|cpu|A_st_data\(24);
\u0|cpu|cpu|ALT_INV_A_st_data\(20) <= NOT \u0|cpu|cpu|A_st_data\(20);
\u0|cpu|cpu|ALT_INV_A_st_data\(22) <= NOT \u0|cpu|cpu|A_st_data\(22);
\u0|cpu|cpu|ALT_INV_A_st_data\(18) <= NOT \u0|cpu|cpu|A_st_data\(18);
\u0|cpu|cpu|ALT_INV_A_st_data\(19) <= NOT \u0|cpu|cpu|A_st_data\(19);
\u0|cpu|cpu|ALT_INV_A_st_data\(25) <= NOT \u0|cpu|cpu|A_st_data\(25);
\u0|cpu|cpu|ALT_INV_A_st_data\(26) <= NOT \u0|cpu|cpu|A_st_data\(26);
\u0|cpu|cpu|ALT_INV_A_st_data\(29) <= NOT \u0|cpu|cpu|A_st_data\(29);
\u0|cpu|cpu|ALT_INV_E_control_reg_rddata\(16) <= NOT \u0|cpu|cpu|E_control_reg_rddata\(16);
\u0|cpu|cpu|ALT_INV_A_st_data\(28) <= NOT \u0|cpu|cpu|A_st_data\(28);
\u0|cpu|cpu|ALT_INV_A_st_data\(30) <= NOT \u0|cpu|cpu|A_st_data\(30);
\u0|cpu|cpu|ALT_INV_A_mem_byte_en\(3) <= NOT \u0|cpu|cpu|A_mem_byte_en\(3);
\u0|cpu|cpu|ALT_INV_A_st_data\(31) <= NOT \u0|cpu|cpu|A_st_data\(31);
\u0|cpu|cpu|ALT_INV_A_mem_byte_en\(2) <= NOT \u0|cpu|cpu|A_mem_byte_en\(2);
\u0|cpu|cpu|ALT_INV_A_st_data\(21) <= NOT \u0|cpu|cpu|A_st_data\(21);
\u0|cpu|cpu|ALT_INV_M_ctrl_ld8_ld16~q\ <= NOT \u0|cpu|cpu|M_ctrl_ld8_ld16~q\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_signed_comparison~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(33) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(33);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(31) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(31);
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(2) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(2);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(4);
\u0|cpu|cpu|ALT_INV_W_exception_reg_cause\(2) <= NOT \u0|cpu|cpu|W_exception_reg_cause\(2);
\u0|cpu|cpu|ALT_INV_W_exception_reg_cause\(1) <= NOT \u0|cpu|cpu|W_exception_reg_cause\(1);
\u0|cpu|cpu|ALT_INV_W_exception_reg_cause\(0) <= NOT \u0|cpu|cpu|W_exception_reg_cause\(0);
\u0|cpu|cpu|ALT_INV_E_pc\(0) <= NOT \u0|cpu|cpu|E_pc\(0);
\u0|cpu|cpu|ALT_INV_E_control_reg_rddata\(1) <= NOT \u0|cpu|cpu|E_control_reg_rddata\(1);
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\ <= NOT \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(13) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(13);
\u0|cpu|cpu|ALT_INV_F_pc_nxt[13]~10_combout\ <= NOT \u0|cpu|cpu|F_pc_nxt[13]~10_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(12) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(12);
\u0|cpu|cpu|ALT_INV_F_pc_nxt[12]~8_combout\ <= NOT \u0|cpu|cpu|F_pc_nxt[12]~8_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(11) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(11);
\u0|cpu|cpu|ALT_INV_F_pc_nxt[11]~6_combout\ <= NOT \u0|cpu|cpu|F_pc_nxt[11]~6_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(10) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(10);
\u0|cpu|cpu|ALT_INV_F_pc_nxt[10]~4_combout\ <= NOT \u0|cpu|cpu|F_pc_nxt[10]~4_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(9) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(9);
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(9) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(9);
\u0|cpu|cpu|ALT_INV_F_pc_nxt[9]~2_combout\ <= NOT \u0|cpu|cpu|F_pc_nxt[9]~2_combout\;
\u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits~q\ <= NOT \u0|cpu|cpu|ic_tag_clr_valid_bits~q\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(14) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(14);
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(14) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(14);
\u0|cpu|cpu|ALT_INV_F_pc_nxt[14]~0_combout\ <= NOT \u0|cpu|cpu|F_pc_nxt[14]~0_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(22) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(22);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(23) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(23);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_din_s1~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\;
\u0|cpu|cpu|ALT_INV_F_pc\(1) <= NOT \u0|cpu|cpu|F_pc\(1);
\u0|cpu|cpu|ALT_INV_F_pc\(2) <= NOT \u0|cpu|cpu|F_pc\(2);
\u0|cpu|cpu|ALT_INV_F_pc\(0) <= NOT \u0|cpu|cpu|F_pc\(0);
\u0|jtag_uart|ALT_INV_fifo_rd~1_combout\ <= NOT \u0|jtag_uart|fifo_rd~1_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~1_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write2~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write1~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate2~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate1~q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\;
\u0|jtag_uart|ALT_INV_wr_rfifo~combout\ <= NOT \u0|jtag_uart|wr_rfifo~combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\u0|cpu|cpu|ALT_INV_A_st_data\(16) <= NOT \u0|cpu|cpu|A_st_data\(16);
\u0|sys_clk_timer|ALT_INV_period_h_register\(3) <= NOT \u0|sys_clk_timer|period_h_register\(3);
\u0|sys_clk_timer|ALT_INV_period_l_register\(5) <= NOT \u0|sys_clk_timer|period_l_register\(5);
\u0|sys_clk_timer|ALT_INV_period_l_register\(0) <= NOT \u0|sys_clk_timer|period_l_register\(0);
\u0|sys_clk_timer|ALT_INV_period_l_register\(1) <= NOT \u0|sys_clk_timer|period_l_register\(1);
\u0|sys_clk_timer|ALT_INV_period_l_register\(2) <= NOT \u0|sys_clk_timer|period_l_register\(2);
\u0|sys_clk_timer|ALT_INV_period_l_register\(6) <= NOT \u0|sys_clk_timer|period_l_register\(6);
\u0|sys_clk_timer|ALT_INV_period_l_register\(8) <= NOT \u0|sys_clk_timer|period_l_register\(8);
\u0|sys_clk_timer|ALT_INV_period_l_register\(9) <= NOT \u0|sys_clk_timer|period_l_register\(9);
\u0|sys_clk_timer|ALT_INV_period_l_register\(14) <= NOT \u0|sys_clk_timer|period_l_register\(14);
\u0|sys_clk_timer|ALT_INV_period_l_register\(15) <= NOT \u0|sys_clk_timer|period_l_register\(15);
\u0|sys_clk_timer|ALT_INV_period_h_register\(1) <= NOT \u0|sys_clk_timer|period_h_register\(1);
\u0|sys_clk_timer|ALT_INV_period_l_register\(12) <= NOT \u0|sys_clk_timer|period_l_register\(12);
\u0|sys_clk_timer|ALT_INV_period_l_register\(11) <= NOT \u0|sys_clk_timer|period_l_register\(11);
\u0|sys_clk_timer|ALT_INV_period_l_register\(10) <= NOT \u0|sys_clk_timer|period_l_register\(10);
\u0|sys_clk_timer|ALT_INV_period_h_register\(2) <= NOT \u0|sys_clk_timer|period_h_register\(2);
\u0|sys_clk_timer|ALT_INV_period_h_register\(0) <= NOT \u0|sys_clk_timer|period_h_register\(0);
\u0|sys_clk_timer|ALT_INV_period_l_register\(7) <= NOT \u0|sys_clk_timer|period_l_register\(7);
\u0|sys_clk_timer|ALT_INV_period_l_register\(3) <= NOT \u0|sys_clk_timer|period_l_register\(3);
\u0|sys_clk_timer|ALT_INV_period_h_register\(8) <= NOT \u0|sys_clk_timer|period_h_register\(8);
\u0|sys_clk_timer|ALT_INV_period_h_register\(9) <= NOT \u0|sys_clk_timer|period_h_register\(9);
\u0|sys_clk_timer|ALT_INV_period_h_register\(10) <= NOT \u0|sys_clk_timer|period_h_register\(10);
\u0|sys_clk_timer|ALT_INV_period_h_register\(11) <= NOT \u0|sys_clk_timer|period_h_register\(11);
\u0|sys_clk_timer|ALT_INV_period_h_register\(14) <= NOT \u0|sys_clk_timer|period_h_register\(14);
\u0|sys_clk_timer|ALT_INV_period_h_register\(12) <= NOT \u0|sys_clk_timer|period_h_register\(12);
\u0|sys_clk_timer|ALT_INV_period_h_register\(4) <= NOT \u0|sys_clk_timer|period_h_register\(4);
\u0|sys_clk_timer|ALT_INV_period_h_register\(5) <= NOT \u0|sys_clk_timer|period_h_register\(5);
\u0|sys_clk_timer|ALT_INV_period_h_register\(6) <= NOT \u0|sys_clk_timer|period_h_register\(6);
\u0|sys_clk_timer|ALT_INV_period_h_register\(15) <= NOT \u0|sys_clk_timer|period_h_register\(15);
\u0|sys_clk_timer|ALT_INV_period_h_register\(7) <= NOT \u0|sys_clk_timer|period_h_register\(7);
\u0|sys_clk_timer|ALT_INV_period_h_register\(13) <= NOT \u0|sys_clk_timer|period_h_register\(13);
\u0|sys_clk_timer|ALT_INV_period_l_register\(4) <= NOT \u0|sys_clk_timer|period_l_register\(4);
\u0|sys_clk_timer|ALT_INV_counter_is_running~q\ <= NOT \u0|sys_clk_timer|counter_is_running~q\;
\u0|sys_clk_timer|ALT_INV_always0~0_combout\ <= NOT \u0|sys_clk_timer|always0~0_combout\;
\u0|sys_clk_timer|ALT_INV_force_reload~q\ <= NOT \u0|sys_clk_timer|force_reload~q\;
\u0|sys_clk_timer|ALT_INV_period_l_register\(13) <= NOT \u0|sys_clk_timer|period_l_register\(13);
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|cpu|cpu|ALT_INV_M_shift_by_4\(3) <= NOT \u0|cpu|cpu|M_shift_by_4\(3);
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(4) <= NOT \u0|cpu|cpu|A_shift_by_4\(4);
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~5_combout\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\;
\u0|cpu|cpu|ALT_INV_M_mem_baddr\(0) <= NOT \u0|cpu|cpu|M_mem_baddr\(0);
\u0|cpu|cpu|ALT_INV_M_ctrl_ld16~q\ <= NOT \u0|cpu|cpu|M_ctrl_ld16~q\;
\u0|cpu|cpu|ALT_INV_M_ctrl_ld8~q\ <= NOT \u0|cpu|cpu|M_ctrl_ld8~q\;
\u0|cpu|cpu|ALT_INV_M_mem_baddr\(1) <= NOT \u0|cpu|cpu|M_mem_baddr\(1);
\u0|cpu|cpu|ALT_INV_M_ctrl_rot_right~0_combout\ <= NOT \u0|cpu|cpu|M_ctrl_rot_right~0_combout\;
\u0|cpu|cpu|ALT_INV_E_iw\(6) <= NOT \u0|cpu|cpu|E_iw\(6);
\u0|cpu|cpu|ALT_INV_E_iw\(7) <= NOT \u0|cpu|cpu|E_iw\(7);
\u0|cpu|cpu|ALT_INV_E_iw\(8) <= NOT \u0|cpu|cpu|E_iw\(8);
\u0|cpu|cpu|ALT_INV_E_iw\(9) <= NOT \u0|cpu|cpu|E_iw\(9);
\u0|cpu|cpu|ALT_INV_E_control_reg_rddata\(0) <= NOT \u0|cpu|cpu|E_control_reg_rddata\(0);
\u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~1_combout\ <= NOT \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1_combout\;
\u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~0_combout\ <= NOT \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(8) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(8);
\u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[5]~10_combout\ <= NOT \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(7) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(7);
\u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[4]~8_combout\ <= NOT \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(6) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(6);
\u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[3]~6_combout\ <= NOT \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(5) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(5);
\u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[2]~4_combout\ <= NOT \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(4) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(4);
\u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[1]~2_combout\ <= NOT \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(3) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(3);
\u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(3) <= NOT \u0|cpu|cpu|A_pipe_flush_waddr\(3);
\u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[0]~0_combout\ <= NOT \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~9_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(2) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(2);
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~8_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(1) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(1);
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[1]~6_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout\;
\u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(0) <= NOT \u0|cpu|cpu|M_pipe_flush_waddr\(0);
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[0]~2_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\ <= NOT \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~35_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~34_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(13) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(13);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(13) <= NOT \u0|cpu|cpu|M_target_pcb\(13);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(11) <= NOT \u0|cpu|cpu|M_pc_plus_one\(11);
\u0|cpu|cpu|ALT_INV_D_pc_plus_one\(11) <= NOT \u0|cpu|cpu|D_pc_plus_one\(11);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~33_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~32_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(12) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(12);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(12) <= NOT \u0|cpu|cpu|M_target_pcb\(12);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(10) <= NOT \u0|cpu|cpu|M_pc_plus_one\(10);
\u0|cpu|cpu|ALT_INV_D_pc_plus_one\(10) <= NOT \u0|cpu|cpu|D_pc_plus_one\(10);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~31_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~30_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(14) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(14);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(14) <= NOT \u0|cpu|cpu|M_target_pcb\(14);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(12) <= NOT \u0|cpu|cpu|M_pc_plus_one\(12);
\u0|cpu|cpu|ALT_INV_D_pc_plus_one\(12) <= NOT \u0|cpu|cpu|D_pc_plus_one\(12);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~29_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~28_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(15) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(15);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(15) <= NOT \u0|cpu|cpu|M_target_pcb\(15);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(13) <= NOT \u0|cpu|cpu|M_pc_plus_one\(13);
\u0|cpu|cpu|ALT_INV_D_pc_plus_one\(13) <= NOT \u0|cpu|cpu|D_pc_plus_one\(13);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~27_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~26_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(9) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(9);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(9) <= NOT \u0|cpu|cpu|M_target_pcb\(9);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(7) <= NOT \u0|cpu|cpu|M_pc_plus_one\(7);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(7) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(7);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~25_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~24_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(10) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(10) <= NOT \u0|cpu|cpu|M_target_pcb\(10);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(8) <= NOT \u0|cpu|cpu|M_pc_plus_one\(8);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(8) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(8);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~23_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~22_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8);
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(8) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(8);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(8) <= NOT \u0|cpu|cpu|M_target_pcb\(8);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(6) <= NOT \u0|cpu|cpu|M_pc_plus_one\(6);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(6) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(6);
\u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\ <= NOT \u0|cpu|cpu|A_slow_inst_result[8]~1_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\ <= NOT \u0|cpu|cpu|A_slow_inst_result[8]~0_combout\;
\u0|cpu|cpu|ALT_INV_A_ld_align_byte1_fill~q\ <= NOT \u0|cpu|cpu|A_ld_align_byte1_fill~q\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~21_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(11) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(11) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(11) <= NOT \u0|cpu|cpu|M_target_pcb\(11);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(9) <= NOT \u0|cpu|cpu|M_pc_plus_one\(9);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(9) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(9);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~20_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(17) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~19_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(27) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(27);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~18_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(23) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(23);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~17_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(24) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(24);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~16_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~15_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(20) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(20);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~14_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(22) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~13_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(18) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~12_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~11_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(19) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(19);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~10_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(25) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(25);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~9_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(26) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(26);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~8_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(29) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(29);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~7_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(16) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(16);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(16) <= NOT \u0|cpu|cpu|M_target_pcb\(16);
\u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(16) <= NOT \u0|cpu|cpu|M_control_reg_rddata\(16);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(14) <= NOT \u0|cpu|cpu|M_pc_plus_one\(14);
\u0|cpu|cpu|ALT_INV_D_pc_plus_one\(14) <= NOT \u0|cpu|cpu|D_pc_plus_one\(14);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~6_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(28) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(28);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~5_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(30) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(30);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~4_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(31) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~3_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~2_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(21) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(21);
\u0|cpu|cpu|ALT_INV_A_slow_ld_data_sign_bit~0_combout\ <= NOT \u0|cpu|cpu|A_slow_ld_data_sign_bit~0_combout\;
\u0|cpu|cpu|ALT_INV_A_ctrl_ld16~q\ <= NOT \u0|cpu|cpu|A_ctrl_ld16~q\;
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(0) <= NOT \u0|cpu|cpu|A_mem_baddr\(0);
\u0|cpu|cpu|ALT_INV_A_mem_baddr\(1) <= NOT \u0|cpu|cpu|A_mem_baddr\(1);
\u0|cpu|cpu|ALT_INV_A_ctrl_ld_signed~q\ <= NOT \u0|cpu|cpu|A_ctrl_ld_signed~q\;
\u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\ <= NOT \u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q\;
\u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_F~1_combout\ <= NOT \u0|cpu|cpu|M_regnum_a_cmp_F~1_combout\;
\u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|M_regnum_a_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_F~1_combout\ <= NOT \u0|cpu|cpu|A_regnum_a_cmp_F~1_combout\;
\u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|A_regnum_a_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_F_op_opx_rsv10~0_combout\ <= NOT \u0|cpu|cpu|F_op_opx_rsv10~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal0~0_combout\ <= NOT \u0|cpu|cpu|Equal0~0_combout\;
\u0|cpu|cpu|ALT_INV_E_ctrl_alu_signed_comparison~q\ <= NOT \u0|cpu|cpu|E_ctrl_alu_signed_comparison~q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\u0|jtag_uart|ALT_INV_fifo_rd~0_combout\ <= NOT \u0|jtag_uart|fifo_rd~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0);
\u0|jtag_uart|ALT_INV_fifo_wr~q\ <= NOT \u0|jtag_uart|fifo_wr~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~q\;
\u0|jtag_uart|ALT_INV_r_val~0_combout\ <= NOT \u0|jtag_uart|r_val~0_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(4) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(4);
\u0|cpu|cpu|ALT_INV_A_mem_byte_en\(0) <= NOT \u0|cpu|cpu|A_mem_byte_en\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(33) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(33);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(32) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(32);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(31) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(31);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(30) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(30);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(29) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(29);
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(3);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[7]~12_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(7) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(7);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(31) <= NOT \u0|cpu|cpu|d_readdata_d1\(31);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(15) <= NOT \u0|cpu|cpu|d_readdata_d1\(15);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(23) <= NOT \u0|cpu|cpu|d_readdata_d1\(23);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(7) <= NOT \u0|cpu|cpu|d_readdata_d1\(7);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(7) <= NOT \u0|cpu|cpu|M_target_pcb\(7);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(5) <= NOT \u0|cpu|cpu|M_pc_plus_one\(5);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(5) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(5);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~11_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[6]~11_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~10_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(6) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(30) <= NOT \u0|cpu|cpu|d_readdata_d1\(30);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(14) <= NOT \u0|cpu|cpu|d_readdata_d1\(14);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(22) <= NOT \u0|cpu|cpu|d_readdata_d1\(22);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(6) <= NOT \u0|cpu|cpu|d_readdata_d1\(6);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(6) <= NOT \u0|cpu|cpu|M_target_pcb\(6);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(4) <= NOT \u0|cpu|cpu|M_pc_plus_one\(4);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(4) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(4);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[5]~9_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(5) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(29) <= NOT \u0|cpu|cpu|d_readdata_d1\(29);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(13) <= NOT \u0|cpu|cpu|d_readdata_d1\(13);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(21) <= NOT \u0|cpu|cpu|d_readdata_d1\(21);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(5) <= NOT \u0|cpu|cpu|d_readdata_d1\(5);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(5) <= NOT \u0|cpu|cpu|M_target_pcb\(5);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(3) <= NOT \u0|cpu|cpu|M_pc_plus_one\(3);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(3) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(3);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[4]~8_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[4]~8_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(4) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(4);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(28) <= NOT \u0|cpu|cpu|d_readdata_d1\(28);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(12) <= NOT \u0|cpu|cpu|d_readdata_d1\(12);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(20) <= NOT \u0|cpu|cpu|d_readdata_d1\(20);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(4) <= NOT \u0|cpu|cpu|d_readdata_d1\(4);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(4) <= NOT \u0|cpu|cpu|M_target_pcb\(4);
\u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(4) <= NOT \u0|cpu|cpu|M_control_reg_rddata\(4);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(2) <= NOT \u0|cpu|cpu|M_pc_plus_one\(2);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(2) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(2);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~7_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(3);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~6_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[3]~6_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(3) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(27) <= NOT \u0|cpu|cpu|d_readdata_d1\(27);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(11) <= NOT \u0|cpu|cpu|d_readdata_d1\(11);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(19) <= NOT \u0|cpu|cpu|d_readdata_d1\(19);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(3) <= NOT \u0|cpu|cpu|d_readdata_d1\(3);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(3) <= NOT \u0|cpu|cpu|M_target_pcb\(3);
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[3]~5_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit4[3]~5_combout\;
\u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(3) <= NOT \u0|cpu|cpu|M_control_reg_rddata\(3);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(1) <= NOT \u0|cpu|cpu|M_pc_plus_one\(1);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(1) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(1);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~5_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[2]~5_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(2);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~4_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[2]~4_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(2) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(2);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(26) <= NOT \u0|cpu|cpu|d_readdata_d1\(26);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(10) <= NOT \u0|cpu|cpu|d_readdata_d1\(10);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(18) <= NOT \u0|cpu|cpu|d_readdata_d1\(18);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(2) <= NOT \u0|cpu|cpu|d_readdata_d1\(2);
\u0|cpu|cpu|ALT_INV_M_target_pcb\(2) <= NOT \u0|cpu|cpu|M_target_pcb\(2);
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[2]~4_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit4[2]~4_combout\;
\u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(2) <= NOT \u0|cpu|cpu|M_control_reg_rddata\(2);
\u0|cpu|cpu|ALT_INV_M_pc_plus_one\(0) <= NOT \u0|cpu|cpu|M_pc_plus_one\(0);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(0) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(0);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~3_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[1]~3_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(1);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~2_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(1) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(25) <= NOT \u0|cpu|cpu|d_readdata_d1\(25);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(9) <= NOT \u0|cpu|cpu|d_readdata_d1\(9);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(17) <= NOT \u0|cpu|cpu|d_readdata_d1\(17);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(1) <= NOT \u0|cpu|cpu|d_readdata_d1\(1);
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[1]~3_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit4[1]~3_combout\;
\u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(1) <= NOT \u0|cpu|cpu|M_control_reg_rddata\(1);
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][94]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][94]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\;
\u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\ <= NOT \u0|cpu|cpu|A_ctrl_invalidate_i~q\;
\u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~5_combout\ <= NOT \u0|cpu|cpu|F_ic_fill_same_tag_line~5_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~4_combout\ <= NOT \u0|cpu|cpu|F_ic_fill_same_tag_line~4_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~3_combout\ <= NOT \u0|cpu|cpu|F_ic_fill_same_tag_line~3_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~2_combout\ <= NOT \u0|cpu|cpu|F_ic_fill_same_tag_line~2_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~1_combout\ <= NOT \u0|cpu|cpu|F_ic_fill_same_tag_line~1_combout\;
\u0|cpu|cpu|ALT_INV_F_pc\(4) <= NOT \u0|cpu|cpu|F_pc\(4);
\u0|cpu|cpu|ALT_INV_F_pc\(3) <= NOT \u0|cpu|cpu|F_pc\(3);
\u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~0_combout\ <= NOT \u0|cpu|cpu|F_ic_fill_same_tag_line~0_combout\;
\u0|cpu|cpu|ALT_INV_F_pc\(7) <= NOT \u0|cpu|cpu|F_pc\(7);
\u0|cpu|cpu|ALT_INV_F_pc\(6) <= NOT \u0|cpu|cpu|F_pc\(6);
\u0|cpu|cpu|ALT_INV_F_pc\(8) <= NOT \u0|cpu|cpu|F_pc\(8);
\u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(0) <= NOT \u0|cpu|cpu|ic_fill_ap_cnt\(0);
\u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(1) <= NOT \u0|cpu|cpu|ic_fill_ap_cnt\(1);
\u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(2) <= NOT \u0|cpu|cpu|ic_fill_ap_cnt\(2);
\u0|cpu|cpu|ALT_INV_ic_fill_active_nxt~0_combout\ <= NOT \u0|cpu|cpu|ic_fill_active_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\ <= NOT \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(1) <= NOT \u0|cpu|cpu|ic_fill_initial_offset\(1);
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\ <= NOT \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(0) <= NOT \u0|cpu|cpu|ic_fill_initial_offset\(0);
\u0|cpu|cpu|ALT_INV_i_readdatavalid_d1~q\ <= NOT \u0|cpu|cpu|i_readdatavalid_d1~q\;
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\ <= NOT \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(2) <= NOT \u0|cpu|cpu|ic_fill_dp_offset\(2);
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(1) <= NOT \u0|cpu|cpu|ic_fill_dp_offset\(1);
\u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(0) <= NOT \u0|cpu|cpu|ic_fill_dp_offset\(0);
\u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\ <= NOT \u0|cpu|cpu|D_ic_fill_starting_d1~q\;
\u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(2) <= NOT \u0|cpu|cpu|ic_fill_initial_offset\(2);
\u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~2_combout\ <= NOT \u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_flush_pipe_always~1_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_flush_pipe_always~0_combout\;
\u0|cpu|cpu|ALT_INV_E_ctrl_br_cond_nxt~0_combout\ <= NOT \u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_F~1_combout\ <= NOT \u0|cpu|cpu|E_regnum_a_cmp_F~1_combout\;
\u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|E_regnum_a_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_D_regnum_a_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|D_regnum_a_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_late_result~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_late_result~0_combout\;
\u0|cpu|cpu|ALT_INV_F_ic_hit~1_combout\ <= NOT \u0|cpu|cpu|F_ic_hit~1_combout\;
\u0|cpu|cpu|ALT_INV_F_pc\(13) <= NOT \u0|cpu|cpu|F_pc\(13);
\u0|cpu|cpu|ALT_INV_F_pc\(12) <= NOT \u0|cpu|cpu|F_pc\(12);
\u0|cpu|cpu|ALT_INV_F_ic_hit~0_combout\ <= NOT \u0|cpu|cpu|F_ic_hit~0_combout\;
\u0|cpu|cpu|ALT_INV_F_pc\(11) <= NOT \u0|cpu|cpu|F_pc\(11);
\u0|cpu|cpu|ALT_INV_F_pc\(10) <= NOT \u0|cpu|cpu|F_pc\(10);
\u0|cpu|cpu|ALT_INV_F_pc\(9) <= NOT \u0|cpu|cpu|F_pc\(9);
\u0|cpu|cpu|ALT_INV_F_pc\(14) <= NOT \u0|cpu|cpu|F_pc\(14);
\u0|cpu|cpu|ALT_INV_F_kill~0_combout\ <= NOT \u0|cpu|cpu|F_kill~0_combout\;
\u0|cpu|cpu|ALT_INV_F_older_non_sequential~0_combout\ <= NOT \u0|cpu|cpu|F_older_non_sequential~0_combout\;
\u0|cpu|cpu|ALT_INV_D_br_pred_taken~0_combout\ <= NOT \u0|cpu|cpu|D_br_pred_taken~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_br_uncond~q\ <= NOT \u0|cpu|cpu|D_ctrl_br_uncond~q\;
\u0|cpu|cpu|ALT_INV_D_ctrl_br~q\ <= NOT \u0|cpu|cpu|D_ctrl_br~q\;
\u0|cpu|cpu|ALT_INV_E_ctrl_jmp_indirect_nxt~0_combout\ <= NOT \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~12_combout\ <= NOT \u0|cpu|cpu|Equal96~12_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_sync2_uir~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.100~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.100~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_sync2_udr~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_udr~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|Mux37~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~5_combout\ <= NOT \u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(4) <= NOT \u0|cpu|cpu|D_pc\(4);
\u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~4_combout\ <= NOT \u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(5) <= NOT \u0|cpu|cpu|D_pc\(5);
\u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~3_combout\ <= NOT \u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(6) <= NOT \u0|cpu|cpu|D_pc\(6);
\u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~2_combout\ <= NOT \u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(7) <= NOT \u0|cpu|cpu|D_pc\(7);
\u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~1_combout\ <= NOT \u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(8) <= NOT \u0|cpu|cpu|D_pc\(8);
\u0|cpu|cpu|ALT_INV_D_pc\(1) <= NOT \u0|cpu|cpu|D_pc\(1);
\u0|cpu|cpu|ALT_INV_D_pc\(2) <= NOT \u0|cpu|cpu|D_pc\(2);
\u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~0_combout\ <= NOT \u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(3) <= NOT \u0|cpu|cpu|D_pc\(3);
\u0|cpu|cpu|ALT_INV_D_pc\(0) <= NOT \u0|cpu|cpu|D_pc\(0);
\u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\ <= NOT \u0|cpu|cpu|ic_fill_req_accepted~0_combout\;
\u0|jtag_uart|ALT_INV_LessThan1~0_combout\ <= NOT \u0|jtag_uart|LessThan1~0_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\u0|jtag_uart|ALT_INV_read_0~q\ <= NOT \u0|jtag_uart|read_0~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\;
\u0|jtag_uart|ALT_INV_ien_AE~0_combout\ <= NOT \u0|jtag_uart|ien_AE~0_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5);
\u0|jtag_uart|ALT_INV_LessThan0~0_combout\ <= NOT \u0|jtag_uart|LessThan0~0_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3) <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3);
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(16) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(16);
\u0|sys_clk_timer|ALT_INV_control_wr_strobe~combout\ <= NOT \u0|sys_clk_timer|control_wr_strobe~combout\;
\u0|sys_clk_timer|ALT_INV_Equal0~6_combout\ <= NOT \u0|sys_clk_timer|Equal0~6_combout\;
\u0|sys_clk_timer|ALT_INV_Equal0~5_combout\ <= NOT \u0|sys_clk_timer|Equal0~5_combout\;
\u0|sys_clk_timer|ALT_INV_Equal0~4_combout\ <= NOT \u0|sys_clk_timer|Equal0~4_combout\;
\u0|sys_clk_timer|ALT_INV_internal_counter\(0) <= NOT \u0|sys_clk_timer|internal_counter\(0);
\u0|sys_clk_timer|ALT_INV_internal_counter\(1) <= NOT \u0|sys_clk_timer|internal_counter\(1);
\u0|sys_clk_timer|ALT_INV_internal_counter\(2) <= NOT \u0|sys_clk_timer|internal_counter\(2);
\u0|sys_clk_timer|ALT_INV_Equal0~3_combout\ <= NOT \u0|sys_clk_timer|Equal0~3_combout\;
\u0|sys_clk_timer|ALT_INV_internal_counter\(6) <= NOT \u0|sys_clk_timer|internal_counter\(6);
\u0|sys_clk_timer|ALT_INV_internal_counter\(8) <= NOT \u0|sys_clk_timer|internal_counter\(8);
\u0|sys_clk_timer|ALT_INV_internal_counter\(9) <= NOT \u0|sys_clk_timer|internal_counter\(9);
\u0|sys_clk_timer|ALT_INV_internal_counter\(14) <= NOT \u0|sys_clk_timer|internal_counter\(14);
\u0|sys_clk_timer|ALT_INV_internal_counter\(15) <= NOT \u0|sys_clk_timer|internal_counter\(15);
\u0|sys_clk_timer|ALT_INV_Equal0~2_combout\ <= NOT \u0|sys_clk_timer|Equal0~2_combout\;
\u0|sys_clk_timer|ALT_INV_internal_counter\(3) <= NOT \u0|sys_clk_timer|internal_counter\(3);
\u0|sys_clk_timer|ALT_INV_Equal0~1_combout\ <= NOT \u0|sys_clk_timer|Equal0~1_combout\;
\u0|sys_clk_timer|ALT_INV_Equal0~0_combout\ <= NOT \u0|sys_clk_timer|Equal0~0_combout\;
\u0|sys_clk_timer|ALT_INV_delayed_unxcounter_is_zeroxx0~q\ <= NOT \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\;
\u0|sys_clk_timer|ALT_INV_status_wr_strobe~0_combout\ <= NOT \u0|sys_clk_timer|status_wr_strobe~0_combout\;
\u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\ <= NOT \u0|sys_clk_timer|period_l_wr_strobe~2_combout\;
\u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~1_combout\ <= NOT \u0|sys_clk_timer|period_l_wr_strobe~1_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(1);
\u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie_nxt~0_combout\ <= NOT \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_W_estatus_reg_pie_nxt~0_combout\ <= NOT \u0|cpu|cpu|W_estatus_reg_pie_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1_nxt~0_combout\ <= NOT \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout\;
\u0|cpu|cpu|ALT_INV_A_exc_active_no_break~combout\ <= NOT \u0|cpu|cpu|A_exc_active_no_break~combout\;
\u0|cpu|cpu|ALT_INV_Equal96~11_combout\ <= NOT \u0|cpu|cpu|Equal96~11_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_subtract~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_ld~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_ld~0_combout\;
\u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(0) <= NOT \u0|rst_controller|altera_reset_synchronizer_int_chain\(0);
\u0|cpu|cpu|ALT_INV_Equal220~0_combout\ <= NOT \u0|cpu|cpu|Equal220~0_combout\;
\u0|cpu|cpu|ALT_INV_M_shift_by_4\(2) <= NOT \u0|cpu|cpu|M_shift_by_4\(2);
\u0|cpu|cpu|ALT_INV_A_shift_by_4\(3) <= NOT \u0|cpu|cpu|A_shift_by_4\(3);
\u0|cpu|cpu|ALT_INV_M_shift_by_1\(2) <= NOT \u0|cpu|cpu|M_shift_by_1\(2);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~1_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\;
\u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\;
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\;
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(0) <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0);
\u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\ <= NOT \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\;
\u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_av_readdata_pre\(30) <= NOT \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30);
\u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\;
\u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\ <= NOT \u0|cpu|cpu|A_ld_align_sh8~q\;
\u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\ <= NOT \u0|cpu|cpu|A_ld_align_sh16~q\;
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(24) <= NOT \u0|cpu|cpu|d_readdata_d1\(24);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(8) <= NOT \u0|cpu|cpu|d_readdata_d1\(8);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(16) <= NOT \u0|cpu|cpu|d_readdata_d1\(16);
\u0|cpu|cpu|ALT_INV_d_readdata_d1\(0) <= NOT \u0|cpu|cpu|d_readdata_d1\(0);
\u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\ <= NOT \u0|cpu|cpu|A_ctrl_shift_rot_right~q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit~0_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit~0_combout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~2_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~2_combout\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~1_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~1_combout\;
\u0|cpu|cpu|ALT_INV_A_ctrl_shift_logical~q\ <= NOT \u0|cpu|cpu|A_ctrl_shift_logical~q\;
\u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\ <= NOT \u0|cpu|cpu|A_ctrl_rot_right~q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~0_combout\ <= NOT \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~0_combout\;
\u0|cpu|cpu|ALT_INV_A_ctrl_shift_right_arith~q\ <= NOT \u0|cpu|cpu|A_ctrl_shift_right_arith~q\;
\u0|cpu|cpu|ALT_INV_A_ctrl_ld~q\ <= NOT \u0|cpu|cpu|A_ctrl_ld~q\;
\u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\ <= NOT \u0|cpu|cpu|M_ctrl_rd_ctl_reg~q\;
\u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(0) <= NOT \u0|cpu|cpu|M_control_reg_rddata\(0);
\u0|cpu|cpu|ALT_INV_D_ctrl_retaddr~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_retaddr~1_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_retaddr~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_retaddr~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~10_combout\ <= NOT \u0|cpu|cpu|Equal96~10_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_logic~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_logic~1_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~9_combout\ <= NOT \u0|cpu|cpu|Equal96~9_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~8_combout\ <= NOT \u0|cpu|cpu|Equal96~8_combout\;
\u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_F~1_combout\ <= NOT \u0|cpu|cpu|E_regnum_b_cmp_F~1_combout\;
\u0|cpu|cpu|ALT_INV_E_dst_regnum\(3) <= NOT \u0|cpu|cpu|E_dst_regnum\(3);
\u0|cpu|cpu|ALT_INV_E_dst_regnum\(2) <= NOT \u0|cpu|cpu|E_dst_regnum\(2);
\u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|E_regnum_b_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_E_dst_regnum\(1) <= NOT \u0|cpu|cpu|E_dst_regnum\(1);
\u0|cpu|cpu|ALT_INV_E_dst_regnum\(0) <= NOT \u0|cpu|cpu|E_dst_regnum\(0);
\u0|cpu|cpu|ALT_INV_E_wr_dst_reg~combout\ <= NOT \u0|cpu|cpu|E_wr_dst_reg~combout\;
\u0|cpu|cpu|ALT_INV_E_wr_dst_reg_from_D~q\ <= NOT \u0|cpu|cpu|E_wr_dst_reg_from_D~q\;
\u0|cpu|cpu|ALT_INV_E_dst_regnum\(4) <= NOT \u0|cpu|cpu|E_dst_regnum\(4);
\u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_F~1_combout\ <= NOT \u0|cpu|cpu|M_regnum_b_cmp_F~1_combout\;
\u0|cpu|cpu|ALT_INV_M_dst_regnum\(4) <= NOT \u0|cpu|cpu|M_dst_regnum\(4);
\u0|cpu|cpu|ALT_INV_M_dst_regnum\(3) <= NOT \u0|cpu|cpu|M_dst_regnum\(3);
\u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|M_regnum_b_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_M_dst_regnum\(1) <= NOT \u0|cpu|cpu|M_dst_regnum\(1);
\u0|cpu|cpu|ALT_INV_M_dst_regnum\(0) <= NOT \u0|cpu|cpu|M_dst_regnum\(0);
\u0|cpu|cpu|ALT_INV_M_wr_dst_reg~0_combout\ <= NOT \u0|cpu|cpu|M_wr_dst_reg~0_combout\;
\u0|cpu|cpu|ALT_INV_M_wr_dst_reg_from_E~q\ <= NOT \u0|cpu|cpu|M_wr_dst_reg_from_E~q\;
\u0|cpu|cpu|ALT_INV_M_dst_regnum\(2) <= NOT \u0|cpu|cpu|M_dst_regnum\(2);
\u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_F~1_combout\ <= NOT \u0|cpu|cpu|A_regnum_b_cmp_F~1_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum~4_combout\ <= NOT \u0|cpu|cpu|A_dst_regnum~4_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(4) <= NOT \u0|cpu|cpu|A_dst_regnum_from_M\(4);
\u0|cpu|cpu|ALT_INV_A_dst_regnum~3_combout\ <= NOT \u0|cpu|cpu|A_dst_regnum~3_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(3) <= NOT \u0|cpu|cpu|A_dst_regnum_from_M\(3);
\u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|A_regnum_b_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum~2_combout\ <= NOT \u0|cpu|cpu|A_dst_regnum~2_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(2) <= NOT \u0|cpu|cpu|A_dst_regnum_from_M\(2);
\u0|cpu|cpu|ALT_INV_A_dst_regnum~1_combout\ <= NOT \u0|cpu|cpu|A_dst_regnum~1_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(1) <= NOT \u0|cpu|cpu|A_dst_regnum_from_M\(1);
\u0|cpu|cpu|ALT_INV_A_dst_regnum~0_combout\ <= NOT \u0|cpu|cpu|A_dst_regnum~0_combout\;
\u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(0) <= NOT \u0|cpu|cpu|A_dst_regnum_from_M\(0);
\u0|cpu|cpu|ALT_INV_A_wr_dst_reg~0_combout\ <= NOT \u0|cpu|cpu|A_wr_dst_reg~0_combout\;
\u0|cpu|cpu|ALT_INV_A_wr_dst_reg_from_M~q\ <= NOT \u0|cpu|cpu|A_wr_dst_reg_from_M~q\;
\u0|cpu|cpu|ALT_INV_D_regnum_b_cmp_F~0_combout\ <= NOT \u0|cpu|cpu|D_regnum_b_cmp_F~0_combout\;
\u0|cpu|cpu|ALT_INV_D_wr_dst_reg~combout\ <= NOT \u0|cpu|cpu|D_wr_dst_reg~combout\;
\u0|cpu|cpu|ALT_INV_Equal314~0_combout\ <= NOT \u0|cpu|cpu|Equal314~0_combout\;
\u0|cpu|cpu|ALT_INV_D_dst_regnum[3]~4_combout\ <= NOT \u0|cpu|cpu|D_dst_regnum[3]~4_combout\;
\u0|cpu|cpu|ALT_INV_D_dst_regnum[2]~3_combout\ <= NOT \u0|cpu|cpu|D_dst_regnum[2]~3_combout\;
\u0|cpu|cpu|ALT_INV_D_dst_regnum[0]~2_combout\ <= NOT \u0|cpu|cpu|D_dst_regnum[0]~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_ignore_dst~q\ <= NOT \u0|cpu|cpu|D_ctrl_ignore_dst~q\;
\u0|cpu|cpu|ALT_INV_D_dst_regnum[4]~1_combout\ <= NOT \u0|cpu|cpu|D_dst_regnum[4]~1_combout\;
\u0|cpu|cpu|ALT_INV_D_dst_regnum[1]~0_combout\ <= NOT \u0|cpu|cpu|D_dst_regnum[1]~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\ <= NOT \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q\;
\u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\ <= NOT \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q\;
\u0|cpu|cpu|ALT_INV_F_stall~0_combout\ <= NOT \u0|cpu|cpu|F_stall~0_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[13]~80_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[13]~80_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(13) <= NOT \u0|cpu|cpu|M_alu_result\(13);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[13]~32_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[13]~32_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(13) <= NOT \u0|cpu|cpu|A_slow_inst_result\(13);
\u0|cpu|cpu|ALT_INV_W_wr_data\(13) <= NOT \u0|cpu|cpu|W_wr_data\(13);
\u0|cpu|cpu|ALT_INV_E_alu_result\(13) <= NOT \u0|cpu|cpu|E_alu_result\(13);
\u0|cpu|cpu|ALT_INV_E_alu_result~30_combout\ <= NOT \u0|cpu|cpu|E_alu_result~30_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[12]~78_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[12]~78_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(12) <= NOT \u0|cpu|cpu|M_alu_result\(12);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[12]~31_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[12]~31_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(12) <= NOT \u0|cpu|cpu|A_slow_inst_result\(12);
\u0|cpu|cpu|ALT_INV_W_wr_data\(12) <= NOT \u0|cpu|cpu|W_wr_data\(12);
\u0|cpu|cpu|ALT_INV_E_alu_result\(12) <= NOT \u0|cpu|cpu|E_alu_result\(12);
\u0|cpu|cpu|ALT_INV_E_alu_result~29_combout\ <= NOT \u0|cpu|cpu|E_alu_result~29_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[14]~76_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[14]~76_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(14) <= NOT \u0|cpu|cpu|M_alu_result\(14);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[14]~30_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[14]~30_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(14) <= NOT \u0|cpu|cpu|A_slow_inst_result\(14);
\u0|cpu|cpu|ALT_INV_W_wr_data\(14) <= NOT \u0|cpu|cpu|W_wr_data\(14);
\u0|cpu|cpu|ALT_INV_E_alu_result\(14) <= NOT \u0|cpu|cpu|E_alu_result\(14);
\u0|cpu|cpu|ALT_INV_E_alu_result~28_combout\ <= NOT \u0|cpu|cpu|E_alu_result~28_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[15]~74_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[15]~74_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(15) <= NOT \u0|cpu|cpu|M_alu_result\(15);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[15]~29_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[15]~29_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(15) <= NOT \u0|cpu|cpu|A_slow_inst_result\(15);
\u0|cpu|cpu|ALT_INV_W_wr_data\(15) <= NOT \u0|cpu|cpu|W_wr_data\(15);
\u0|cpu|cpu|ALT_INV_E_alu_result\(15) <= NOT \u0|cpu|cpu|E_alu_result\(15);
\u0|cpu|cpu|ALT_INV_E_alu_result~27_combout\ <= NOT \u0|cpu|cpu|E_alu_result~27_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[9]~72_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[9]~72_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(9) <= NOT \u0|cpu|cpu|M_alu_result\(9);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[9]~28_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[9]~28_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(9) <= NOT \u0|cpu|cpu|A_slow_inst_result\(9);
\u0|cpu|cpu|ALT_INV_W_wr_data\(9) <= NOT \u0|cpu|cpu|W_wr_data\(9);
\u0|cpu|cpu|ALT_INV_E_alu_result\(9) <= NOT \u0|cpu|cpu|E_alu_result\(9);
\u0|cpu|cpu|ALT_INV_E_alu_result~26_combout\ <= NOT \u0|cpu|cpu|E_alu_result~26_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[10]~70_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[10]~70_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(10) <= NOT \u0|cpu|cpu|M_alu_result\(10);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~27_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[10]~27_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(10) <= NOT \u0|cpu|cpu|A_slow_inst_result\(10);
\u0|cpu|cpu|ALT_INV_W_wr_data\(10) <= NOT \u0|cpu|cpu|W_wr_data\(10);
\u0|cpu|cpu|ALT_INV_E_alu_result\(10) <= NOT \u0|cpu|cpu|E_alu_result\(10);
\u0|cpu|cpu|ALT_INV_E_alu_result~25_combout\ <= NOT \u0|cpu|cpu|E_alu_result~25_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[8]~68_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[8]~68_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(8) <= NOT \u0|cpu|cpu|M_alu_result\(8);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[8]~26_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[8]~26_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(8) <= NOT \u0|cpu|cpu|A_slow_inst_result\(8);
\u0|cpu|cpu|ALT_INV_W_wr_data\(8) <= NOT \u0|cpu|cpu|W_wr_data\(8);
\u0|cpu|cpu|ALT_INV_E_alu_result\(8) <= NOT \u0|cpu|cpu|E_alu_result\(8);
\u0|cpu|cpu|ALT_INV_E_alu_result~24_combout\ <= NOT \u0|cpu|cpu|E_alu_result~24_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[11]~66_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[11]~66_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(11) <= NOT \u0|cpu|cpu|M_alu_result\(11);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[11]~25_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[11]~25_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(11) <= NOT \u0|cpu|cpu|A_slow_inst_result\(11);
\u0|cpu|cpu|ALT_INV_W_wr_data\(11) <= NOT \u0|cpu|cpu|W_wr_data\(11);
\u0|cpu|cpu|ALT_INV_E_alu_result\(11) <= NOT \u0|cpu|cpu|E_alu_result\(11);
\u0|cpu|cpu|ALT_INV_E_alu_result~23_combout\ <= NOT \u0|cpu|cpu|E_alu_result~23_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[17]~34_combout\ <= NOT \u0|cpu|cpu|D_src2[17]~34_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[17]~65_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[17]~65_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[17]~64_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[17]~64_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(17) <= NOT \u0|cpu|cpu|W_wr_data\(17);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[17]~24_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[17]~24_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(17) <= NOT \u0|cpu|cpu|A_slow_inst_result\(17);
\u0|cpu|cpu|ALT_INV_M_alu_result\(17) <= NOT \u0|cpu|cpu|M_alu_result\(17);
\u0|cpu|cpu|ALT_INV_E_alu_result~22_combout\ <= NOT \u0|cpu|cpu|E_alu_result~22_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[27]~32_combout\ <= NOT \u0|cpu|cpu|D_src2[27]~32_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(17) <= NOT \u0|cpu|cpu|D_iw\(17);
\u0|cpu|cpu|ALT_INV_D_src2_reg[27]~63_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[27]~63_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[27]~62_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[27]~62_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(27) <= NOT \u0|cpu|cpu|W_wr_data\(27);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[27]~23_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[27]~23_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(27) <= NOT \u0|cpu|cpu|A_slow_inst_result\(27);
\u0|cpu|cpu|ALT_INV_M_alu_result\(27) <= NOT \u0|cpu|cpu|M_alu_result\(27);
\u0|cpu|cpu|ALT_INV_D_src2_reg[27]~61_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[27]~61_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~21_combout\ <= NOT \u0|cpu|cpu|E_alu_result~21_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[23]~30_combout\ <= NOT \u0|cpu|cpu|D_src2[23]~30_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[23]~60_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[23]~60_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[23]~59_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[23]~59_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(23) <= NOT \u0|cpu|cpu|W_wr_data\(23);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[23]~22_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[23]~22_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(23) <= NOT \u0|cpu|cpu|A_slow_inst_result\(23);
\u0|cpu|cpu|ALT_INV_M_alu_result\(23) <= NOT \u0|cpu|cpu|M_alu_result\(23);
\u0|cpu|cpu|ALT_INV_D_src2_reg[23]~58_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[23]~58_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~20_combout\ <= NOT \u0|cpu|cpu|E_alu_result~20_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[24]~28_combout\ <= NOT \u0|cpu|cpu|D_src2[24]~28_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[24]~57_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[24]~57_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[24]~56_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[24]~56_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(24) <= NOT \u0|cpu|cpu|W_wr_data\(24);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[24]~21_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[24]~21_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(24) <= NOT \u0|cpu|cpu|A_slow_inst_result\(24);
\u0|cpu|cpu|ALT_INV_M_alu_result\(24) <= NOT \u0|cpu|cpu|M_alu_result\(24);
\u0|cpu|cpu|ALT_INV_D_src2_reg[24]~55_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[24]~55_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~19_combout\ <= NOT \u0|cpu|cpu|E_alu_result~19_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[20]~26_combout\ <= NOT \u0|cpu|cpu|D_src2[20]~26_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(10) <= NOT \u0|cpu|cpu|D_iw\(10);
\u0|cpu|cpu|ALT_INV_D_src2_reg[20]~54_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[20]~54_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[20]~53_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[20]~53_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(20) <= NOT \u0|cpu|cpu|W_wr_data\(20);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[20]~20_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[20]~20_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(20) <= NOT \u0|cpu|cpu|A_slow_inst_result\(20);
\u0|cpu|cpu|ALT_INV_M_alu_result\(20) <= NOT \u0|cpu|cpu|M_alu_result\(20);
\u0|cpu|cpu|ALT_INV_E_alu_result~18_combout\ <= NOT \u0|cpu|cpu|E_alu_result~18_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[22]~24_combout\ <= NOT \u0|cpu|cpu|D_src2[22]~24_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[22]~52_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[22]~52_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[22]~51_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[22]~51_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(22) <= NOT \u0|cpu|cpu|W_wr_data\(22);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[22]~19_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[22]~19_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(22) <= NOT \u0|cpu|cpu|A_slow_inst_result\(22);
\u0|cpu|cpu|ALT_INV_M_alu_result\(22) <= NOT \u0|cpu|cpu|M_alu_result\(22);
\u0|cpu|cpu|ALT_INV_E_alu_result~17_combout\ <= NOT \u0|cpu|cpu|E_alu_result~17_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[18]~22_combout\ <= NOT \u0|cpu|cpu|D_src2[18]~22_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[18]~50_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[18]~50_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[18]~49_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[18]~49_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(18) <= NOT \u0|cpu|cpu|W_wr_data\(18);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[18]~18_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(18) <= NOT \u0|cpu|cpu|A_slow_inst_result\(18);
\u0|cpu|cpu|ALT_INV_M_alu_result\(18) <= NOT \u0|cpu|cpu|M_alu_result\(18);
\u0|cpu|cpu|ALT_INV_E_alu_result~16_combout\ <= NOT \u0|cpu|cpu|E_alu_result~16_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[19]~20_combout\ <= NOT \u0|cpu|cpu|D_src2[19]~20_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(9) <= NOT \u0|cpu|cpu|D_iw\(9);
\u0|cpu|cpu|ALT_INV_D_src2_reg[19]~48_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[19]~48_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[19]~47_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[19]~47_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(19) <= NOT \u0|cpu|cpu|W_wr_data\(19);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[19]~17_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(19) <= NOT \u0|cpu|cpu|A_slow_inst_result\(19);
\u0|cpu|cpu|ALT_INV_M_alu_result\(19) <= NOT \u0|cpu|cpu|M_alu_result\(19);
\u0|cpu|cpu|ALT_INV_E_alu_result~15_combout\ <= NOT \u0|cpu|cpu|E_alu_result~15_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[25]~18_combout\ <= NOT \u0|cpu|cpu|D_src2[25]~18_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[25]~46_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[25]~46_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[25]~45_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[25]~45_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(25) <= NOT \u0|cpu|cpu|W_wr_data\(25);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[25]~16_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[25]~16_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(25) <= NOT \u0|cpu|cpu|A_slow_inst_result\(25);
\u0|cpu|cpu|ALT_INV_M_alu_result\(25) <= NOT \u0|cpu|cpu|M_alu_result\(25);
\u0|cpu|cpu|ALT_INV_D_src2_reg[25]~44_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[25]~44_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~14_combout\ <= NOT \u0|cpu|cpu|E_alu_result~14_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[26]~16_combout\ <= NOT \u0|cpu|cpu|D_src2[26]~16_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[26]~43_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[26]~43_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[26]~42_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[26]~42_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(26) <= NOT \u0|cpu|cpu|W_wr_data\(26);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[26]~15_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[26]~15_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(26) <= NOT \u0|cpu|cpu|A_slow_inst_result\(26);
\u0|cpu|cpu|ALT_INV_M_alu_result\(26) <= NOT \u0|cpu|cpu|M_alu_result\(26);
\u0|cpu|cpu|ALT_INV_D_src2_reg[26]~41_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[26]~41_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~13_combout\ <= NOT \u0|cpu|cpu|E_alu_result~13_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[29]~14_combout\ <= NOT \u0|cpu|cpu|D_src2[29]~14_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(19) <= NOT \u0|cpu|cpu|D_iw\(19);
\u0|cpu|cpu|ALT_INV_D_src2_reg[29]~40_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[29]~40_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[29]~39_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[29]~39_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(29) <= NOT \u0|cpu|cpu|W_wr_data\(29);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[29]~14_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(29) <= NOT \u0|cpu|cpu|A_slow_inst_result\(29);
\u0|cpu|cpu|ALT_INV_M_alu_result\(29) <= NOT \u0|cpu|cpu|M_alu_result\(29);
\u0|cpu|cpu|ALT_INV_D_src2_reg[29]~38_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[29]~38_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~12_combout\ <= NOT \u0|cpu|cpu|E_alu_result~12_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[16]~12_combout\ <= NOT \u0|cpu|cpu|D_src2[16]~12_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[16]~37_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[16]~37_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[16]~36_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[16]~36_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(16) <= NOT \u0|cpu|cpu|W_wr_data\(16);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[16]~13_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[16]~13_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(16) <= NOT \u0|cpu|cpu|A_slow_inst_result\(16);
\u0|cpu|cpu|ALT_INV_A_inst_result\(16) <= NOT \u0|cpu|cpu|A_inst_result\(16);
\u0|cpu|cpu|ALT_INV_M_alu_result\(16) <= NOT \u0|cpu|cpu|M_alu_result\(16);
\u0|cpu|cpu|ALT_INV_E_alu_result[16]~11_combout\ <= NOT \u0|cpu|cpu|E_alu_result[16]~11_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[16]~9_combout\ <= NOT \u0|cpu|cpu|E_logic_result[16]~9_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[0]~10_combout\ <= NOT \u0|cpu|cpu|D_src2[0]~10_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(6) <= NOT \u0|cpu|cpu|D_iw\(6);
\u0|cpu|cpu|ALT_INV_D_src2[28]~8_combout\ <= NOT \u0|cpu|cpu|D_src2[28]~8_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(18) <= NOT \u0|cpu|cpu|D_iw\(18);
\u0|cpu|cpu|ALT_INV_D_src2_reg[28]~35_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[28]~35_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[28]~34_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[28]~34_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(28) <= NOT \u0|cpu|cpu|W_wr_data\(28);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[28]~12_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[28]~12_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(28) <= NOT \u0|cpu|cpu|A_slow_inst_result\(28);
\u0|cpu|cpu|ALT_INV_M_alu_result\(28) <= NOT \u0|cpu|cpu|M_alu_result\(28);
\u0|cpu|cpu|ALT_INV_D_src2_reg[28]~33_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[28]~33_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~10_combout\ <= NOT \u0|cpu|cpu|E_alu_result~10_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[28]~8_combout\ <= NOT \u0|cpu|cpu|E_logic_result[28]~8_combout\;
\u0|cpu|cpu|ALT_INV_E_logic_result[28]~7_combout\ <= NOT \u0|cpu|cpu|E_logic_result[28]~7_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[30]~6_combout\ <= NOT \u0|cpu|cpu|D_src2[30]~6_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(20) <= NOT \u0|cpu|cpu|D_iw\(20);
\u0|cpu|cpu|ALT_INV_D_src2_reg[30]~32_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[30]~32_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[30]~31_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[30]~31_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(30) <= NOT \u0|cpu|cpu|W_wr_data\(30);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[30]~11_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[30]~11_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(30) <= NOT \u0|cpu|cpu|A_slow_inst_result\(30);
\u0|cpu|cpu|ALT_INV_M_alu_result\(30) <= NOT \u0|cpu|cpu|M_alu_result\(30);
\u0|cpu|cpu|ALT_INV_D_src2_reg[30]~30_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[30]~30_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~9_combout\ <= NOT \u0|cpu|cpu|E_alu_result~9_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[31]~4_combout\ <= NOT \u0|cpu|cpu|D_src2[31]~4_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[31]~29_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[31]~29_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[31]~28_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[31]~28_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(31) <= NOT \u0|cpu|cpu|M_alu_result\(31);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[31]~10_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[31]~10_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(31) <= NOT \u0|cpu|cpu|A_slow_inst_result\(31);
\u0|cpu|cpu|ALT_INV_W_wr_data\(31) <= NOT \u0|cpu|cpu|W_wr_data\(31);
\u0|cpu|cpu|ALT_INV_D_src2_reg[31]~27_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[31]~27_combout\;
\u0|cpu|cpu|ALT_INV_E_alu_result~8_combout\ <= NOT \u0|cpu|cpu|E_alu_result~8_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[21]~2_combout\ <= NOT \u0|cpu|cpu|D_src2[21]~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\ <= NOT \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q\;
\u0|cpu|cpu|ALT_INV_D_iw\(21) <= NOT \u0|cpu|cpu|D_iw\(21);
\u0|cpu|cpu|ALT_INV_D_src2_reg[21]~26_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[21]~26_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[21]~25_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[21]~25_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(21) <= NOT \u0|cpu|cpu|W_wr_data\(21);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[21]~9_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[21]~9_combout\;
\u0|cpu|cpu|ALT_INV_A_slow_inst_result\(21) <= NOT \u0|cpu|cpu|A_slow_inst_result\(21);
\u0|cpu|cpu|ALT_INV_M_alu_result\(21) <= NOT \u0|cpu|cpu|M_alu_result\(21);
\u0|cpu|cpu|ALT_INV_E_alu_result~7_combout\ <= NOT \u0|cpu|cpu|E_alu_result~7_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~7_combout\ <= NOT \u0|cpu|cpu|Equal96~7_combout\;
\u0|cpu|cpu|ALT_INV_D_logic_op_raw[1]~1_combout\ <= NOT \u0|cpu|cpu|D_logic_op_raw[1]~1_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(27) <= NOT \u0|cpu|cpu|D_iw\(27);
\u0|cpu|cpu|ALT_INV_D_iw\(28) <= NOT \u0|cpu|cpu|D_iw\(28);
\u0|cpu|cpu|ALT_INV_D_iw\(29) <= NOT \u0|cpu|cpu|D_iw\(29);
\u0|cpu|cpu|ALT_INV_D_iw\(30) <= NOT \u0|cpu|cpu|D_iw\(30);
\u0|cpu|cpu|ALT_INV_D_iw\(31) <= NOT \u0|cpu|cpu|D_iw\(31);
\u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\ <= NOT \u0|cpu|cpu|E_src1[24]~1_combout\;
\u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\ <= NOT \u0|cpu|cpu|E_src1[24]~0_combout\;
\u0|cpu|cpu|ALT_INV_E_src2[0]~2_combout\ <= NOT \u0|cpu|cpu|E_src2[0]~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\ <= NOT \u0|cpu|cpu|D_ctrl_hi_imm16~q\;
\u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\ <= NOT \u0|cpu|cpu|E_src2[12]~1_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(8) <= NOT \u0|cpu|cpu|D_iw\(8);
\u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\ <= NOT \u0|cpu|cpu|D_ctrl_src2_choose_imm~q\;
\u0|cpu|cpu|ALT_INV_D_logic_op_raw[0]~0_combout\ <= NOT \u0|cpu|cpu|D_logic_op_raw[0]~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~6_combout\ <= NOT \u0|cpu|cpu|Equal96~6_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~5_combout\ <= NOT \u0|cpu|cpu|Equal96~5_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~4_combout\ <= NOT \u0|cpu|cpu|Equal96~4_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~3_combout\ <= NOT \u0|cpu|cpu|Equal96~3_combout\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rst2~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read2~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read1~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena1~q\;
\u0|jtag_uart|ALT_INV_r_val~q\ <= NOT \u0|jtag_uart|r_val~q\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(3) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(0);
\u0|rst_controller|ALT_INV_r_early_rst~q\ <= NOT \u0|rst_controller|r_early_rst~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(28) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(28);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(27) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(27);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(26) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(26);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(36) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(36);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(37) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(37);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(4);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(0) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(0);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(25) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(25);
\u0|cpu|cpu|ALT_INV_D_src2_reg[7]~23_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[7]~23_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(7) <= NOT \u0|cpu|cpu|M_alu_result\(7);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[7]~8_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[7]~8_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(7) <= NOT \u0|cpu|cpu|W_wr_data\(7);
\u0|cpu|cpu|ALT_INV_E_alu_result\(7) <= NOT \u0|cpu|cpu|E_alu_result\(7);
\u0|cpu|cpu|ALT_INV_E_alu_result~6_combout\ <= NOT \u0|cpu|cpu|E_alu_result~6_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[6]~21_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[6]~21_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(6) <= NOT \u0|cpu|cpu|M_alu_result\(6);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[6]~7_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[6]~7_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(6) <= NOT \u0|cpu|cpu|W_wr_data\(6);
\u0|cpu|cpu|ALT_INV_E_alu_result\(6) <= NOT \u0|cpu|cpu|E_alu_result\(6);
\u0|cpu|cpu|ALT_INV_E_alu_result~5_combout\ <= NOT \u0|cpu|cpu|E_alu_result~5_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[5]~19_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[5]~19_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(5) <= NOT \u0|cpu|cpu|M_alu_result\(5);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[5]~6_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[5]~6_combout\;
\u0|cpu|cpu|ALT_INV_W_wr_data\(5) <= NOT \u0|cpu|cpu|W_wr_data\(5);
\u0|cpu|cpu|ALT_INV_E_alu_result\(5) <= NOT \u0|cpu|cpu|E_alu_result\(5);
\u0|cpu|cpu|ALT_INV_E_alu_result~4_combout\ <= NOT \u0|cpu|cpu|E_alu_result~4_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[4]~17_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[4]~17_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(4) <= NOT \u0|cpu|cpu|M_alu_result\(4);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[4]~5_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[4]~5_combout\;
\u0|cpu|cpu|ALT_INV_A_inst_result\(4) <= NOT \u0|cpu|cpu|A_inst_result\(4);
\u0|cpu|cpu|ALT_INV_W_wr_data\(4) <= NOT \u0|cpu|cpu|W_wr_data\(4);
\u0|cpu|cpu|ALT_INV_E_alu_result\(4) <= NOT \u0|cpu|cpu|E_alu_result\(4);
\u0|cpu|cpu|ALT_INV_E_alu_result~3_combout\ <= NOT \u0|cpu|cpu|E_alu_result~3_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[3]~15_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[3]~15_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(3) <= NOT \u0|cpu|cpu|M_alu_result\(3);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[3]~4_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[3]~4_combout\;
\u0|cpu|cpu|ALT_INV_A_inst_result\(3) <= NOT \u0|cpu|cpu|A_inst_result\(3);
\u0|cpu|cpu|ALT_INV_W_wr_data\(3) <= NOT \u0|cpu|cpu|W_wr_data\(3);
\u0|cpu|cpu|ALT_INV_E_alu_result\(3) <= NOT \u0|cpu|cpu|E_alu_result\(3);
\u0|cpu|cpu|ALT_INV_E_alu_result~2_combout\ <= NOT \u0|cpu|cpu|E_alu_result~2_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[2]~13_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[2]~13_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(2) <= NOT \u0|cpu|cpu|M_alu_result\(2);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[2]~3_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[2]~3_combout\;
\u0|cpu|cpu|ALT_INV_A_inst_result\(2) <= NOT \u0|cpu|cpu|A_inst_result\(2);
\u0|cpu|cpu|ALT_INV_W_wr_data\(2) <= NOT \u0|cpu|cpu|W_wr_data\(2);
\u0|cpu|cpu|ALT_INV_E_alu_result\(2) <= NOT \u0|cpu|cpu|E_alu_result\(2);
\u0|cpu|cpu|ALT_INV_E_alu_result\(1) <= NOT \u0|cpu|cpu|E_alu_result\(1);
\u0|cpu|cpu|ALT_INV_D_src2_reg[1]~11_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[1]~11_combout\;
\u0|cpu|cpu|ALT_INV_M_alu_result\(1) <= NOT \u0|cpu|cpu|M_alu_result\(1);
\u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[1]~2_combout\ <= NOT \u0|cpu|cpu|A_wr_data_unfiltered[1]~2_combout\;
\u0|cpu|cpu|ALT_INV_A_inst_result\(1) <= NOT \u0|cpu|cpu|A_inst_result\(1);
\u0|cpu|cpu|ALT_INV_W_wr_data\(1) <= NOT \u0|cpu|cpu|W_wr_data\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(17) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(17);
\u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_grant[1]~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\;
\u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_grant[1]~1_combout\ <= NOT \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\;
\u0|cpu|cpu|ALT_INV_D_pc\(9) <= NOT \u0|cpu|cpu|D_pc\(9);
\u0|cpu|cpu|ALT_INV_D_pc\(10) <= NOT \u0|cpu|cpu|D_pc\(10);
\u0|cpu|cpu|ALT_INV_D_pc\(11) <= NOT \u0|cpu|cpu|D_pc\(11);
\u0|cpu|cpu|ALT_INV_D_pc\(12) <= NOT \u0|cpu|cpu|D_pc\(12);
\u0|cpu|cpu|ALT_INV_D_pc\(13) <= NOT \u0|cpu|cpu|D_pc\(13);
\u0|cpu|cpu|ALT_INV_D_pc\(14) <= NOT \u0|cpu|cpu|D_pc\(14);
\u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_response_sink_accepted~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\;
\u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][61]~q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q\;
\u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\ <= NOT \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][61]~q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\;
\u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_pending_response_count\(0) <= NOT \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0);
\u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_save_dest_id~0_combout\ <= NOT \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\ <= NOT \u0|cpu|cpu|D_ic_fill_starting~combout\;
\u0|cpu|cpu|ALT_INV_D_ic_fill_starting~0_combout\ <= NOT \u0|cpu|cpu|D_ic_fill_starting~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_prevent_refill~q\ <= NOT \u0|cpu|cpu|ic_fill_prevent_refill~q\;
\u0|cpu|cpu|ALT_INV_D_ic_fill_same_tag_line~q\ <= NOT \u0|cpu|cpu|D_ic_fill_same_tag_line~q\;
\u0|cpu|cpu|ALT_INV_D_kill~q\ <= NOT \u0|cpu|cpu|D_kill~q\;
\u0|cpu|cpu|ALT_INV_D_iw_valid~q\ <= NOT \u0|cpu|cpu|D_iw_valid~q\;
\u0|cpu|cpu|ALT_INV_E_valid_jmp_indirect~q\ <= NOT \u0|cpu|cpu|E_valid_jmp_indirect~q\;
\u0|cpu|cpu|ALT_INV_i_read_nxt~1_combout\ <= NOT \u0|cpu|cpu|i_read_nxt~1_combout\;
\u0|cpu|cpu|ALT_INV_i_read_nxt~0_combout\ <= NOT \u0|cpu|cpu|i_read_nxt~0_combout\;
\u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\ <= NOT \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(3) <= NOT \u0|cpu|cpu|ic_fill_ap_cnt\(3);
\u0|cpu|cpu|ALT_INV_ic_fill_active~q\ <= NOT \u0|cpu|cpu|ic_fill_active~q\;
\u0|cpu|cpu|ALT_INV_Equal150~8_combout\ <= NOT \u0|cpu|cpu|Equal150~8_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~7_combout\ <= NOT \u0|cpu|cpu|Equal150~7_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~5_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~5_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~4_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~4_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~6_combout\ <= NOT \u0|cpu|cpu|Equal150~6_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~5_combout\ <= NOT \u0|cpu|cpu|Equal150~5_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~3_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~3_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~4_combout\ <= NOT \u0|cpu|cpu|Equal150~4_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~3_combout\ <= NOT \u0|cpu|cpu|Equal150~3_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~2_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~2_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~2_combout\ <= NOT \u0|cpu|cpu|Equal96~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~1_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_logic~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_logic~0_combout\;
\u0|cpu|cpu|ALT_INV_E_src2[12]~0_combout\ <= NOT \u0|cpu|cpu|E_src2[12]~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_unimp_trap~1_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~2_combout\ <= NOT \u0|cpu|cpu|Equal150~2_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~1_combout\ <= NOT \u0|cpu|cpu|Equal150~1_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~1_combout\ <= NOT \u0|cpu|cpu|Equal96~1_combout\;
\u0|cpu|cpu|ALT_INV_Equal150~0_combout\ <= NOT \u0|cpu|cpu|Equal150~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_unimp_trap~0_combout\;
\u0|cpu|cpu|ALT_INV_Equal96~0_combout\ <= NOT \u0|cpu|cpu|Equal96~0_combout\;
\u0|cpu|cpu|ALT_INV_D_iw\(3) <= NOT \u0|cpu|cpu|D_iw\(3);
\u0|cpu|cpu|ALT_INV_D_iw\(4) <= NOT \u0|cpu|cpu|D_iw\(4);
\u0|cpu|cpu|ALT_INV_D_iw\(5) <= NOT \u0|cpu|cpu|D_iw\(5);
\u0|cpu|cpu|ALT_INV_D_iw\(13) <= NOT \u0|cpu|cpu|D_iw\(13);
\u0|cpu|cpu|ALT_INV_D_iw\(16) <= NOT \u0|cpu|cpu|D_iw\(16);
\u0|cpu|cpu|ALT_INV_D_iw\(15) <= NOT \u0|cpu|cpu|D_iw\(15);
\u0|cpu|cpu|ALT_INV_D_iw\(11) <= NOT \u0|cpu|cpu|D_iw\(11);
\u0|cpu|cpu|ALT_INV_D_iw\(12) <= NOT \u0|cpu|cpu|D_iw\(12);
\u0|cpu|cpu|ALT_INV_D_iw\(14) <= NOT \u0|cpu|cpu|D_iw\(14);
\u0|cpu|cpu|ALT_INV_E_ctrl_br_cond~q\ <= NOT \u0|cpu|cpu|E_ctrl_br_cond~q\;
\u0|cpu|cpu|ALT_INV_E_iw\(21) <= NOT \u0|cpu|cpu|E_iw\(21);
\u0|cpu|cpu|ALT_INV_D_valid~combout\ <= NOT \u0|cpu|cpu|D_valid~combout\;
\u0|cpu|cpu|ALT_INV_D_data_depend~1_combout\ <= NOT \u0|cpu|cpu|D_data_depend~1_combout\;
\u0|cpu|cpu|ALT_INV_M_ctrl_late_result~q\ <= NOT \u0|cpu|cpu|M_ctrl_late_result~q\;
\u0|cpu|cpu|ALT_INV_D_data_depend~0_combout\ <= NOT \u0|cpu|cpu|D_data_depend~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\ <= NOT \u0|cpu|cpu|D_ctrl_a_not_src~q\;
\u0|cpu|cpu|ALT_INV_E_ctrl_late_result~q\ <= NOT \u0|cpu|cpu|E_ctrl_late_result~q\;
\u0|cpu|cpu|ALT_INV_D_issue~q\ <= NOT \u0|cpu|cpu|D_issue~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(19) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(19);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(35) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(35);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(34) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(34);
\u0|cpu|cpu|ALT_INV_M_iw\(16) <= NOT \u0|cpu|cpu|M_iw\(16);
\u0|cpu|cpu|ALT_INV_M_iw\(11) <= NOT \u0|cpu|cpu|M_iw\(11);
\u0|cpu|cpu|ALT_INV_M_iw\(14) <= NOT \u0|cpu|cpu|M_iw\(14);
\u0|cpu|cpu|ALT_INV_M_exc_break~0_combout\ <= NOT \u0|cpu|cpu|M_exc_break~0_combout\;
\u0|cpu|cpu|ALT_INV_ic_fill_line\(1) <= NOT \u0|cpu|cpu|ic_fill_line\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[2]~DUPLICATE_q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[12]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[15]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_ctrl_mem16~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_F_pc[2]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|F_pc[2]~DUPLICATE_q\;
\u0|sys_clk_timer|ALT_INV_force_reload~DUPLICATE_q\ <= NOT \u0|sys_clk_timer|force_reload~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_iw[9]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_iw[9]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_pc_plus_one[6]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_pc_plus_one[6]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_pc_plus_one[1]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_pc_plus_one[1]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_F_pc[3]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|F_pc[3]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|F_pc[5]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_F_pc[6]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|F_pc[6]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_F_pc[11]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|F_pc[11]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_F_pc[14]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|F_pc[14]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_pc[7]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_pc[7]~DUPLICATE_q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_pc[1]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_pc[1]~DUPLICATE_q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\;
\u0|sys_clk_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\ <= NOT \u0|sys_clk_timer|internal_counter[0]~DUPLICATE_q\;
\u0|sys_clk_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\ <= NOT \u0|sys_clk_timer|internal_counter[2]~DUPLICATE_q\;
\u0|sys_clk_timer|ALT_INV_internal_counter[6]~DUPLICATE_q\ <= NOT \u0|sys_clk_timer|internal_counter[6]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[17]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_W_wr_data[18]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|W_wr_data[18]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[19]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[19]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[7]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_W_wr_data[29]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|W_wr_data[29]~DUPLICATE_q\;
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\ <= NOT \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_alu_result[3]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_alu_result[3]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_alu_result[2]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_alu_result[2]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[16]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[15]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[14]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_iw[15]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_iw[15]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~DUPLICATE_q\ <= NOT \u0|cpu|cpu|W_bstatus_reg_pie~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_iw[6]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_iw[6]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|D_iw[2]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src2[1]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src2[1]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_ctrl_shift_rot~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[1]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src2_reg[3]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src2_reg[3]~DUPLICATE_q\;
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_iw[16]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_iw[16]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata[3]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_iw[13]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_iw[13]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_M_iw[12]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|M_iw[12]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[0]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE_q\;
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE_q\;
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\ <= NOT \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_st_data[6]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_st_data[5]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_st_data[4]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_st_data[1]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\ <= NOT \u0|cpu|cpu|d_write~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_st_data[0]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[9]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[31]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[27]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[16]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[17]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\;
\u0|sys_clk_timer|ALT_INV_internal_counter[27]~DUPLICATE_q\ <= NOT \u0|sys_clk_timer|internal_counter[27]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[12]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[12]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[15]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[15]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_inst_result[9]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_inst_result[9]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[8]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[8]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_inst_result[8]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_inst_result[8]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[23]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[23]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[22]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[22]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[18]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[18]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[26]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[26]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[28]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[28]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_extra_pc[4]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_extra_pc[4]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[3]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[3]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_A_shift_rot_result[2]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|A_shift_rot_result[2]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src1[13]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src1[13]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src2[12]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src2[12]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src1[27]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src1[27]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src1[20]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src1[20]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src1[25]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src1[25]~DUPLICATE_q\;
\u0|cpu|cpu|ALT_INV_E_src1[28]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|E_src1[28]~DUPLICATE_q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~5_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~8_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~4_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0\(3);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1) <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1);
\ALT_INV_altera_internal_jtag~TDIUTAP\ <= NOT \altera_internal_jtag~TDIUTAP\;
\ALT_INV_altera_internal_jtag~TCKUTAP\ <= NOT \altera_internal_jtag~TCKUTAP\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\ALT_INV_~GND~combout\ <= NOT \~GND~combout\;
\u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\ <= NOT \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\;
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write~1_combout\ <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~1_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~10_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~10_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~9_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~9_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~8_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~8_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_illegal~7_combout\ <= NOT \u0|cpu|cpu|D_ctrl_illegal~7_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_cmp~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_cmp~1_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~2_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_force_xor~1_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_force_xor~0_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_logic~2_combout\ <= NOT \u0|cpu|cpu|D_ctrl_logic~2_combout\;
\u0|cpu|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\ <= NOT \u0|cpu|cpu|D_ctrl_alu_subtract~2_combout\;
\u0|cpu|cpu|ALT_INV_F_ctrl_src2_choose_imm~1_combout\ <= NOT \u0|cpu|cpu|F_ctrl_src2_choose_imm~1_combout\;
\u0|cpu|cpu|ALT_INV_F_ctrl_src2_choose_imm~0_combout\ <= NOT \u0|cpu|cpu|F_ctrl_src2_choose_imm~0_combout\;
\u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~2_combout\ <= NOT \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2_combout\;
\u0|cpu|cpu|ALT_INV_F_issue~0_combout\ <= NOT \u0|cpu|cpu|F_issue~0_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[1]~41_combout\ <= NOT \u0|cpu|cpu|D_src2[1]~41_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[2]~40_combout\ <= NOT \u0|cpu|cpu|D_src2[2]~40_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[3]~39_combout\ <= NOT \u0|cpu|cpu|D_src2[3]~39_combout\;
\u0|cpu|cpu|ALT_INV_D_src2[4]~38_combout\ <= NOT \u0|cpu|cpu|D_src2[4]~38_combout\;
\u0|cpu|cpu|ALT_INV_F_ctrl_unsigned_lo_imm16~1_combout\ <= NOT \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[28]~106_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[28]~106_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[30]~105_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[30]~105_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[31]~104_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[31]~104_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[29]~103_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[29]~103_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[23]~102_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[23]~102_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[24]~101_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[24]~101_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[25]~100_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[25]~100_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[26]~99_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[26]~99_combout\;
\u0|cpu|cpu|ALT_INV_D_src2_reg[27]~98_combout\ <= NOT \u0|cpu|cpu|D_src2_reg[27]~98_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~56_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~56_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~53_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~53_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.010~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.010~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(15) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(15) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~12_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~12_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(13) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(11) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(14) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(10) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(9) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(9);
\u0|cpu|cpu|ALT_INV_E_shift_by_4[5]~2_combout\ <= NOT \u0|cpu|cpu|E_shift_by_4[5]~2_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(13) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(12) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(14) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(15) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(15) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(9) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(9);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(10) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(10);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(1) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(1);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(11) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(11);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(27) <= NOT \u0|cpu|cpu|E_src2_reg\(27);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(11) <= NOT \u0|cpu|cpu|E_src2_reg\(11);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(23) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(23);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(24) <= NOT \u0|cpu|cpu|E_src2_reg\(24);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(8) <= NOT \u0|cpu|cpu|E_src2_reg\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(22) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(22);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(25) <= NOT \u0|cpu|cpu|E_src2_reg\(25);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(9) <= NOT \u0|cpu|cpu|E_src2_reg\(9);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(26) <= NOT \u0|cpu|cpu|E_src2_reg\(26);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(10) <= NOT \u0|cpu|cpu|E_src2_reg\(10);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(29) <= NOT \u0|cpu|cpu|E_src2_reg\(29);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(13) <= NOT \u0|cpu|cpu|E_src2_reg\(13);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(29) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(29);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(28) <= NOT \u0|cpu|cpu|E_src2_reg\(28);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(12) <= NOT \u0|cpu|cpu|E_src2_reg\(12);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(28) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(28);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(30) <= NOT \u0|cpu|cpu|E_src2_reg\(30);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(14) <= NOT \u0|cpu|cpu|E_src2_reg\(14);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(30) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(30);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(31) <= NOT \u0|cpu|cpu|E_src2_reg\(31);
\u0|cpu|cpu|ALT_INV_E_src2_reg\(15) <= NOT \u0|cpu|cpu|E_src2_reg\(15);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(31) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(31);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(27) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(27);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(25) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(25);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(26) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(26);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(8) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(8);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~43_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~43_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(3) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(3);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(24) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(24);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(6) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(6);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(4) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(4);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(17) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(17);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(18) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(18);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(21) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(21);
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|cpu|cpu|ALT_INV_M_shift_by_4\(5) <= NOT \u0|cpu|cpu|M_shift_by_4\(5);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(13) <= NOT \u0|sys_clk_timer|counter_snapshot\(13);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(29) <= NOT \u0|sys_clk_timer|counter_snapshot\(29);
\u0|cpu|cpu|ALT_INV_E_pc\(11) <= NOT \u0|cpu|cpu|E_pc\(11);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(12) <= NOT \u0|sys_clk_timer|counter_snapshot\(12);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(28) <= NOT \u0|sys_clk_timer|counter_snapshot\(28);
\u0|cpu|cpu|ALT_INV_E_pc\(10) <= NOT \u0|cpu|cpu|E_pc\(10);
\u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(10) <= NOT \u0|cpu|cpu|D_br_taken_waddr_partial\(10);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(14) <= NOT \u0|sys_clk_timer|counter_snapshot\(14);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(30) <= NOT \u0|sys_clk_timer|counter_snapshot\(30);
\u0|cpu|cpu|ALT_INV_E_pc\(12) <= NOT \u0|cpu|cpu|E_pc\(12);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(15) <= NOT \u0|sys_clk_timer|counter_snapshot\(15);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(31) <= NOT \u0|sys_clk_timer|counter_snapshot\(31);
\u0|cpu|cpu|ALT_INV_E_pc\(13) <= NOT \u0|cpu|cpu|E_pc\(13);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(9) <= NOT \u0|sys_clk_timer|counter_snapshot\(9);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(25) <= NOT \u0|sys_clk_timer|counter_snapshot\(25);
\u0|cpu|cpu|ALT_INV_E_pc\(7) <= NOT \u0|cpu|cpu|E_pc\(7);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(10) <= NOT \u0|sys_clk_timer|counter_snapshot\(10);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(26) <= NOT \u0|sys_clk_timer|counter_snapshot\(26);
\u0|cpu|cpu|ALT_INV_E_pc\(8) <= NOT \u0|cpu|cpu|E_pc\(8);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(8) <= NOT \u0|sys_clk_timer|counter_snapshot\(8);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(24) <= NOT \u0|sys_clk_timer|counter_snapshot\(24);
\u0|cpu|cpu|ALT_INV_E_pc\(6) <= NOT \u0|cpu|cpu|E_pc\(6);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(11) <= NOT \u0|sys_clk_timer|counter_snapshot\(11);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(27) <= NOT \u0|sys_clk_timer|counter_snapshot\(27);
\u0|cpu|cpu|ALT_INV_E_pc\(9) <= NOT \u0|cpu|cpu|E_pc\(9);
\u0|cpu|cpu|ALT_INV_E_pc\(14) <= NOT \u0|cpu|cpu|E_pc\(14);
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6) <= NOT \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(6);
\u0|cpu|cpu|ALT_INV_E_ctrl_mem16~q\ <= NOT \u0|cpu|cpu|E_ctrl_mem16~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~q\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~38_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~38_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~37_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~37_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr[19]~36_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~36_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(29) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(29);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~7_combout\ <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~7_combout\;
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(7);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(5) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(5);
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(7) <= NOT \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(7);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(7) <= NOT \u0|sys_clk_timer|counter_snapshot\(7);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(23) <= NOT \u0|sys_clk_timer|counter_snapshot\(23);
\u0|cpu|cpu|ALT_INV_E_pc\(5) <= NOT \u0|cpu|cpu|E_pc\(5);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(6) <= NOT \u0|sys_clk_timer|counter_snapshot\(6);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(22) <= NOT \u0|sys_clk_timer|counter_snapshot\(22);
\u0|cpu|cpu|ALT_INV_E_pc\(4) <= NOT \u0|cpu|cpu|E_pc\(4);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(5) <= NOT \u0|sys_clk_timer|counter_snapshot\(5);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(21) <= NOT \u0|sys_clk_timer|counter_snapshot\(21);
\u0|cpu|cpu|ALT_INV_E_pc\(3) <= NOT \u0|cpu|cpu|E_pc\(3);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(4) <= NOT \u0|sys_clk_timer|counter_snapshot\(4);
\u0|sys_clk_timer|ALT_INV_counter_snapshot\(20) <= NOT \u0|sys_clk_timer|counter_snapshot\(20);

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(0),
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(1),
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(2),
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(3),
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out[4]~DUPLICATE_q\,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(5),
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(6),
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|led_pio|data_out\(7),
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X11_Y0_N2
\altera_reserved_tdo~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G6
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: MLABCELL_X6_Y5_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\);

-- Location: MLABCELL_X34_Y1_N12
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X34_Y1_N14
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: MLABCELL_X34_Y1_N15
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X34_Y1_N17
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: MLABCELL_X34_Y1_N42
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X34_Y1_N44
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	clrn => \KEY[0]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: MLABCELL_X34_Y1_N48
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X34_Y1_N50
\u0|rst_controller|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(0));

-- Location: MLABCELL_X34_Y1_N33
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X34_Y1_N35
\u0|rst_controller|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(1));

-- Location: MLABCELL_X34_Y1_N39
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\);

-- Location: FF_X34_Y1_N40
\u0|rst_controller|altera_reset_synchronizer_int_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2));

-- Location: LABCELL_X11_Y3_N24
\u0|rst_controller|r_sync_rst_chain[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\);

-- Location: FF_X11_Y3_N26
\u0|rst_controller|r_sync_rst_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(3));

-- Location: LABCELL_X11_Y3_N42
\u0|rst_controller|r_sync_rst_chain~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~1_combout\ = ( \u0|rst_controller|r_sync_rst_chain\(3) & ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	dataf => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(3),
	combout => \u0|rst_controller|r_sync_rst_chain~1_combout\);

-- Location: FF_X11_Y3_N44
\u0|rst_controller|r_sync_rst_chain[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(2));

-- Location: LABCELL_X11_Y3_N45
\u0|rst_controller|r_sync_rst_chain~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|r_sync_rst_chain~0_combout\ = ( \u0|rst_controller|r_sync_rst_chain\(2) & ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(2),
	dataf => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	combout => \u0|rst_controller|r_sync_rst_chain~0_combout\);

-- Location: FF_X11_Y3_N47
\u0|rst_controller|r_sync_rst_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|r_sync_rst_chain~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst_chain\(1));

-- Location: FF_X11_Y3_N28
\u0|rst_controller|altera_reset_synchronizer_int_chain[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|altera_reset_synchronizer_int_chain\(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(3));

-- Location: LABCELL_X11_Y3_N48
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\ = ( !\u0|rst_controller|altera_reset_synchronizer_int_chain\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(3),
	combout => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\);

-- Location: FF_X11_Y3_N50
\u0|rst_controller|altera_reset_synchronizer_int_chain[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|altera_reset_synchronizer_int_chain[4]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|altera_reset_synchronizer_int_chain\(4));

-- Location: LABCELL_X11_Y3_N51
\u0|rst_controller|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|WideOr0~0_combout\ = ( \u0|rst_controller|altera_reset_synchronizer_int_chain\(4) ) # ( !\u0|rst_controller|altera_reset_synchronizer_int_chain\(4) & ( (!\u0|rst_controller|r_sync_rst_chain\(1) & \u0|rst_controller|r_sync_rst~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(1),
	datad => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	dataf => \u0|rst_controller|ALT_INV_altera_reset_synchronizer_int_chain\(4),
	combout => \u0|rst_controller|WideOr0~0_combout\);

-- Location: FF_X11_Y3_N53
\u0|rst_controller|r_sync_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|WideOr0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_sync_rst~q\);

-- Location: LABCELL_X12_Y11_N39
\u0|cpu|cpu|M_sel_data_master~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu|cpu|M_sel_data_master~feeder_combout\);

-- Location: LABCELL_X33_Y8_N3
\u0|cpu|cpu|Add3~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(1),
	cin => \u0|cpu|cpu|Add3~2\,
	sumout => \u0|cpu|cpu|Add3~5_sumout\,
	cout => \u0|cpu|cpu|Add3~6\);

-- Location: LABCELL_X33_Y8_N6
\u0|cpu|cpu|Add3~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc[2]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add3~6\,
	sumout => \u0|cpu|cpu|Add3~9_sumout\,
	cout => \u0|cpu|cpu|Add3~10\);

-- Location: LABCELL_X33_Y8_N9
\u0|cpu|cpu|Add3~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc[3]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add3~10\,
	sumout => \u0|cpu|cpu|Add3~13_sumout\,
	cout => \u0|cpu|cpu|Add3~14\);

-- Location: LABCELL_X33_Y8_N12
\u0|cpu|cpu|Add3~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(4),
	cin => \u0|cpu|cpu|Add3~14\,
	sumout => \u0|cpu|cpu|Add3~17_sumout\,
	cout => \u0|cpu|cpu|Add3~18\);

-- Location: FF_X30_Y8_N28
\u0|cpu|cpu|F_pc[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc[6]~DUPLICATE_q\);

-- Location: FF_X29_Y9_N46
\u0|cpu|cpu|F_pc[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc[5]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y8_N15
\u0|cpu|cpu|Add3~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add3~18\,
	sumout => \u0|cpu|cpu|Add3~21_sumout\,
	cout => \u0|cpu|cpu|Add3~22\);

-- Location: LABCELL_X33_Y8_N18
\u0|cpu|cpu|Add3~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_pc[6]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add3~22\,
	sumout => \u0|cpu|cpu|Add3~25_sumout\,
	cout => \u0|cpu|cpu|Add3~26\);

-- Location: LABCELL_X29_Y9_N27
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_pipe_flush~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_valid_jmp_indirect~q\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~3_combout\);

-- Location: FF_X29_Y7_N20
\u0|cpu|cpu|E_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc[7]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(7));

-- Location: LABCELL_X29_Y7_N57
\u0|cpu|cpu|E_pc[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(6),
	combout => \u0|cpu|cpu|E_pc[6]~feeder_combout\);

-- Location: FF_X29_Y7_N59
\u0|cpu|cpu|E_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_pc[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(6));

-- Location: FF_X29_Y7_N53
\u0|cpu|cpu|E_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(5));

-- Location: FF_X29_Y7_N17
\u0|cpu|cpu|E_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(4));

-- Location: MLABCELL_X28_Y8_N21
\u0|cpu|cpu|E_pc[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(3),
	combout => \u0|cpu|cpu|E_pc[3]~feeder_combout\);

-- Location: FF_X28_Y8_N22
\u0|cpu|cpu|E_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_pc[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(3));

-- Location: FF_X29_Y7_N47
\u0|cpu|cpu|E_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(2));

-- Location: FF_X27_Y10_N40
\u0|cpu|cpu|E_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(1));

-- Location: FF_X33_Y8_N59
\u0|cpu|cpu|D_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(0));

-- Location: FF_X29_Y7_N35
\u0|cpu|cpu|E_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(0));

-- Location: LABCELL_X29_Y7_N0
\u0|cpu|cpu|Add7~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_pc\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(0),
	cin => GND,
	sumout => \u0|cpu|cpu|Add7~1_sumout\,
	cout => \u0|cpu|cpu|Add7~2\);

-- Location: LABCELL_X29_Y7_N3
\u0|cpu|cpu|Add7~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(2),
	cin => \u0|cpu|cpu|Add7~2\,
	sumout => \u0|cpu|cpu|Add7~5_sumout\,
	cout => \u0|cpu|cpu|Add7~6\);

-- Location: LABCELL_X29_Y7_N6
\u0|cpu|cpu|Add7~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(3),
	cin => \u0|cpu|cpu|Add7~6\,
	sumout => \u0|cpu|cpu|Add7~9_sumout\,
	cout => \u0|cpu|cpu|Add7~10\);

-- Location: LABCELL_X29_Y7_N9
\u0|cpu|cpu|Add7~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(4),
	cin => \u0|cpu|cpu|Add7~10\,
	sumout => \u0|cpu|cpu|Add7~13_sumout\,
	cout => \u0|cpu|cpu|Add7~14\);

-- Location: LABCELL_X29_Y7_N12
\u0|cpu|cpu|Add7~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(5),
	cin => \u0|cpu|cpu|Add7~14\,
	sumout => \u0|cpu|cpu|Add7~17_sumout\,
	cout => \u0|cpu|cpu|Add7~18\);

-- Location: LABCELL_X29_Y7_N15
\u0|cpu|cpu|Add7~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(6),
	cin => \u0|cpu|cpu|Add7~18\,
	sumout => \u0|cpu|cpu|Add7~29_sumout\,
	cout => \u0|cpu|cpu|Add7~30\);

-- Location: LABCELL_X29_Y7_N18
\u0|cpu|cpu|Add7~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_E_pc\(7),
	cin => \u0|cpu|cpu|Add7~30\,
	sumout => \u0|cpu|cpu|Add7~37_sumout\,
	cout => \u0|cpu|cpu|Add7~38\);

-- Location: FF_X28_Y7_N55
\u0|cpu|cpu|M_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add7~37_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(7));

-- Location: LABCELL_X29_Y10_N9
\u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout\);

-- Location: FF_X29_Y10_N10
\u0|cpu|cpu|D_ctrl_implicit_dst_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_implicit_dst_retaddr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_implicit_dst_retaddr~q\);

-- Location: FF_X12_Y7_N11
\u0|cpu|cpu|A_exc_any\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_exc_any~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_exc_any~q\);

-- Location: LABCELL_X4_Y6_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[8]~feeder_combout\);

-- Location: MLABCELL_X3_Y6_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout\);

-- Location: IOIBUF_X11_Y0_N7
\altera_reserved_tms~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X13_Y0_N1
\altera_reserved_tck~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X13_Y0_N7
\altera_reserved_tdi~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X0_Y2_N3
altera_internal_jtag : cyclonev_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LABCELL_X1_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X1_Y3_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LABCELL_X1_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X1_Y3_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LABCELL_X1_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X1_Y2_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LABCELL_X1_Y3_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X1_Y3_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LABCELL_X1_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(6),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X1_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: MLABCELL_X3_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100010011000100110001001100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X3_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LABCELL_X1_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X1_Y2_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: MLABCELL_X8_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X2_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LABCELL_X2_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X1_Y2_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LABCELL_X2_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111111111010111111111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: LABCELL_X2_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~10_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\);

-- Location: FF_X2_Y2_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]~feeder_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LABCELL_X2_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100110011000000110011001100000011001100110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(10),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X1_Y2_N47
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LABCELL_X2_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(14),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LABCELL_X2_Y2_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X2_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: MLABCELL_X3_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011111110111111101111111011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X1_Y3_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: MLABCELL_X3_Y2_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X1_Y2_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LABCELL_X2_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: FF_X1_Y2_N41
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: MLABCELL_X3_Y2_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X1_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: MLABCELL_X3_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X3_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: MLABCELL_X3_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X3_Y2_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: MLABCELL_X3_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001100000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_tms_cnt\(2),
	dataf => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X1_Y2_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: FF_X2_Y2_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LABCELL_X2_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X2_Y2_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: LABCELL_X2_Y2_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\);

-- Location: FF_X2_Y2_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X2_Y2_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q\);

-- Location: FF_X2_Y2_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X2_Y2_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LABCELL_X2_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X2_Y2_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LABCELL_X2_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X2_Y2_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y2_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg[2]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X2_Y2_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LABCELL_X2_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X2_Y2_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: FF_X2_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: FF_X2_Y2_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: LABCELL_X2_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(9),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(5),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: MLABCELL_X3_Y2_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X3_Y2_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: MLABCELL_X8_Y3_N30
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\);

-- Location: MLABCELL_X8_Y5_N36
\~GND\ : cyclonev_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: LABCELL_X4_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000011000100110001001111111100111111111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain[1]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \ALT_INV_~GND~combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\);

-- Location: MLABCELL_X6_Y4_N48
\u0|mm_interconnect_0|cmd_mux_002|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_st_data[0]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\);

-- Location: FF_X6_Y4_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(0));

-- Location: MLABCELL_X3_Y4_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\);

-- Location: LABCELL_X1_Y3_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8_combout\);

-- Location: MLABCELL_X3_Y3_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~14_combout\);

-- Location: LABCELL_X4_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000000000001101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~8_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\);

-- Location: FF_X3_Y4_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~q\);

-- Location: MLABCELL_X3_Y4_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout\);

-- Location: MLABCELL_X3_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111110100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~1_combout\);

-- Location: LABCELL_X4_Y3_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~0_combout\);

-- Location: LABCELL_X2_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: LABCELL_X2_Y3_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~0_combout\);

-- Location: LABCELL_X2_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000010000000100000001000000011100000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\);

-- Location: FF_X2_Y3_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LABCELL_X2_Y3_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\);

-- Location: FF_X2_Y3_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: LABCELL_X2_Y3_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X2_Y3_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LABCELL_X2_Y3_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100000000000000000110000001010101011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~5_combout\);

-- Location: MLABCELL_X3_Y3_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg~1_combout\,
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\);

-- Location: FF_X3_Y4_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\);

-- Location: MLABCELL_X3_Y4_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\);

-- Location: FF_X3_Y4_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]~q\);

-- Location: MLABCELL_X3_Y4_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001101010101010101010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[2][1]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\);

-- Location: FF_X3_Y4_N53
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\);

-- Location: LABCELL_X2_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LABCELL_X1_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000100110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: MLABCELL_X3_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_Equal0~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: FF_X3_Y2_N50
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: MLABCELL_X3_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011001101010101010101010111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: FF_X1_Y3_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_1\(3));

-- Location: LABCELL_X2_Y5_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_cdr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_cdr~combout\);

-- Location: FF_X29_Y10_N28
\u0|cpu|cpu|D_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(5));

-- Location: LABCELL_X29_Y8_N51
\u0|cpu|cpu|E_iw[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	combout => \u0|cpu|cpu|E_iw[5]~feeder_combout\);

-- Location: FF_X29_Y8_N52
\u0|cpu|cpu|E_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(5));

-- Location: FF_X13_Y10_N41
\u0|cpu|cpu|M_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(5));

-- Location: LABCELL_X13_Y10_N33
\u0|cpu|cpu|A_iw[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_iw\(5),
	combout => \u0|cpu|cpu|A_iw[5]~feeder_combout\);

-- Location: FF_X13_Y10_N35
\u0|cpu|cpu|A_iw[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_iw[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(5));

-- Location: FF_X31_Y8_N55
\u0|cpu|cpu|D_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(13));

-- Location: FF_X21_Y8_N13
\u0|cpu|cpu|E_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(13));

-- Location: LABCELL_X13_Y8_N18
\u0|cpu|cpu|M_iw[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(13),
	combout => \u0|cpu|cpu|M_iw[13]~feeder_combout\);

-- Location: FF_X13_Y8_N20
\u0|cpu|cpu|M_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[13]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(13));

-- Location: FF_X13_Y8_N56
\u0|cpu|cpu|A_iw[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(13));

-- Location: LABCELL_X29_Y10_N30
\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100110010011001100110001000000000000010000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~2_combout\);

-- Location: LABCELL_X31_Y8_N36
\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001100001010000000000011001100100100111001110011001000110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	combout => \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~0_combout\);

-- Location: LABCELL_X31_Y8_N48
\u0|cpu|cpu|F_op_opx_rsv10~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	combout => \u0|cpu|cpu|F_op_opx_rsv10~0_combout\);

-- Location: LABCELL_X29_Y10_N24
\u0|cpu|cpu|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|cpu|cpu|Equal0~0_combout\);

-- Location: LABCELL_X31_Y8_N42
\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010111000000000101010100000000011101110000000001110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_op_opx_rsv10~0_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	datad => \u0|cpu|cpu|ALT_INV_Equal0~0_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	combout => \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~1_combout\);

-- Location: LABCELL_X29_Y10_N21
\u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ctrl_implicit_dst_eretaddr~1_combout\,
	combout => \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~3_combout\);

-- Location: FF_X29_Y10_N22
\u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_implicit_dst_eretaddr~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_implicit_dst_eretaddr~q\);

-- Location: LABCELL_X4_Y3_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_udr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout\);

-- Location: FF_X4_Y3_N11
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_udr~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\);

-- Location: FF_X4_Y3_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0));

-- Location: FF_X4_Y3_N32
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_udr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_udr~q\);

-- Location: LABCELL_X4_Y3_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_sync2_udr~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer3|ALT_INV_dreg\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\);

-- Location: FF_X4_Y3_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\);

-- Location: FF_X1_Y6_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(35),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(35));

-- Location: LABCELL_X4_Y3_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir~combout\);

-- Location: FF_X4_Y3_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir~combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|din_s1~q\);

-- Location: LABCELL_X4_Y3_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_din_s1~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\);

-- Location: FF_X4_Y3_N50
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|dreg\(0));

-- Location: LABCELL_X4_Y3_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\);

-- Location: FF_X4_Y3_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|sync2_uir~q\);

-- Location: LABCELL_X4_Y3_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_sync2_uir~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|the_altera_std_synchronizer4|ALT_INV_dreg\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~0_combout\);

-- Location: FF_X4_Y3_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~q\);

-- Location: FF_X4_Y8_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir\(1));

-- Location: FF_X4_Y8_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jxuir~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ir\(0));

-- Location: FF_X4_Y8_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|enable_action_strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|enable_action_strobe~q\);

-- Location: LABCELL_X4_Y8_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\);

-- Location: LABCELL_X1_Y5_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_sdr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_sdr~0_combout\);

-- Location: LABCELL_X1_Y6_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\);

-- Location: MLABCELL_X3_Y6_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	cin => GND,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~5_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~6\);

-- Location: LABCELL_X2_Y4_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~38\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000010000000000000000000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~38_combout\);

-- Location: FF_X6_Y7_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(31),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(31));

-- Location: LABCELL_X1_Y4_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~22_combout\);

-- Location: LABCELL_X1_Y4_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[37]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000100010101000000000000000000010101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[37]~21_combout\);

-- Location: FF_X1_Y4_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~22_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(37));

-- Location: LABCELL_X1_Y4_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(37),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~20_combout\);

-- Location: FF_X1_Y4_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~20_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[37]~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(36));

-- Location: FF_X3_Y5_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(36),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(36));

-- Location: LABCELL_X4_Y8_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\(1),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_enable_action_strobe~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_ir\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\);

-- Location: FF_X3_Y5_N56
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(37),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(37));

-- Location: MLABCELL_X3_Y5_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(36),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg[18]~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(37),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\);

-- Location: FF_X2_Y7_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(31),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(31));

-- Location: LABCELL_X1_Y4_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|Mux37~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|Mux37~0_combout\);

-- Location: FF_X2_Y7_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(23),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(23));

-- Location: LABCELL_X2_Y6_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(26),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\);

-- Location: FF_X8_Y3_N32
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X8_Y3_N35
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: MLABCELL_X8_Y3_N48
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\ = ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(0),
	combout => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\);

-- Location: FF_X8_Y3_N49
\u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: LABCELL_X11_Y3_N54
\u0|rst_controller|always2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|always2~0_combout\ = ( \u0|rst_controller|r_sync_rst_chain\(2) & ( \u0|rst_controller|alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ ) ) # ( !\u0|rst_controller|r_sync_rst_chain\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|rst_controller|alt_rst_req_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	dataf => \u0|rst_controller|ALT_INV_r_sync_rst_chain\(2),
	combout => \u0|rst_controller|always2~0_combout\);

-- Location: FF_X11_Y3_N55
\u0|rst_controller|r_early_rst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller|always2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|r_early_rst~q\);

-- Location: MLABCELL_X3_Y6_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100100011000000110010001100000011000000010000001100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout\);

-- Location: FF_X3_Y6_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_access~q\);

-- Location: FF_X3_Y6_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~5_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(26),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[2]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y9_N15
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\ = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- !\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\);

-- Location: LABCELL_X4_Y4_N27
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\);

-- Location: FF_X4_Y4_N29
\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\);

-- Location: MLABCELL_X28_Y4_N39
\u0|cpu|cpu|clr_break_line~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu|cpu|clr_break_line~feeder_combout\);

-- Location: FF_X28_Y4_N41
\u0|cpu|cpu|clr_break_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|clr_break_line~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|clr_break_line~q\);

-- Location: FF_X7_Y9_N38
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X7_Y9_N44
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q\);

-- Location: LABCELL_X7_Y9_N42
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout\ = (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\)) # 
-- (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][56]~q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout\);

-- Location: LABCELL_X7_Y9_N48
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|cpu|cpu|clr_break_line~q\ & ( 
-- (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # (((!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\)) # 
-- (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\)) ) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|cpu|cpu|clr_break_line~q\ & ( (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & 
-- (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\ & !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\)) ) ) ) # ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- !\u0|cpu|cpu|clr_break_line~q\ & ( (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111111100100010000000001111001011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_WideOr1~combout\,
	datab => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X7_Y9_N50
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X7_Y9_N30
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X7_Y9_N22
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\);

-- Location: MLABCELL_X8_Y8_N48
\u0|mm_interconnect_0|cmd_mux_003|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & ( !\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & ( 
-- (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ & ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111000001110000011111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_packet_in_progress~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_WideOr1~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\);

-- Location: MLABCELL_X8_Y8_N51
\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_update_grant~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\);

-- Location: FF_X8_Y8_N52
\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\);

-- Location: FF_X6_Y9_N2
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\);

-- Location: MLABCELL_X6_Y9_N0
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~4_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][94]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][94]~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~4_combout\);

-- Location: LABCELL_X9_Y9_N0
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( (\u0|cpu|cpu|clr_break_line~q\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|ALT_INV_rf_source_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: FF_X9_Y9_N1
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0));

-- Location: MLABCELL_X6_Y9_N33
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( (!\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\ & 
-- (((!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\))) # 
-- (\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\ & (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011001110000010101100111000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|ALT_INV_rf_source_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout\);

-- Location: FF_X6_Y9_N35
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0));

-- Location: MLABCELL_X6_Y9_N54
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) ) ) # ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X6_Y9_N10
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\);

-- Location: FF_X7_Y9_N11
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q\);

-- Location: LABCELL_X7_Y9_N9
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~4_combout\ = (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))) # 
-- (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)))) # (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][94]~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000001111111011100000111111101110000011111110111000001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][94]~q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~4_combout\);

-- Location: FF_X7_Y9_N14
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q\);

-- Location: LABCELL_X7_Y9_N12
\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q\)) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][61]~q\) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][61]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][61]~q\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][61]~q\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\);

-- Location: LABCELL_X27_Y8_N33
\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout\ = ( !\u0|mm_interconnect_0|router_001|Equal1~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout\);

-- Location: FF_X27_Y8_N34
\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1));

-- Location: LABCELL_X9_Y8_N12
\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\ = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1) & ( (\u0|cpu|cpu|i_read~q\ & ((!\u0|mm_interconnect_0|router_001|Equal1~0_combout\) # 
-- (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\))) ) ) # ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1) & ( (\u0|cpu|cpu|i_read~q\ & 
-- ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\) # (\u0|mm_interconnect_0|router_001|Equal1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010001001100110001000100110011001000100011001100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_i_read~q\,
	datad => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	dataf => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_dest_id\(1),
	combout => \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\);

-- Location: LABCELL_X9_Y8_N57
\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\ $ 
-- (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\ $ (\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & ( 
-- !\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\ $ (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001100110100110010110011010011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_response_sink_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_save_dest_id~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_pending_response_count\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout\);

-- Location: FF_X9_Y8_N58
\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0));

-- Location: LABCELL_X9_Y8_N54
\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & ( (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\ & 
-- (((\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\ & !\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0))) # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\))) # 
-- (\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\ & (\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\ & ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0)) 
-- # (\u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\)))) ) ) # ( !\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ & ( (\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\ & 
-- ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|response_sink_accepted~0_combout\) # (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|pending_response_count\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111010000000001111101000100000111110110010000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_response_sink_accepted~0_combout\,
	datab => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_save_dest_id~0_combout\,
	datac => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_pending_response_count\(0),
	datad => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout\);

-- Location: FF_X9_Y8_N55
\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\);

-- Location: LABCELL_X9_Y8_N51
\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1) & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & \u0|cpu|cpu|i_read~q\) ) ) # ( 
-- !\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1) & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\ & \u0|cpu|cpu|i_read~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	datac => \u0|cpu|cpu|ALT_INV_i_read~q\,
	dataf => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_dest_id\(1),
	combout => \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\);

-- Location: MLABCELL_X8_Y8_N36
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & 
-- ((!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & 
-- (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\)))) # (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ((!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\))) # 
-- (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\)) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( 
-- !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_003|packet_in_progress~q\ & \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000001010000010111001100010101011100010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_packet_in_progress~q\,
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src3_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datae => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X8_Y8_N58
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1));

-- Location: MLABCELL_X8_Y8_N54
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X8_Y8_N55
\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0));

-- Location: MLABCELL_X8_Y8_N24
\u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0) & !\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011010101110101011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src3_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\);

-- Location: FF_X8_Y8_N26
\u0|mm_interconnect_0|cmd_mux_003|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1));

-- Location: FF_X7_Y9_N29
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q\);

-- Location: LABCELL_X7_Y9_N27
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q\ & ( (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\) # 
-- (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][74]~q\ & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & 
-- !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][74]~q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout\);

-- Location: FF_X7_Y9_N2
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LABCELL_X7_Y8_N15
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|i_read~q\)) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( !\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|i_read~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datab => \u0|cpu|cpu|ALT_INV_i_read~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X6_Y9_N14
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\);

-- Location: MLABCELL_X6_Y9_N12
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][56]~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][56]~q\,
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout\);

-- Location: MLABCELL_X6_Y9_N39
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~2_combout\,
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\);

-- Location: FF_X6_Y9_N40
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\);

-- Location: LABCELL_X7_Y9_N18
\u0|mm_interconnect_0|rsp_mux|WideOr1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ & ( 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\ & ((!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\ & 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ & ( 
-- (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\ & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ & ( (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0)) # 
-- ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\ & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101110101011000000000000000010101011101010110000000010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][74]~q\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~q\,
	datae => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\);

-- Location: LABCELL_X4_Y4_N0
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ = ( \u0|cpu|cpu|clr_break_line~q\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LABCELL_X10_Y6_N45
\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout\ & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) $ 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout\);

-- Location: FF_X10_Y6_N47
\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1));

-- Location: FF_X31_Y8_N40
\u0|cpu|cpu|D_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(12));

-- Location: LABCELL_X19_Y8_N39
\u0|cpu|cpu|E_src2[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|E_src2[6]~feeder_combout\);

-- Location: FF_X27_Y10_N34
\u0|cpu|cpu|M_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_dst_regnum\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_dst_regnum\(2));

-- Location: MLABCELL_X21_Y9_N9
\u0|cpu|cpu|E_src2[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_src2[8]~feeder_combout\);

-- Location: FF_X31_Y8_N34
\u0|cpu|cpu|D_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(11));

-- Location: LABCELL_X29_Y6_N39
\u0|cpu|cpu|Equal150~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	combout => \u0|cpu|cpu|Equal150~1_combout\);

-- Location: MLABCELL_X28_Y6_N24
\u0|cpu|cpu|Equal150~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datac => \u0|cpu|cpu|ALT_INV_Equal150~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal150~2_combout\);

-- Location: MLABCELL_X28_Y6_N18
\u0|cpu|cpu|Equal96~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(2),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|Equal96~1_combout\);

-- Location: LABCELL_X27_Y6_N0
\u0|cpu|cpu|D_ctrl_unimp_trap~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010000111111110101000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_Equal150~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~1_combout\,
	combout => \u0|cpu|cpu|D_ctrl_unimp_trap~1_combout\);

-- Location: LABCELL_X27_Y6_N9
\u0|cpu|cpu|Equal150~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|Equal150~7_combout\);

-- Location: LABCELL_X27_Y6_N51
\u0|cpu|cpu|Equal150~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal150~7_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal150~8_combout\);

-- Location: FF_X28_Y6_N52
\u0|cpu|cpu|D_iw[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[2]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y6_N54
\u0|cpu|cpu|D_ctrl_illegal~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011000000010000111100000000000000000000001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~7_combout\);

-- Location: LABCELL_X27_Y6_N6
\u0|cpu|cpu|D_ctrl_illegal~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_Equal150~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~7_combout\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~8_combout\);

-- Location: FF_X29_Y6_N44
\u0|cpu|cpu|D_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(14));

-- Location: FF_X29_Y6_N5
\u0|cpu|cpu|D_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(16));

-- Location: LABCELL_X29_Y6_N15
\u0|cpu|cpu|Equal150~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal150~3_combout\);

-- Location: LABCELL_X27_Y6_N21
\u0|cpu|cpu|Equal150~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal150~4_combout\);

-- Location: LABCELL_X27_Y6_N36
\u0|cpu|cpu|D_ctrl_illegal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000010000000011000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal150~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datad => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_Equal150~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_illegal~3_combout\);

-- Location: LABCELL_X27_Y6_N45
\u0|cpu|cpu|Equal150~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|Equal150~6_combout\);

-- Location: LABCELL_X27_Y6_N18
\u0|cpu|cpu|Equal150~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|Equal150~5_combout\);

-- Location: LABCELL_X27_Y6_N12
\u0|cpu|cpu|D_ctrl_illegal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000101010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Equal150~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal150~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~4_combout\);

-- Location: LABCELL_X27_Y6_N24
\u0|cpu|cpu|D_ctrl_illegal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000001000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_Equal150~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~2_combout\);

-- Location: LABCELL_X30_Y6_N36
\u0|cpu|cpu|Equal96~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	combout => \u0|cpu|cpu|Equal96~2_combout\);

-- Location: LABCELL_X30_Y6_N30
\u0|cpu|cpu|D_ctrl_illegal~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101000000000010100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~9_combout\);

-- Location: LABCELL_X27_Y6_N42
\u0|cpu|cpu|D_ctrl_illegal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~9_combout\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~5_combout\);

-- Location: LABCELL_X29_Y6_N30
\u0|cpu|cpu|Equal150~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal150~0_combout\);

-- Location: LABCELL_X29_Y6_N45
\u0|cpu|cpu|D_ctrl_illegal~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000000000000000010101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_Equal150~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_illegal~1_combout\);

-- Location: LABCELL_X29_Y6_N9
\u0|cpu|cpu|D_ctrl_retaddr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101110000000001010111010100010100110101010001010011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_retaddr~0_combout\);

-- Location: MLABCELL_X28_Y6_N48
\u0|cpu|cpu|Equal96~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(2),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|Equal96~10_combout\);

-- Location: MLABCELL_X28_Y6_N27
\u0|cpu|cpu|D_ctrl_retaddr~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_retaddr~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~10_combout\,
	combout => \u0|cpu|cpu|D_ctrl_retaddr~1_combout\);

-- Location: LABCELL_X29_Y6_N21
\u0|cpu|cpu|E_src2[12]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	combout => \u0|cpu|cpu|E_src2[12]~0_combout\);

-- Location: LABCELL_X29_Y6_N51
\u0|cpu|cpu|D_ctrl_logic~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_logic~0_combout\);

-- Location: LABCELL_X29_Y6_N0
\u0|cpu|cpu|D_ctrl_illegal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000001000000000000000101000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	datae => \u0|cpu|cpu|ALT_INV_E_src2[12]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_logic~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~0_combout\);

-- Location: LABCELL_X23_Y6_N42
\u0|cpu|cpu|D_ctrl_retaddr~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111101111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_retaddr~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_retaddr~2_combout\);

-- Location: FF_X23_Y6_N43
\u0|cpu|cpu|E_ctrl_retaddr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_retaddr~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_retaddr~q\);

-- Location: LABCELL_X30_Y6_N18
\u0|cpu|cpu|D_ctrl_cmp~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000010000000001000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_cmp~1_combout\);

-- Location: LABCELL_X30_Y6_N0
\u0|cpu|cpu|Equal96~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	combout => \u0|cpu|cpu|Equal96~4_combout\);

-- Location: LABCELL_X30_Y6_N9
\u0|cpu|cpu|Equal96~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal96~3_combout\);

-- Location: LABCELL_X29_Y6_N54
\u0|cpu|cpu|D_ctrl_cmp~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111111111111011111111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2[12]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_cmp~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal96~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_cmp~0_combout\);

-- Location: FF_X29_Y6_N55
\u0|cpu|cpu|E_ctrl_cmp\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_cmp~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_cmp~q\);

-- Location: MLABCELL_X28_Y6_N57
\u0|cpu|cpu|Equal96~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	combout => \u0|cpu|cpu|Equal96~9_combout\);

-- Location: MLABCELL_X28_Y6_N54
\u0|cpu|cpu|Equal96~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	combout => \u0|cpu|cpu|Equal96~8_combout\);

-- Location: MLABCELL_X28_Y6_N45
\u0|cpu|cpu|D_ctrl_logic~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000010110000000000001011000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_Equal96~9_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_logic~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_logic~1_combout\);

-- Location: MLABCELL_X28_Y6_N30
\u0|cpu|cpu|D_ctrl_logic~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(2),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|D_ctrl_logic~2_combout\);

-- Location: MLABCELL_X28_Y6_N42
\u0|cpu|cpu|D_ctrl_logic~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_logic~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_logic~2_combout\,
	combout => \u0|cpu|cpu|D_ctrl_logic~3_combout\);

-- Location: FF_X28_Y6_N43
\u0|cpu|cpu|E_ctrl_logic\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_logic~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_logic~q\);

-- Location: MLABCELL_X21_Y8_N30
\u0|cpu|cpu|E_alu_result~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011000000110000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_cmp~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result~0_combout\);

-- Location: LABCELL_X30_Y8_N51
\u0|cpu|cpu|E_extra_pc[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(6),
	combout => \u0|cpu|cpu|E_extra_pc[6]~feeder_combout\);

-- Location: FF_X30_Y8_N43
\u0|cpu|cpu|D_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~25_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(6));

-- Location: MLABCELL_X15_Y5_N24
\u0|cpu|cpu|M_st_data[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(1),
	combout => \u0|cpu|cpu|M_st_data[9]~feeder_combout\);

-- Location: LABCELL_X19_Y8_N0
\u0|cpu|cpu|E_src2[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_src2[9]~feeder_combout\);

-- Location: LABCELL_X29_Y10_N48
\u0|cpu|cpu|F_ctrl_hi_imm16~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_hi_imm16~0_combout\);

-- Location: FF_X29_Y10_N49
\u0|cpu|cpu|D_ctrl_hi_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_hi_imm16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_hi_imm16~q\);

-- Location: LABCELL_X27_Y6_N48
\u0|cpu|cpu|E_src2[12]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|E_src2[12]~1_combout\);

-- Location: LABCELL_X29_Y10_N54
\u0|cpu|cpu|F_ctrl_src2_choose_imm~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110010000000000000000001110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_src2_choose_imm~1_combout\);

-- Location: LABCELL_X29_Y10_N12
\u0|cpu|cpu|F_ctrl_src2_choose_imm~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000001110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_src2_choose_imm~0_combout\);

-- Location: LABCELL_X29_Y10_N6
\u0|cpu|cpu|F_ctrl_src2_choose_imm~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_ctrl_src2_choose_imm~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_op_opx_rsv10~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ctrl_src2_choose_imm~0_combout\,
	combout => \u0|cpu|cpu|F_ctrl_src2_choose_imm~2_combout\);

-- Location: FF_X29_Y10_N8
\u0|cpu|cpu|D_ctrl_src2_choose_imm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_src2_choose_imm~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_src2_choose_imm~q\);

-- Location: MLABCELL_X21_Y9_N36
\u0|cpu|cpu|E_src2[12]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111100000000000000000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	combout => \u0|cpu|cpu|E_src2[12]~4_combout\);

-- Location: FF_X19_Y8_N1
\u0|cpu|cpu|E_src2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[9]~73_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(9));

-- Location: MLABCELL_X15_Y5_N57
\u0|cpu|cpu|M_st_data[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2_reg\(0),
	combout => \u0|cpu|cpu|M_st_data[8]~feeder_combout\);

-- Location: FF_X21_Y9_N8
\u0|cpu|cpu|E_src2_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[8]~69_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(8));

-- Location: LABCELL_X30_Y6_N48
\u0|cpu|cpu|D_ctrl_mem8~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	combout => \u0|cpu|cpu|D_ctrl_mem8~0_combout\);

-- Location: FF_X30_Y6_N50
\u0|cpu|cpu|E_ctrl_mem8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_mem8~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|D_iw\(4),
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_mem8~q\);

-- Location: FF_X15_Y5_N59
\u0|cpu|cpu|M_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[8]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(8));

-- Location: FF_X15_Y5_N20
\u0|cpu|cpu|A_st_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(8));

-- Location: MLABCELL_X15_Y5_N18
\u0|mm_interconnect_0|cmd_mux_003|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~25_combout\);

-- Location: LABCELL_X9_Y8_N30
\u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000011111111101010101111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(0),
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(0),
	combout => \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0_combout\);

-- Location: LABCELL_X9_Y8_N42
\u0|cpu|cpu|i_read_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datae => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	dataf => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_dest_id\(1),
	combout => \u0|cpu|cpu|i_read_nxt~0_combout\);

-- Location: LABCELL_X9_Y8_N27
\u0|cpu|cpu|ic_fill_ap_offset[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111111111000000011111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datac => \u0|cpu|cpu|ALT_INV_i_read~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	dataf => \u0|cpu|cpu|ALT_INV_i_read_nxt~0_combout\,
	combout => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\);

-- Location: FF_X9_Y8_N31
\u0|cpu|cpu|ic_fill_ap_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_offset_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_offset\(0));

-- Location: FF_X22_Y8_N52
\u0|cpu|cpu|E_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(11));

-- Location: FF_X19_Y6_N10
\u0|cpu|cpu|E_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(12));

-- Location: LABCELL_X13_Y10_N30
\u0|cpu|cpu|E_iw[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	combout => \u0|cpu|cpu|E_iw[3]~feeder_combout\);

-- Location: FF_X13_Y10_N31
\u0|cpu|cpu|E_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(3));

-- Location: MLABCELL_X15_Y8_N18
\u0|cpu|cpu|E_iw[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	combout => \u0|cpu|cpu|E_iw[4]~feeder_combout\);

-- Location: FF_X15_Y8_N19
\u0|cpu|cpu|E_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(4));

-- Location: FF_X16_Y8_N16
\u0|cpu|cpu|E_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(1));

-- Location: FF_X16_Y8_N11
\u0|cpu|cpu|E_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(0));

-- Location: LABCELL_X13_Y10_N3
\u0|cpu|cpu|Equal241~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(3),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(2),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(5),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(4),
	datae => \u0|cpu|cpu|ALT_INV_E_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(0),
	combout => \u0|cpu|cpu|Equal241~0_combout\);

-- Location: LABCELL_X13_Y8_N9
\u0|cpu|cpu|E_iw[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_iw[16]~feeder_combout\);

-- Location: FF_X13_Y8_N10
\u0|cpu|cpu|E_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[16]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(16));

-- Location: LABCELL_X13_Y8_N30
\u0|cpu|cpu|E_op_rdctl~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Equal241~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(13),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(16),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(15),
	combout => \u0|cpu|cpu|E_op_rdctl~0_combout\);

-- Location: LABCELL_X13_Y8_N48
\u0|cpu|cpu|E_op_rdctl\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(14),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(12),
	dataf => \u0|cpu|cpu|ALT_INV_E_op_rdctl~0_combout\,
	combout => \u0|cpu|cpu|E_op_rdctl~combout\);

-- Location: FF_X13_Y8_N49
\u0|cpu|cpu|M_ctrl_rd_ctl_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_op_rdctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_rd_ctl_reg~q\);

-- Location: LABCELL_X24_Y6_N54
\u0|cpu|cpu|D_logic_op_raw[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	combout => \u0|cpu|cpu|D_logic_op_raw[1]~1_combout\);

-- Location: MLABCELL_X28_Y6_N9
\u0|cpu|cpu|D_ctrl_alu_force_xor~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000010000111110000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(2),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|D_ctrl_alu_force_xor~0_combout\);

-- Location: LABCELL_X29_Y6_N24
\u0|cpu|cpu|D_ctrl_alu_force_xor~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001000000000001000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(16),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datag => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_alu_force_xor~3_combout\);

-- Location: LABCELL_X29_Y6_N33
\u0|cpu|cpu|D_ctrl_alu_force_xor~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~3_combout\,
	combout => \u0|cpu|cpu|D_ctrl_alu_force_xor~1_combout\);

-- Location: LABCELL_X24_Y6_N57
\u0|cpu|cpu|D_logic_op[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_logic_op_raw[1]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	combout => \u0|cpu|cpu|D_logic_op[1]~0_combout\);

-- Location: FF_X24_Y6_N58
\u0|cpu|cpu|E_logic_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_logic_op[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_logic_op\(1));

-- Location: FF_X28_Y10_N2
\u0|cpu|cpu|A_dst_regnum_from_M[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_dst_regnum\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_dst_regnum_from_M\(2));

-- Location: MLABCELL_X3_Y7_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(20),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\);

-- Location: FF_X3_Y7_N43
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[20]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(20));

-- Location: LABCELL_X2_Y6_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(23),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\);

-- Location: LABCELL_X9_Y8_N0
\u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000010101111111110101010111111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(0),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_pc[1]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout\);

-- Location: FF_X9_Y8_N1
\u0|cpu|cpu|ic_fill_ap_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_offset_nxt[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_offset\(1));

-- Location: FF_X13_Y8_N19
\u0|cpu|cpu|M_iw[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[13]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw[13]~DUPLICATE_q\);

-- Location: FF_X13_Y8_N22
\u0|cpu|cpu|M_iw[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw[12]~DUPLICATE_q\);

-- Location: FF_X13_Y10_N37
\u0|cpu|cpu|M_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(4));

-- Location: LABCELL_X13_Y10_N36
\u0|cpu|cpu|M_ctrl_shift_logical~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_iw[13]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_M_iw[12]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_M_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_M_iw\(5),
	combout => \u0|cpu|cpu|M_ctrl_shift_logical~0_combout\);

-- Location: FF_X13_Y10_N59
\u0|cpu|cpu|M_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(2));

-- Location: FF_X13_Y10_N55
\u0|cpu|cpu|M_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(1));

-- Location: FF_X13_Y10_N17
\u0|cpu|cpu|M_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(0));

-- Location: LABCELL_X13_Y10_N12
\u0|cpu|cpu|M_iw[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(3),
	combout => \u0|cpu|cpu|M_iw[3]~feeder_combout\);

-- Location: FF_X13_Y10_N13
\u0|cpu|cpu|M_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(3));

-- Location: LABCELL_X13_Y10_N15
\u0|cpu|cpu|M_ctrl_shift_logical~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_iw\(2),
	datac => \u0|cpu|cpu|ALT_INV_M_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_M_iw\(0),
	dataf => \u0|cpu|cpu|ALT_INV_M_iw\(3),
	combout => \u0|cpu|cpu|M_ctrl_shift_logical~1_combout\);

-- Location: MLABCELL_X25_Y8_N9
\u0|cpu|cpu|A_ctrl_shift_rot~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~1_combout\,
	combout => \u0|cpu|cpu|A_ctrl_shift_rot~feeder_combout\);

-- Location: FF_X25_Y8_N10
\u0|cpu|cpu|A_ctrl_shift_rot~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_ctrl_shift_rot~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_shift_rot~DUPLICATE_q\);

-- Location: LABCELL_X30_Y6_N51
\u0|cpu|cpu|D_ctrl_ld~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	combout => \u0|cpu|cpu|D_ctrl_ld~0_combout\);

-- Location: FF_X30_Y6_N52
\u0|cpu|cpu|E_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_ld~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_ld~q\);

-- Location: FF_X18_Y9_N37
\u0|cpu|cpu|M_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_ld~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld~q\);

-- Location: FF_X18_Y9_N41
\u0|cpu|cpu|A_ctrl_ld\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_ld~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_ld~q\);

-- Location: MLABCELL_X21_Y7_N18
\u0|cpu|cpu|A_slow_inst_sel_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_stall~combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_ld~q\,
	combout => \u0|cpu|cpu|A_slow_inst_sel_nxt~0_combout\);

-- Location: FF_X21_Y7_N19
\u0|cpu|cpu|A_slow_inst_sel\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_sel_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_sel~q\);

-- Location: FF_X13_Y7_N49
\u0|cpu|cpu|M_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(14));

-- Location: LABCELL_X13_Y7_N48
\u0|cpu|cpu|M_ctrl_rot_right~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_M_iw\(14),
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~1_combout\,
	combout => \u0|cpu|cpu|M_ctrl_rot_right~0_combout\);

-- Location: LABCELL_X13_Y7_N36
\u0|cpu|cpu|A_ctrl_shift_rot_right~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_rot_right~0_combout\,
	combout => \u0|cpu|cpu|A_ctrl_shift_rot_right~feeder_combout\);

-- Location: FF_X13_Y7_N37
\u0|cpu|cpu|A_ctrl_shift_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_ctrl_shift_rot_right~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_shift_rot_right~q\);

-- Location: FF_X25_Y10_N47
\u0|cpu|cpu|E_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_dst_regnum[4]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_dst_regnum\(4));

-- Location: FF_X25_Y10_N14
\u0|cpu|cpu|M_dst_regnum[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_dst_regnum\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_dst_regnum\(4));

-- Location: FF_X28_Y10_N56
\u0|cpu|cpu|A_dst_regnum_from_M[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_dst_regnum\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_dst_regnum_from_M\(4));

-- Location: MLABCELL_X28_Y10_N54
\u0|cpu|cpu|A_dst_regnum~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|A_dst_regnum~4_combout\);

-- Location: MLABCELL_X25_Y10_N21
\u0|cpu|cpu|rf_b_rd_port_addr[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(22),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	dataf => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	combout => \u0|cpu|cpu|rf_b_rd_port_addr[0]~0_combout\);

-- Location: FF_X27_Y9_N1
\u0|cpu|cpu|D_iw[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(23));

-- Location: LABCELL_X27_Y9_N27
\u0|cpu|cpu|rf_b_rd_port_addr[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(23),
	combout => \u0|cpu|cpu|rf_b_rd_port_addr[1]~1_combout\);

-- Location: LABCELL_X27_Y9_N18
\u0|cpu|cpu|rf_b_rd_port_addr[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(24),
	combout => \u0|cpu|cpu|rf_b_rd_port_addr[2]~2_combout\);

-- Location: MLABCELL_X6_Y5_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[4]~feeder_combout\);

-- Location: MLABCELL_X3_Y6_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~6\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~9_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~10\);

-- Location: MLABCELL_X3_Y6_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~10\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~13_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~14\);

-- Location: FF_X3_Y6_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~13_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(28),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(4));

-- Location: LABCELL_X9_Y8_N33
\u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111001000100111011100100111011100100010011101110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_pc\(2),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(1),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(2),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(0),
	combout => \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1_combout\);

-- Location: FF_X9_Y8_N35
\u0|cpu|cpu|ic_fill_ap_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_offset_nxt[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_offset\(2));

-- Location: MLABCELL_X6_Y7_N9
\u0|mm_interconnect_0|cmd_mux_002|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(40) = ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_ap_offset\(2))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_ap_offset\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(2),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40));

-- Location: FF_X6_Y7_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(40),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(2));

-- Location: MLABCELL_X3_Y6_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(2),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[2]~2_combout\);

-- Location: MLABCELL_X3_Y6_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(5),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~14\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~21_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~22\);

-- Location: LABCELL_X4_Y7_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(31),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\);

-- Location: MLABCELL_X3_Y6_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\);

-- Location: MLABCELL_X3_Y6_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000111111000011000011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout\);

-- Location: FF_X3_Y6_N7
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~q\);

-- Location: FF_X3_Y6_N20
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1~q\);

-- Location: LABCELL_X2_Y6_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\);

-- Location: MLABCELL_X3_Y6_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(6),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~22\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~25_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~26\);

-- Location: FF_X3_Y6_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~25_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(30),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(6));

-- Location: LABCELL_X12_Y8_N18
\u0|mm_interconnect_0|cmd_mux_002|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(42) = ( \u0|cpu|cpu|ic_fill_line\(1) & ( ((\u0|cpu|cpu|A_mem_baddr\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) ) # ( 
-- !\u0|cpu|cpu|ic_fill_line\(1) & ( (\u0|cpu|cpu|A_mem_baddr\(6) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(6),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_line\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42));

-- Location: FF_X12_Y8_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(42),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(4));

-- Location: MLABCELL_X6_Y7_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(6),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(4),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[4]~4_combout\);

-- Location: MLABCELL_X3_Y6_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(7),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~26\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~29_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~30\);

-- Location: FF_X3_Y6_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~29_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(31),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(7));

-- Location: LABCELL_X19_Y8_N15
\u0|cpu|cpu|E_src2[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	combout => \u0|cpu|cpu|E_src2[7]~feeder_combout\);

-- Location: MLABCELL_X25_Y10_N36
\u0|cpu|cpu|rf_b_rd_port_addr[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(26),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	combout => \u0|cpu|cpu|rf_b_rd_port_addr[4]~4_combout\);

-- Location: MLABCELL_X21_Y7_N0
\u0|cpu|cpu|A_wr_data_unfiltered[10]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110011001100110000001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[10]~0_combout\);

-- Location: FF_X13_Y8_N4
\u0|cpu|cpu|M_iw[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[15]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw[15]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y7_N3
\u0|cpu|cpu|M_ctrl_rot_right~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_M_iw[15]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_rot_right~0_combout\,
	combout => \u0|cpu|cpu|M_ctrl_rot_right~1_combout\);

-- Location: FF_X13_Y7_N4
\u0|cpu|cpu|A_ctrl_rot_right\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ctrl_rot_right~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_rot_right~q\);

-- Location: FF_X17_Y6_N23
\u0|cpu|cpu|M_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2_reg\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(5));

-- Location: FF_X17_Y6_N20
\u0|cpu|cpu|A_st_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(5));

-- Location: LABCELL_X17_Y6_N6
\u0|mm_interconnect_0|cmd_mux_003|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\ = ( \u0|cpu|cpu|A_st_data\(5) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~5_combout\);

-- Location: MLABCELL_X6_Y7_N6
\u0|mm_interconnect_0|cmd_mux_003|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(39) = ( \u0|cpu|cpu|A_mem_baddr\(3) & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_ap_offset\(1))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(3) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_ap_offset\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(39));

-- Location: MLABCELL_X6_Y7_N39
\u0|mm_interconnect_0|cmd_mux_003|src_data[40]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(40) = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( (\u0|cpu|cpu|A_mem_baddr\(4)) # (\u0|cpu|cpu|ic_fill_ap_offset\(2)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|cpu|cpu|ic_fill_ap_offset\(2) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_baddr\(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001101010101010101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datae => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(40));

-- Location: LABCELL_X12_Y8_N27
\u0|mm_interconnect_0|cmd_mux_003|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(41) = ( \u0|cpu|cpu|ic_fill_line\(0) & ( ((\u0|cpu|cpu|A_mem_baddr\(5) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) ) # ( 
-- !\u0|cpu|cpu|ic_fill_line\(0) & ( (\u0|cpu|cpu|A_mem_baddr\(5) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_line\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(41));

-- Location: LABCELL_X12_Y8_N15
\u0|mm_interconnect_0|cmd_mux_003|src_data[42]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(42) = ( \u0|cpu|cpu|A_mem_baddr\(6) & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(1))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(6) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(6),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(42));

-- Location: LABCELL_X12_Y8_N30
\u0|mm_interconnect_0|cmd_mux_003|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(43) = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_baddr\(7) & ( (\u0|cpu|cpu|ic_fill_line\(2)) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_baddr\(7) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( !\u0|cpu|cpu|A_mem_baddr\(7) & ( 
-- \u0|cpu|cpu|ic_fill_line\(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(2),
	datae => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(43));

-- Location: LABCELL_X12_Y8_N12
\u0|mm_interconnect_0|cmd_mux_003|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(44) = ( \u0|cpu|cpu|A_mem_baddr\(8) & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(3))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(8) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(3),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(44));

-- Location: FF_X17_Y8_N31
\u0|cpu|cpu|M_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~29_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(9));

-- Location: LABCELL_X12_Y8_N6
\u0|cpu|cpu|A_mem_baddr[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_mem_baddr\(9),
	combout => \u0|cpu|cpu|A_mem_baddr[9]~feeder_combout\);

-- Location: FF_X12_Y8_N8
\u0|cpu|cpu|A_mem_baddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_mem_baddr[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(9));

-- Location: LABCELL_X12_Y8_N57
\u0|mm_interconnect_0|cmd_mux_003|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(45) = ( \u0|cpu|cpu|ic_fill_line\(4) & ( ((\u0|cpu|cpu|A_mem_baddr\(9) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) ) # ( 
-- !\u0|cpu|cpu|ic_fill_line\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(9) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(9),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_line\(4),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(45));

-- Location: LABCELL_X19_Y8_N33
\u0|cpu|cpu|E_src2[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_src2[10]~feeder_combout\);

-- Location: LABCELL_X17_Y9_N42
\u0|cpu|cpu|E_alu_result~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010001001000010001000100000001000100100000000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(10),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(10),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~25_combout\);

-- Location: LABCELL_X33_Y8_N21
\u0|cpu|cpu|Add3~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc\(7),
	cin => \u0|cpu|cpu|Add3~26\,
	sumout => \u0|cpu|cpu|Add3~29_sumout\,
	cout => \u0|cpu|cpu|Add3~30\);

-- Location: LABCELL_X33_Y8_N24
\u0|cpu|cpu|Add3~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(8),
	cin => \u0|cpu|cpu|Add3~30\,
	sumout => \u0|cpu|cpu|Add3~33_sumout\,
	cout => \u0|cpu|cpu|Add3~34\);

-- Location: LABCELL_X31_Y8_N18
\u0|cpu|cpu|Add0~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_Add3~25_sumout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	cin => \u0|cpu|cpu|Add0~22\,
	sumout => \u0|cpu|cpu|Add0~29_sumout\,
	cout => \u0|cpu|cpu|Add0~30\);

-- Location: LABCELL_X31_Y8_N21
\u0|cpu|cpu|Add0~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_Add3~29_sumout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	cin => \u0|cpu|cpu|Add0~30\,
	sumout => \u0|cpu|cpu|Add0~37_sumout\,
	cout => \u0|cpu|cpu|Add0~38\);

-- Location: LABCELL_X31_Y8_N24
\u0|cpu|cpu|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	datac => \u0|cpu|cpu|ALT_INV_Add3~33_sumout\,
	cin => \u0|cpu|cpu|Add0~38\,
	sumout => \u0|cpu|cpu|Add0~33_sumout\,
	cout => \u0|cpu|cpu|Add0~34\);

-- Location: FF_X31_Y8_N26
\u0|cpu|cpu|D_br_taken_waddr_partial[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~33_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(8));

-- Location: LABCELL_X30_Y8_N18
\u0|cpu|cpu|E_extra_pc[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(8),
	combout => \u0|cpu|cpu|E_extra_pc[8]~feeder_combout\);

-- Location: FF_X30_Y8_N26
\u0|cpu|cpu|D_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~33_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(8));

-- Location: FF_X30_Y8_N19
\u0|cpu|cpu|E_extra_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[8]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(8));

-- Location: LABCELL_X18_Y8_N57
\u0|cpu|cpu|E_alu_result[10]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111011101110111111101010101010111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~25_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_extra_pc\(8),
	datae => \u0|cpu|cpu|ALT_INV_Add9~25_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(10));

-- Location: FF_X21_Y8_N20
\u0|cpu|cpu|M_alu_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(10));

-- Location: LABCELL_X27_Y10_N12
\u0|cpu|cpu|Equal314~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_dst_regnum[0]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_dst_regnum[4]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_dst_regnum[3]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_dst_regnum[2]~3_combout\,
	combout => \u0|cpu|cpu|Equal314~0_combout\);

-- Location: LABCELL_X29_Y10_N18
\u0|cpu|cpu|F_ctrl_ignore_dst\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_ignore_dst~combout\);

-- Location: FF_X29_Y10_N19
\u0|cpu|cpu|D_ctrl_ignore_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_ignore_dst~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_ignore_dst~q\);

-- Location: LABCELL_X27_Y10_N15
\u0|cpu|cpu|D_wr_dst_reg\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101010100000101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_valid~combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal314~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_dst_regnum[1]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_ignore_dst~q\,
	combout => \u0|cpu|cpu|D_wr_dst_reg~combout\);

-- Location: FF_X27_Y10_N26
\u0|cpu|cpu|E_wr_dst_reg_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_wr_dst_reg~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_wr_dst_reg_from_D~q\);

-- Location: LABCELL_X27_Y10_N24
\u0|cpu|cpu|E_wr_dst_reg\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_E_wr_dst_reg_from_D~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	combout => \u0|cpu|cpu|E_wr_dst_reg~combout\);

-- Location: MLABCELL_X25_Y10_N33
\u0|cpu|cpu|E_regnum_b_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000000001000010000000000000000001000010000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_wr_dst_reg~combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	datad => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(1),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	combout => \u0|cpu|cpu|E_regnum_b_cmp_F~0_combout\);

-- Location: MLABCELL_X25_Y10_N9
\u0|cpu|cpu|E_regnum_b_cmp_F~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001100001000010000110000100001000011000010000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(2),
	datab => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(3),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	combout => \u0|cpu|cpu|E_regnum_b_cmp_F~1_combout\);

-- Location: MLABCELL_X25_Y10_N48
\u0|cpu|cpu|E_regnum_b_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datac => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_F~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(4),
	dataf => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_F~1_combout\,
	combout => \u0|cpu|cpu|E_regnum_b_cmp_F~combout\);

-- Location: FF_X25_Y10_N49
\u0|cpu|cpu|M_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_regnum_b_cmp_F~combout\,
	asdata => \u0|cpu|cpu|E_regnum_b_cmp_D~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|F_stall~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_regnum_b_cmp_D~q\);

-- Location: LABCELL_X27_Y9_N54
\u0|cpu|cpu|A_regnum_b_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000010010000100100001001000000001001000010010000100100001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_dst_regnum~2_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	dataf => \u0|cpu|cpu|ALT_INV_A_dst_regnum~1_combout\,
	combout => \u0|cpu|cpu|A_regnum_b_cmp_F~0_combout\);

-- Location: MLABCELL_X28_Y10_N39
\u0|cpu|cpu|A_regnum_b_cmp_F~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000000000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_dst_regnum~4_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	dataf => \u0|cpu|cpu|ALT_INV_A_dst_regnum~3_combout\,
	combout => \u0|cpu|cpu|A_regnum_b_cmp_F~1_combout\);

-- Location: LABCELL_X27_Y9_N39
\u0|cpu|cpu|A_regnum_b_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000010000100100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	datab => \u0|cpu|cpu|ALT_INV_A_wr_dst_reg~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_dst_regnum~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_F~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_F~1_combout\,
	combout => \u0|cpu|cpu|A_regnum_b_cmp_F~combout\);

-- Location: FF_X27_Y9_N40
\u0|cpu|cpu|W_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_regnum_b_cmp_F~combout\,
	asdata => \u0|cpu|cpu|A_regnum_b_cmp_D~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_regnum_b_cmp_D~q\);

-- Location: LABCELL_X24_Y10_N48
\u0|cpu|cpu|D_src2_reg[2]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_W_regnum_b_cmp_D~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_D~q\,
	combout => \u0|cpu|cpu|D_src2_reg[2]~7_combout\);

-- Location: LABCELL_X24_Y10_N21
\u0|cpu|cpu|D_src2_reg[2]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_D~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_D~q\,
	combout => \u0|cpu|cpu|D_src2_reg[2]~6_combout\);

-- Location: LABCELL_X9_Y6_N45
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( \u0|cpu|cpu|clr_break_line~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datae => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X15_Y6_N39
\u0|cpu|cpu|M_st_data[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(0),
	combout => \u0|cpu|cpu|M_st_data[16]~feeder_combout\);

-- Location: FF_X29_Y7_N4
\u0|cpu|cpu|M_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~5_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(2));

-- Location: LABCELL_X12_Y8_N24
\u0|cpu|cpu|M_st_data[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(1),
	combout => \u0|cpu|cpu|M_st_data[17]~feeder_combout\);

-- Location: FF_X29_Y7_N7
\u0|cpu|cpu|M_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~9_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(3));

-- Location: MLABCELL_X25_Y8_N24
\u0|cpu|cpu|A_inst_result[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(3),
	combout => \u0|cpu|cpu|A_inst_result[5]~feeder_combout\);

-- Location: FF_X24_Y8_N11
\u0|cpu|cpu|E_src2_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[6]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(6));

-- Location: MLABCELL_X15_Y5_N3
\u0|cpu|cpu|M_st_data[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(6),
	combout => \u0|cpu|cpu|M_st_data[14]~feeder_combout\);

-- Location: FF_X24_Y8_N32
\u0|cpu|cpu|M_alu_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(14));

-- Location: LABCELL_X13_Y10_N21
\u0|cpu|cpu|Equal213~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(4),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(0),
	combout => \u0|cpu|cpu|Equal213~0_combout\);

-- Location: LABCELL_X13_Y10_N45
\u0|cpu|cpu|Equal213~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal213~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(3),
	combout => \u0|cpu|cpu|Equal213~1_combout\);

-- Location: FF_X13_Y10_N47
\u0|cpu|cpu|M_ctrl_ld8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal213~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld8~q\);

-- Location: LABCELL_X13_Y10_N51
\u0|cpu|cpu|M_ld_align_byte1_fill~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_ctrl_ld8~q\,
	combout => \u0|cpu|cpu|M_ld_align_byte1_fill~0_combout\);

-- Location: FF_X13_Y10_N53
\u0|cpu|cpu|A_ld_align_byte1_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ld_align_byte1_fill~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ld_align_byte1_fill~q\);

-- Location: LABCELL_X13_Y10_N6
\u0|cpu|cpu|Equal220~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(2),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(0),
	combout => \u0|cpu|cpu|Equal220~0_combout\);

-- Location: LABCELL_X13_Y10_N9
\u0|cpu|cpu|Equal220~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_Equal220~0_combout\,
	combout => \u0|cpu|cpu|Equal220~1_combout\);

-- Location: FF_X13_Y10_N10
\u0|cpu|cpu|M_ctrl_ld32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal220~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld32~q\);

-- Location: FF_X10_Y8_N5
\u0|cpu|cpu|A_ctrl_ld32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_ld32~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_ld32~q\);

-- Location: LABCELL_X10_Y8_N0
\u0|cpu|cpu|A_slow_inst_result[8]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000011001100110011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte1_fill~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	combout => \u0|cpu|cpu|A_slow_inst_result[8]~1_combout\);

-- Location: LABCELL_X19_Y8_N42
\u0|cpu|cpu|E_src2[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	combout => \u0|cpu|cpu|E_src2[15]~feeder_combout\);

-- Location: FF_X19_Y8_N43
\u0|cpu|cpu|E_src2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[15]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[15]~75_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(15));

-- Location: LABCELL_X19_Y8_N18
\u0|cpu|cpu|E_alu_result~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010001100100010101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(15),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(15),
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result~27_combout\);

-- Location: LABCELL_X19_Y8_N51
\u0|cpu|cpu|E_src2[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(20),
	combout => \u0|cpu|cpu|E_src2[14]~feeder_combout\);

-- Location: FF_X19_Y8_N52
\u0|cpu|cpu|E_src2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[14]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[14]~77_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(14));

-- Location: LABCELL_X19_Y8_N48
\u0|cpu|cpu|E_src2[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(18),
	combout => \u0|cpu|cpu|E_src2[12]~feeder_combout\);

-- Location: LABCELL_X4_Y8_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[18]~feeder_combout\);

-- Location: MLABCELL_X3_Y6_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(8),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~30\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~33_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~34\);

-- Location: LABCELL_X2_Y4_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(32),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\);

-- Location: FF_X2_Y4_N38
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[32]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(32));

-- Location: FF_X3_Y6_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~33_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(32),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(8));

-- Location: MLABCELL_X8_Y6_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[6]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(6),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[6]~6_combout\);

-- Location: MLABCELL_X3_Y6_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(9),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~34\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~17_sumout\,
	cout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~18\);

-- Location: LABCELL_X2_Y4_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(33),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\);

-- Location: FF_X2_Y4_N11
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[33]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(33));

-- Location: FF_X3_Y6_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~17_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(33),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(9));

-- Location: LABCELL_X12_Y8_N0
\u0|mm_interconnect_0|cmd_mux_002|src_data[45]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(45) = ( \u0|cpu|cpu|A_mem_baddr\(9) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(4))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(9) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(4),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45));

-- Location: FF_X12_Y8_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(45),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(7));

-- Location: LABCELL_X4_Y6_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[7]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(9),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(7),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[7]~7_combout\);

-- Location: LABCELL_X17_Y6_N15
\u0|cpu|cpu|D_ctrl_mem16~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|D_ctrl_mem16~0_combout\);

-- Location: FF_X17_Y6_N16
\u0|cpu|cpu|E_ctrl_mem16~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_mem16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_mem16~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y6_N30
\u0|jtag_uart|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_waitrequest~0_combout\ = ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( !\u0|jtag_uart|av_waitrequest~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|jtag_uart|av_waitrequest~0_combout\);

-- Location: LABCELL_X11_Y5_N36
\u0|jtag_uart|av_waitrequest~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_waitrequest~1_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( \u0|cpu|cpu|A_mem_baddr\(5) & ( (\u0|jtag_uart|av_waitrequest~0_combout\ & (\u0|cpu|cpu|A_mem_baddr\(3) & (\u0|cpu|cpu|A_mem_baddr\(4) & 
-- \u0|mm_interconnect_0|router|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_av_waitrequest~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	combout => \u0|jtag_uart|av_waitrequest~1_combout\);

-- Location: LABCELL_X7_Y4_N39
\u0|jtag_uart|av_waitrequest~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_waitrequest~2_combout\ = ( \u0|jtag_uart|av_waitrequest~1_combout\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	combout => \u0|jtag_uart|av_waitrequest~2_combout\);

-- Location: FF_X7_Y4_N40
\u0|jtag_uart|av_waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|av_waitrequest~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|av_waitrequest~q\);

-- Location: LABCELL_X9_Y6_N30
\u0|mm_interconnect_0|router|Equal5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal5~0_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( (\u0|cpu|cpu|A_mem_baddr\(4) & (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|cpu|cpu|A_mem_baddr\(5) & \u0|cpu|cpu|A_mem_baddr\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000100000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal5~0_combout\);

-- Location: LABCELL_X9_Y6_N48
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1))))) # (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\) ) ) # 
-- ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011011101000000001101110100001111110111110000111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X9_Y6_N50
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X9_Y6_N18
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & (\u0|jtag_uart|av_waitrequest~q\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|router|Equal5~0_combout\))) ) ) ) # ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal5~0_combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X9_Y6_N20
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X9_Y6_N51
\u0|mm_interconnect_0|cmd_demux|sink_ready~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ = ( \u0|mm_interconnect_0|router|Equal5~0_combout\ & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & \u0|jtag_uart|av_waitrequest~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal5~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\);

-- Location: LABCELL_X9_Y6_N0
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|cmd_demux|sink_ready~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~1_combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X9_Y6_N1
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0));

-- Location: FF_X9_Y5_N44
\u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_mem_baddr\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30));

-- Location: LABCELL_X9_Y5_N42
\u0|mm_interconnect_0|rsp_mux|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ = ( \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|sysid_control_slave_translator|av_readdata_pre\(30) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_av_readdata_pre\(30),
	dataf => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\);

-- Location: FF_X18_Y8_N5
\u0|cpu|cpu|E_src2_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[7]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(7));

-- Location: MLABCELL_X15_Y5_N54
\u0|cpu|cpu|M_st_data[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(7),
	combout => \u0|cpu|cpu|M_st_data[15]~feeder_combout\);

-- Location: FF_X15_Y5_N56
\u0|cpu|cpu|M_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[15]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(15));

-- Location: FF_X15_Y5_N23
\u0|cpu|cpu|A_st_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(15));

-- Location: LABCELL_X10_Y3_N21
\u0|sys_clk_timer|period_l_wr_strobe~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_wr_strobe~1_combout\ = ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010000000000000000010101010101010100000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|sys_clk_timer|period_l_wr_strobe~1_combout\);

-- Location: LABCELL_X10_Y3_N57
\u0|mm_interconnect_0|router|Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~2_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( (!\u0|cpu|cpu|A_mem_baddr\(5) & \u0|mm_interconnect_0|router|Equal2~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	dataf => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	combout => \u0|mm_interconnect_0|router|Equal2~2_combout\);

-- Location: FF_X9_Y5_N56
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X9_Y5_N54
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\))) # (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) 
-- & (((\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)) # 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(0)))) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\)) # (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X9_Y5_N55
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y3_N15
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\ = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout\ & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (!\u0|cpu|cpu|d_write~DUPLICATE_q\ 
-- $ (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0)))) ) ) # ( !\u0|sys_clk_timer|period_l_wr_strobe~0_combout\ & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) & 
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000100010100010000010001010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~0_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X10_Y3_N51
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|router|Equal2~2_combout\ & 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\ & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_waitrequest_generated~0_combout\ & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[0]~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000000000000000101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~2_combout\,
	datac => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used[0]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X10_Y3_N52
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X10_Y3_N36
\u0|sys_clk_timer|period_l_wr_strobe~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_wr_strobe~2_combout\ = ( !\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|cpu|cpu|A_mem_baddr\(5) & ( (\u0|sys_clk_timer|period_l_wr_strobe~1_combout\ & (\u0|cpu|cpu|d_write~DUPLICATE_q\ & 
-- (\u0|mm_interconnect_0|router|Equal2~0_combout\ & \u0|mm_interconnect_0|router|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	combout => \u0|sys_clk_timer|period_l_wr_strobe~2_combout\);

-- Location: LABCELL_X11_Y4_N54
\u0|sys_clk_timer|Equal6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal6~0_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & \u0|cpu|cpu|A_mem_baddr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000000000000011000000110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|sys_clk_timer|Equal6~0_combout\);

-- Location: LABCELL_X12_Y4_N0
\u0|sys_clk_timer|period_h_wr_strobe\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_wr_strobe~combout\ = ( \u0|sys_clk_timer|period_l_wr_strobe~2_combout\ & ( \u0|sys_clk_timer|Equal6~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_Equal6~0_combout\,
	combout => \u0|sys_clk_timer|period_h_wr_strobe~combout\);

-- Location: FF_X13_Y2_N41
\u0|sys_clk_timer|period_h_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(15));

-- Location: LABCELL_X11_Y4_N48
\u0|sys_clk_timer|period_l_register[1]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[1]~7_combout\ = ( !\u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[1]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|period_l_register[1]~7_combout\);

-- Location: LABCELL_X11_Y4_N33
\u0|sys_clk_timer|Equal6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal6~1_combout\ = (!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|cpu|cpu|A_mem_baddr\(3) & !\u0|cpu|cpu|A_mem_baddr\(4)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|sys_clk_timer|Equal6~1_combout\);

-- Location: LABCELL_X10_Y4_N42
\u0|sys_clk_timer|period_l_wr_strobe\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_wr_strobe~combout\ = ( \u0|sys_clk_timer|period_l_wr_strobe~2_combout\ & ( \u0|sys_clk_timer|Equal6~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_Equal6~1_combout\,
	combout => \u0|sys_clk_timer|period_l_wr_strobe~combout\);

-- Location: FF_X11_Y4_N49
\u0|sys_clk_timer|period_l_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[1]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(1));

-- Location: LABCELL_X13_Y4_N45
\u0|sys_clk_timer|period_l_register[0]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[0]~8_combout\ = !\u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_st_data[0]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|period_l_register[0]~8_combout\);

-- Location: FF_X13_Y4_N46
\u0|sys_clk_timer|period_l_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[0]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(0));

-- Location: LABCELL_X12_Y3_N0
\u0|sys_clk_timer|Add0~117\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~117_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|sys_clk_timer|Add0~118\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(0),
	cin => GND,
	sumout => \u0|sys_clk_timer|Add0~117_sumout\,
	cout => \u0|sys_clk_timer|Add0~118\);

-- Location: LABCELL_X11_Y3_N3
\u0|sys_clk_timer|internal_counter~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~8_combout\ = (!\u0|sys_clk_timer|always0~0_combout\ & ((!\u0|sys_clk_timer|Add0~117_sumout\))) # (\u0|sys_clk_timer|always0~0_combout\ & (\u0|sys_clk_timer|period_l_register\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010111100000101101011110000010110101111000001011010111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_period_l_register\(0),
	datad => \u0|sys_clk_timer|ALT_INV_Add0~117_sumout\,
	combout => \u0|sys_clk_timer|internal_counter~8_combout\);

-- Location: LABCELL_X12_Y4_N9
\u0|sys_clk_timer|force_reload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|force_reload~0_combout\ = ( \u0|cpu|cpu|A_mem_baddr\(3) & ( (!\u0|cpu|cpu|A_mem_baddr\(4) & \u0|sys_clk_timer|period_l_wr_strobe~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datad => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|sys_clk_timer|force_reload~0_combout\);

-- Location: FF_X12_Y4_N10
\u0|sys_clk_timer|force_reload~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|force_reload~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|force_reload~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N24
\u0|cpu|cpu|M_st_data[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(2),
	combout => \u0|cpu|cpu|M_st_data[2]~feeder_combout\);

-- Location: FF_X15_Y7_N26
\u0|cpu|cpu|M_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(2));

-- Location: MLABCELL_X15_Y7_N27
\u0|cpu|cpu|A_st_data[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_st_data\(2),
	combout => \u0|cpu|cpu|A_st_data[2]~feeder_combout\);

-- Location: FF_X15_Y7_N28
\u0|cpu|cpu|A_st_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_st_data[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(2));

-- Location: LABCELL_X12_Y4_N6
\u0|sys_clk_timer|control_wr_strobe\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|control_wr_strobe~combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(3) & ( (!\u0|cpu|cpu|A_mem_baddr\(4) & (\u0|cpu|cpu|A_mem_baddr\(2) & \u0|sys_clk_timer|period_l_wr_strobe~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datad => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|sys_clk_timer|control_wr_strobe~combout\);

-- Location: FF_X6_Y4_N55
\u0|sys_clk_timer|control_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|control_register\(1));

-- Location: LABCELL_X12_Y3_N12
\u0|sys_clk_timer|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~5_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(4) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~58\ ))
-- \u0|sys_clk_timer|Add0~6\ = CARRY(( \u0|sys_clk_timer|internal_counter\(4) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(4),
	cin => \u0|sys_clk_timer|Add0~58\,
	sumout => \u0|sys_clk_timer|Add0~5_sumout\,
	cout => \u0|sys_clk_timer|Add0~6\);

-- Location: LABCELL_X12_Y3_N15
\u0|sys_clk_timer|Add0~121\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~121_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(5) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~6\ ))
-- \u0|sys_clk_timer|Add0~122\ = CARRY(( \u0|sys_clk_timer|internal_counter\(5) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(5),
	cin => \u0|sys_clk_timer|Add0~6\,
	sumout => \u0|sys_clk_timer|Add0~121_sumout\,
	cout => \u0|sys_clk_timer|Add0~122\);

-- Location: FF_X17_Y6_N19
\u0|cpu|cpu|A_st_data[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y3_N6
\u0|sys_clk_timer|period_l_register[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[5]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[5]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|period_l_register[5]~feeder_combout\);

-- Location: FF_X9_Y3_N7
\u0|sys_clk_timer|period_l_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(5));

-- Location: FF_X12_Y3_N16
\u0|sys_clk_timer|internal_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~121_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(5));

-- Location: LABCELL_X12_Y3_N18
\u0|sys_clk_timer|Add0~105\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~105_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter[6]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~122\ ))
-- \u0|sys_clk_timer|Add0~106\ = CARRY(( !\u0|sys_clk_timer|internal_counter[6]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~122\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter[6]~DUPLICATE_q\,
	cin => \u0|sys_clk_timer|Add0~122\,
	sumout => \u0|sys_clk_timer|Add0~105_sumout\,
	cout => \u0|sys_clk_timer|Add0~106\);

-- Location: LABCELL_X17_Y6_N3
\u0|cpu|cpu|M_st_data[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(6),
	combout => \u0|cpu|cpu|M_st_data[6]~feeder_combout\);

-- Location: FF_X17_Y6_N5
\u0|cpu|cpu|M_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(6));

-- Location: FF_X17_Y6_N1
\u0|cpu|cpu|A_st_data[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y4_N57
\u0|sys_clk_timer|period_l_register[6]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[6]~5_combout\ = ( !\u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[6]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|period_l_register[6]~5_combout\);

-- Location: FF_X10_Y4_N58
\u0|sys_clk_timer|period_l_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[6]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(6));

-- Location: LABCELL_X10_Y3_N42
\u0|sys_clk_timer|internal_counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~5_combout\ = ( \u0|sys_clk_timer|period_l_register\(6) & ( (!\u0|sys_clk_timer|Add0~105_sumout\) # (\u0|sys_clk_timer|always0~0_combout\) ) ) # ( !\u0|sys_clk_timer|period_l_register\(6) & ( 
-- (!\u0|sys_clk_timer|always0~0_combout\ & !\u0|sys_clk_timer|Add0~105_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000011111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_Add0~105_sumout\,
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_register\(6),
	combout => \u0|sys_clk_timer|internal_counter~5_combout\);

-- Location: FF_X10_Y3_N43
\u0|sys_clk_timer|internal_counter[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[6]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y3_N21
\u0|sys_clk_timer|Add0~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~61_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(7) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~106\ ))
-- \u0|sys_clk_timer|Add0~62\ = CARRY(( \u0|sys_clk_timer|internal_counter\(7) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~106\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(7),
	cin => \u0|sys_clk_timer|Add0~106\,
	sumout => \u0|sys_clk_timer|Add0~61_sumout\,
	cout => \u0|sys_clk_timer|Add0~62\);

-- Location: LABCELL_X7_Y8_N39
\u0|cpu|cpu|M_st_data[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(7),
	combout => \u0|cpu|cpu|M_st_data[7]~feeder_combout\);

-- Location: FF_X7_Y8_N41
\u0|cpu|cpu|M_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(7));

-- Location: LABCELL_X7_Y8_N36
\u0|cpu|cpu|A_st_data[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_st_data\(7),
	combout => \u0|cpu|cpu|A_st_data[7]~feeder_combout\);

-- Location: FF_X7_Y8_N37
\u0|cpu|cpu|A_st_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_st_data[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(7));

-- Location: FF_X13_Y4_N4
\u0|sys_clk_timer|period_l_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(7));

-- Location: FF_X12_Y3_N22
\u0|sys_clk_timer|internal_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~61_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(7));

-- Location: LABCELL_X12_Y3_N24
\u0|sys_clk_timer|Add0~101\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~101_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(8) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~62\ ))
-- \u0|sys_clk_timer|Add0~102\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(8) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(8),
	cin => \u0|sys_clk_timer|Add0~62\,
	sumout => \u0|sys_clk_timer|Add0~101_sumout\,
	cout => \u0|sys_clk_timer|Add0~102\);

-- Location: LABCELL_X13_Y3_N48
\u0|sys_clk_timer|period_l_register[8]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[8]~4_combout\ = ( !\u0|cpu|cpu|A_st_data\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(8),
	combout => \u0|sys_clk_timer|period_l_register[8]~4_combout\);

-- Location: FF_X13_Y3_N49
\u0|sys_clk_timer|period_l_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[8]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(8));

-- Location: LABCELL_X10_Y3_N30
\u0|sys_clk_timer|internal_counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~4_combout\ = ( \u0|sys_clk_timer|period_l_register\(8) & ( (!\u0|sys_clk_timer|Add0~101_sumout\) # (\u0|sys_clk_timer|always0~0_combout\) ) ) # ( !\u0|sys_clk_timer|period_l_register\(8) & ( 
-- (!\u0|sys_clk_timer|always0~0_combout\ & !\u0|sys_clk_timer|Add0~101_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_Add0~101_sumout\,
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_register\(8),
	combout => \u0|sys_clk_timer|internal_counter~4_combout\);

-- Location: FF_X10_Y3_N31
\u0|sys_clk_timer|internal_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(8));

-- Location: LABCELL_X12_Y3_N27
\u0|sys_clk_timer|Add0~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~97_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(9) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~102\ ))
-- \u0|sys_clk_timer|Add0~98\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(9) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~102\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(9),
	cin => \u0|sys_clk_timer|Add0~102\,
	sumout => \u0|sys_clk_timer|Add0~97_sumout\,
	cout => \u0|sys_clk_timer|Add0~98\);

-- Location: LABCELL_X9_Y3_N12
\u0|sys_clk_timer|period_l_register[9]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[9]~3_combout\ = ( !\u0|cpu|cpu|A_st_data\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(9),
	combout => \u0|sys_clk_timer|period_l_register[9]~3_combout\);

-- Location: FF_X9_Y3_N13
\u0|sys_clk_timer|period_l_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[9]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(9));

-- Location: LABCELL_X11_Y3_N18
\u0|sys_clk_timer|internal_counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~3_combout\ = ( \u0|sys_clk_timer|always0~0_combout\ & ( \u0|sys_clk_timer|period_l_register\(9) ) ) # ( !\u0|sys_clk_timer|always0~0_combout\ & ( !\u0|sys_clk_timer|Add0~97_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_Add0~97_sumout\,
	datad => \u0|sys_clk_timer|ALT_INV_period_l_register\(9),
	dataf => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	combout => \u0|sys_clk_timer|internal_counter~3_combout\);

-- Location: FF_X11_Y3_N19
\u0|sys_clk_timer|internal_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(9));

-- Location: LABCELL_X12_Y3_N30
\u0|sys_clk_timer|Add0~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~73_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(10) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~98\ ))
-- \u0|sys_clk_timer|Add0~74\ = CARRY(( \u0|sys_clk_timer|internal_counter\(10) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(10),
	cin => \u0|sys_clk_timer|Add0~98\,
	sumout => \u0|sys_clk_timer|Add0~73_sumout\,
	cout => \u0|sys_clk_timer|Add0~74\);

-- Location: FF_X13_Y4_N16
\u0|sys_clk_timer|period_l_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(10));

-- Location: FF_X12_Y3_N31
\u0|sys_clk_timer|internal_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~73_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(10));

-- Location: LABCELL_X12_Y3_N33
\u0|sys_clk_timer|Add0~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~77_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(11) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~74\ ))
-- \u0|sys_clk_timer|Add0~78\ = CARRY(( \u0|sys_clk_timer|internal_counter\(11) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(11),
	cin => \u0|sys_clk_timer|Add0~74\,
	sumout => \u0|sys_clk_timer|Add0~77_sumout\,
	cout => \u0|sys_clk_timer|Add0~78\);

-- Location: FF_X13_Y4_N28
\u0|sys_clk_timer|period_l_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(11));

-- Location: FF_X12_Y3_N34
\u0|sys_clk_timer|internal_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~77_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(11));

-- Location: LABCELL_X12_Y3_N36
\u0|sys_clk_timer|Add0~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~81_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(12) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~78\ ))
-- \u0|sys_clk_timer|Add0~82\ = CARRY(( \u0|sys_clk_timer|internal_counter\(12) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(12),
	cin => \u0|sys_clk_timer|Add0~78\,
	sumout => \u0|sys_clk_timer|Add0~81_sumout\,
	cout => \u0|sys_clk_timer|Add0~82\);

-- Location: FF_X13_Y4_N8
\u0|sys_clk_timer|period_l_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(12));

-- Location: FF_X12_Y3_N37
\u0|sys_clk_timer|internal_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~81_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(12));

-- Location: LABCELL_X12_Y3_N39
\u0|sys_clk_timer|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~1_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(13) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~82\ ))
-- \u0|sys_clk_timer|Add0~2\ = CARRY(( \u0|sys_clk_timer|internal_counter\(13) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(13),
	cin => \u0|sys_clk_timer|Add0~82\,
	sumout => \u0|sys_clk_timer|Add0~1_sumout\,
	cout => \u0|sys_clk_timer|Add0~2\);

-- Location: FF_X13_Y4_N34
\u0|sys_clk_timer|period_l_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(13));

-- Location: FF_X12_Y3_N40
\u0|sys_clk_timer|internal_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~1_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(13));

-- Location: LABCELL_X12_Y3_N42
\u0|sys_clk_timer|Add0~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~93_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(14) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~2\ ))
-- \u0|sys_clk_timer|Add0~94\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(14) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(14),
	cin => \u0|sys_clk_timer|Add0~2\,
	sumout => \u0|sys_clk_timer|Add0~93_sumout\,
	cout => \u0|sys_clk_timer|Add0~94\);

-- Location: LABCELL_X13_Y4_N0
\u0|sys_clk_timer|period_l_register[14]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[14]~2_combout\ = ( !\u0|cpu|cpu|A_st_data\(14) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(14),
	combout => \u0|sys_clk_timer|period_l_register[14]~2_combout\);

-- Location: FF_X13_Y4_N1
\u0|sys_clk_timer|period_l_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[14]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(14));

-- Location: LABCELL_X10_Y3_N0
\u0|sys_clk_timer|internal_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~2_combout\ = ( \u0|sys_clk_timer|period_l_register\(14) & ( (!\u0|sys_clk_timer|Add0~93_sumout\) # (\u0|sys_clk_timer|always0~0_combout\) ) ) # ( !\u0|sys_clk_timer|period_l_register\(14) & ( 
-- (!\u0|sys_clk_timer|Add0~93_sumout\ & !\u0|sys_clk_timer|always0~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000010101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_Add0~93_sumout\,
	datac => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_register\(14),
	combout => \u0|sys_clk_timer|internal_counter~2_combout\);

-- Location: FF_X10_Y3_N1
\u0|sys_clk_timer|internal_counter[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(14));

-- Location: LABCELL_X12_Y3_N45
\u0|sys_clk_timer|Add0~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~89_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(15) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~94\ ))
-- \u0|sys_clk_timer|Add0~90\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(15) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(15),
	cin => \u0|sys_clk_timer|Add0~94\,
	sumout => \u0|sys_clk_timer|Add0~89_sumout\,
	cout => \u0|sys_clk_timer|Add0~90\);

-- Location: LABCELL_X12_Y3_N48
\u0|sys_clk_timer|Add0~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~65_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(16) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~90\ ))
-- \u0|sys_clk_timer|Add0~66\ = CARRY(( \u0|sys_clk_timer|internal_counter\(16) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(16),
	cin => \u0|sys_clk_timer|Add0~90\,
	sumout => \u0|sys_clk_timer|Add0~65_sumout\,
	cout => \u0|sys_clk_timer|Add0~66\);

-- Location: FF_X13_Y4_N58
\u0|sys_clk_timer|period_h_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(0));

-- Location: FF_X12_Y3_N49
\u0|sys_clk_timer|internal_counter[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~65_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(16));

-- Location: LABCELL_X12_Y3_N51
\u0|sys_clk_timer|Add0~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~85_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(17) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~66\ ))
-- \u0|sys_clk_timer|Add0~86\ = CARRY(( \u0|sys_clk_timer|internal_counter\(17) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(17),
	cin => \u0|sys_clk_timer|Add0~66\,
	sumout => \u0|sys_clk_timer|Add0~85_sumout\,
	cout => \u0|sys_clk_timer|Add0~86\);

-- Location: FF_X13_Y4_N40
\u0|sys_clk_timer|period_h_register[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(1));

-- Location: FF_X12_Y3_N52
\u0|sys_clk_timer|internal_counter[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~85_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(17));

-- Location: LABCELL_X12_Y3_N54
\u0|sys_clk_timer|Add0~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~69_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(18) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~86\ ))
-- \u0|sys_clk_timer|Add0~70\ = CARRY(( \u0|sys_clk_timer|internal_counter\(18) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(18),
	cin => \u0|sys_clk_timer|Add0~86\,
	sumout => \u0|sys_clk_timer|Add0~69_sumout\,
	cout => \u0|sys_clk_timer|Add0~70\);

-- Location: FF_X13_Y4_N49
\u0|sys_clk_timer|period_h_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(2));

-- Location: FF_X12_Y3_N55
\u0|sys_clk_timer|internal_counter[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~69_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(18));

-- Location: LABCELL_X12_Y3_N57
\u0|sys_clk_timer|Add0~125\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~125_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(19) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~70\ ))
-- \u0|sys_clk_timer|Add0~126\ = CARRY(( \u0|sys_clk_timer|internal_counter\(19) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(19),
	cin => \u0|sys_clk_timer|Add0~70\,
	sumout => \u0|sys_clk_timer|Add0~125_sumout\,
	cout => \u0|sys_clk_timer|Add0~126\);

-- Location: FF_X15_Y7_N11
\u0|cpu|cpu|E_src2_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[3]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(3));

-- Location: FF_X15_Y7_N47
\u0|cpu|cpu|M_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2_reg\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(3));

-- Location: FF_X15_Y7_N8
\u0|cpu|cpu|A_st_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(3));

-- Location: LABCELL_X13_Y4_N54
\u0|sys_clk_timer|period_h_register[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[3]~feeder_combout\ = \u0|cpu|cpu|A_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_st_data\(3),
	combout => \u0|sys_clk_timer|period_h_register[3]~feeder_combout\);

-- Location: FF_X13_Y4_N55
\u0|sys_clk_timer|period_h_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(3));

-- Location: FF_X12_Y3_N59
\u0|sys_clk_timer|internal_counter[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~125_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(19));

-- Location: LABCELL_X12_Y2_N0
\u0|sys_clk_timer|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~29_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(20) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~126\ ))
-- \u0|sys_clk_timer|Add0~30\ = CARRY(( \u0|sys_clk_timer|internal_counter\(20) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~126\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(20),
	cin => \u0|sys_clk_timer|Add0~126\,
	sumout => \u0|sys_clk_timer|Add0~29_sumout\,
	cout => \u0|sys_clk_timer|Add0~30\);

-- Location: FF_X12_Y9_N44
\u0|cpu|cpu|M_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2_reg\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(4));

-- Location: LABCELL_X12_Y9_N45
\u0|cpu|cpu|A_st_data[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_st_data\(4),
	combout => \u0|cpu|cpu|A_st_data[4]~feeder_combout\);

-- Location: FF_X12_Y9_N46
\u0|cpu|cpu|A_st_data[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_st_data[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y4_N30
\u0|sys_clk_timer|period_h_register[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[4]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[4]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|period_h_register[4]~feeder_combout\);

-- Location: FF_X15_Y4_N31
\u0|sys_clk_timer|period_h_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(4));

-- Location: FF_X12_Y2_N2
\u0|sys_clk_timer|internal_counter[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~29_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(20));

-- Location: LABCELL_X12_Y2_N3
\u0|sys_clk_timer|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~25_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(21) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~30\ ))
-- \u0|sys_clk_timer|Add0~26\ = CARRY(( \u0|sys_clk_timer|internal_counter\(21) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(21),
	cin => \u0|sys_clk_timer|Add0~30\,
	sumout => \u0|sys_clk_timer|Add0~25_sumout\,
	cout => \u0|sys_clk_timer|Add0~26\);

-- Location: MLABCELL_X15_Y4_N36
\u0|sys_clk_timer|period_h_register[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[5]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[5]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|period_h_register[5]~feeder_combout\);

-- Location: FF_X15_Y4_N37
\u0|sys_clk_timer|period_h_register[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(5));

-- Location: FF_X12_Y2_N5
\u0|sys_clk_timer|internal_counter[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~25_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(21));

-- Location: LABCELL_X12_Y2_N6
\u0|sys_clk_timer|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~21_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(22) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~26\ ))
-- \u0|sys_clk_timer|Add0~22\ = CARRY(( \u0|sys_clk_timer|internal_counter\(22) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(22),
	cin => \u0|sys_clk_timer|Add0~26\,
	sumout => \u0|sys_clk_timer|Add0~21_sumout\,
	cout => \u0|sys_clk_timer|Add0~22\);

-- Location: FF_X13_Y4_N37
\u0|sys_clk_timer|period_h_register[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(6));

-- Location: FF_X12_Y2_N8
\u0|sys_clk_timer|internal_counter[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~21_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(22));

-- Location: LABCELL_X12_Y2_N9
\u0|sys_clk_timer|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~13_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(23) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~22\ ))
-- \u0|sys_clk_timer|Add0~14\ = CARRY(( \u0|sys_clk_timer|internal_counter\(23) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(23),
	cin => \u0|sys_clk_timer|Add0~22\,
	sumout => \u0|sys_clk_timer|Add0~13_sumout\,
	cout => \u0|sys_clk_timer|Add0~14\);

-- Location: LABCELL_X13_Y4_N36
\u0|sys_clk_timer|period_h_register[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[7]~feeder_combout\ = \u0|cpu|cpu|A_st_data\(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_st_data\(7),
	combout => \u0|sys_clk_timer|period_h_register[7]~feeder_combout\);

-- Location: FF_X13_Y4_N38
\u0|sys_clk_timer|period_h_register[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(7));

-- Location: FF_X12_Y2_N11
\u0|sys_clk_timer|internal_counter[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~13_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(23));

-- Location: LABCELL_X12_Y2_N12
\u0|sys_clk_timer|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~53_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(24) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~14\ ))
-- \u0|sys_clk_timer|Add0~54\ = CARRY(( \u0|sys_clk_timer|internal_counter\(24) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(24),
	cin => \u0|sys_clk_timer|Add0~14\,
	sumout => \u0|sys_clk_timer|Add0~53_sumout\,
	cout => \u0|sys_clk_timer|Add0~54\);

-- Location: FF_X12_Y3_N11
\u0|sys_clk_timer|period_h_register[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(8));

-- Location: FF_X12_Y2_N14
\u0|sys_clk_timer|internal_counter[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~53_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(24));

-- Location: LABCELL_X12_Y2_N15
\u0|sys_clk_timer|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~49_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(25) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~54\ ))
-- \u0|sys_clk_timer|Add0~50\ = CARRY(( \u0|sys_clk_timer|internal_counter\(25) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(25),
	cin => \u0|sys_clk_timer|Add0~54\,
	sumout => \u0|sys_clk_timer|Add0~49_sumout\,
	cout => \u0|sys_clk_timer|Add0~50\);

-- Location: LABCELL_X13_Y4_N51
\u0|sys_clk_timer|period_h_register[9]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[9]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(9),
	combout => \u0|sys_clk_timer|period_h_register[9]~feeder_combout\);

-- Location: FF_X13_Y4_N52
\u0|sys_clk_timer|period_h_register[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(9));

-- Location: FF_X12_Y2_N16
\u0|sys_clk_timer|internal_counter[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~49_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(25));

-- Location: LABCELL_X12_Y2_N18
\u0|sys_clk_timer|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~45_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(26) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~50\ ))
-- \u0|sys_clk_timer|Add0~46\ = CARRY(( \u0|sys_clk_timer|internal_counter\(26) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(26),
	cin => \u0|sys_clk_timer|Add0~50\,
	sumout => \u0|sys_clk_timer|Add0~45_sumout\,
	cout => \u0|sys_clk_timer|Add0~46\);

-- Location: LABCELL_X13_Y4_N21
\u0|sys_clk_timer|period_h_register[10]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[10]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data\(10) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(10),
	combout => \u0|sys_clk_timer|period_h_register[10]~feeder_combout\);

-- Location: FF_X13_Y4_N22
\u0|sys_clk_timer|period_h_register[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[10]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(10));

-- Location: FF_X12_Y2_N19
\u0|sys_clk_timer|internal_counter[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~45_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(26));

-- Location: LABCELL_X12_Y2_N21
\u0|sys_clk_timer|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~41_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(27) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~46\ ))
-- \u0|sys_clk_timer|Add0~42\ = CARRY(( \u0|sys_clk_timer|internal_counter\(27) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(27),
	cin => \u0|sys_clk_timer|Add0~46\,
	sumout => \u0|sys_clk_timer|Add0~41_sumout\,
	cout => \u0|sys_clk_timer|Add0~42\);

-- Location: LABCELL_X13_Y4_N18
\u0|sys_clk_timer|period_h_register[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_h_register[11]~feeder_combout\ = \u0|cpu|cpu|A_st_data\(11)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_st_data\(11),
	combout => \u0|sys_clk_timer|period_h_register[11]~feeder_combout\);

-- Location: FF_X13_Y4_N19
\u0|sys_clk_timer|period_h_register[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_h_register[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(11));

-- Location: FF_X12_Y2_N22
\u0|sys_clk_timer|internal_counter[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~41_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(27));

-- Location: LABCELL_X12_Y2_N24
\u0|sys_clk_timer|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~33_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(28) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~42\ ))
-- \u0|sys_clk_timer|Add0~34\ = CARRY(( \u0|sys_clk_timer|internal_counter\(28) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(28),
	cin => \u0|sys_clk_timer|Add0~42\,
	sumout => \u0|sys_clk_timer|Add0~33_sumout\,
	cout => \u0|sys_clk_timer|Add0~34\);

-- Location: FF_X13_Y4_N20
\u0|sys_clk_timer|period_h_register[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(12));

-- Location: FF_X12_Y2_N26
\u0|sys_clk_timer|internal_counter[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~33_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(28));

-- Location: LABCELL_X12_Y2_N27
\u0|sys_clk_timer|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~9_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(29) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~34\ ))
-- \u0|sys_clk_timer|Add0~10\ = CARRY(( \u0|sys_clk_timer|internal_counter\(29) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(29),
	cin => \u0|sys_clk_timer|Add0~34\,
	sumout => \u0|sys_clk_timer|Add0~9_sumout\,
	cout => \u0|sys_clk_timer|Add0~10\);

-- Location: FF_X13_Y4_N56
\u0|sys_clk_timer|period_h_register[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(13));

-- Location: FF_X12_Y2_N29
\u0|sys_clk_timer|internal_counter[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~9_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(29));

-- Location: LABCELL_X12_Y2_N30
\u0|sys_clk_timer|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~37_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(30) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~10\ ))
-- \u0|sys_clk_timer|Add0~38\ = CARRY(( \u0|sys_clk_timer|internal_counter\(30) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(30),
	cin => \u0|sys_clk_timer|Add0~10\,
	sumout => \u0|sys_clk_timer|Add0~37_sumout\,
	cout => \u0|sys_clk_timer|Add0~38\);

-- Location: FF_X13_Y4_N23
\u0|sys_clk_timer|period_h_register[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_h_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_h_register\(14));

-- Location: FF_X12_Y2_N31
\u0|sys_clk_timer|internal_counter[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~37_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(30));

-- Location: FF_X12_Y2_N23
\u0|sys_clk_timer|internal_counter[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~41_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[27]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y2_N48
\u0|sys_clk_timer|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~1_combout\ = ( !\u0|sys_clk_timer|internal_counter[27]~DUPLICATE_q\ & ( !\u0|sys_clk_timer|internal_counter\(26) & ( (!\u0|sys_clk_timer|internal_counter\(30) & (!\u0|sys_clk_timer|internal_counter\(25) & 
-- (!\u0|sys_clk_timer|internal_counter\(28) & !\u0|sys_clk_timer|internal_counter\(24)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(30),
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(25),
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(28),
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(24),
	datae => \u0|sys_clk_timer|ALT_INV_internal_counter[27]~DUPLICATE_q\,
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(26),
	combout => \u0|sys_clk_timer|Equal0~1_combout\);

-- Location: FF_X11_Y3_N2
\u0|sys_clk_timer|internal_counter[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[2]~DUPLICATE_q\);

-- Location: FF_X11_Y3_N5
\u0|sys_clk_timer|internal_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[0]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y3_N21
\u0|sys_clk_timer|Equal0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~4_combout\ = ( !\u0|sys_clk_timer|internal_counter\(5) & ( (\u0|sys_clk_timer|internal_counter[2]~DUPLICATE_q\ & (\u0|sys_clk_timer|internal_counter\(1) & (!\u0|sys_clk_timer|internal_counter\(19) & 
-- \u0|sys_clk_timer|internal_counter[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\,
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(1),
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(19),
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\,
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(5),
	combout => \u0|sys_clk_timer|Equal0~4_combout\);

-- Location: LABCELL_X13_Y2_N18
\u0|sys_clk_timer|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~2_combout\ = ( !\u0|sys_clk_timer|internal_counter\(17) & ( (!\u0|sys_clk_timer|internal_counter\(11) & (!\u0|sys_clk_timer|internal_counter\(18) & (!\u0|sys_clk_timer|internal_counter\(12) & 
-- !\u0|sys_clk_timer|internal_counter\(10)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(11),
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(18),
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(12),
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(10),
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(17),
	combout => \u0|sys_clk_timer|Equal0~2_combout\);

-- Location: FF_X10_Y3_N44
\u0|sys_clk_timer|internal_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(6));

-- Location: LABCELL_X10_Y3_N9
\u0|sys_clk_timer|Equal0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~3_combout\ = ( \u0|sys_clk_timer|internal_counter\(14) & ( \u0|sys_clk_timer|internal_counter\(9) & ( (\u0|sys_clk_timer|internal_counter\(15) & (\u0|sys_clk_timer|internal_counter\(6) & \u0|sys_clk_timer|internal_counter\(8))) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(15),
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(6),
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(8),
	datae => \u0|sys_clk_timer|ALT_INV_internal_counter\(14),
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(9),
	combout => \u0|sys_clk_timer|Equal0~3_combout\);

-- Location: LABCELL_X13_Y4_N24
\u0|sys_clk_timer|Equal0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~5_combout\ = ( \u0|sys_clk_timer|Equal0~3_combout\ & ( !\u0|sys_clk_timer|internal_counter\(7) & ( (\u0|sys_clk_timer|internal_counter\(3) & (\u0|sys_clk_timer|Equal0~4_combout\ & (!\u0|sys_clk_timer|internal_counter\(16) & 
-- \u0|sys_clk_timer|Equal0~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(3),
	datab => \u0|sys_clk_timer|ALT_INV_Equal0~4_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(16),
	datad => \u0|sys_clk_timer|ALT_INV_Equal0~2_combout\,
	datae => \u0|sys_clk_timer|ALT_INV_Equal0~3_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(7),
	combout => \u0|sys_clk_timer|Equal0~5_combout\);

-- Location: LABCELL_X12_Y2_N33
\u0|sys_clk_timer|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~17_sumout\ = SUM(( \u0|sys_clk_timer|internal_counter\(31) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(31),
	cin => \u0|sys_clk_timer|Add0~38\,
	sumout => \u0|sys_clk_timer|Add0~17_sumout\);

-- Location: FF_X12_Y2_N35
\u0|sys_clk_timer|internal_counter[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~17_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(31));

-- Location: LABCELL_X12_Y2_N54
\u0|sys_clk_timer|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~0_combout\ = ( !\u0|sys_clk_timer|internal_counter\(20) & ( !\u0|sys_clk_timer|internal_counter\(31) & ( (!\u0|sys_clk_timer|internal_counter\(29) & (!\u0|sys_clk_timer|internal_counter\(23) & 
-- (!\u0|sys_clk_timer|internal_counter\(21) & !\u0|sys_clk_timer|internal_counter\(22)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(29),
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(23),
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(21),
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(22),
	datae => \u0|sys_clk_timer|ALT_INV_internal_counter\(20),
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(31),
	combout => \u0|sys_clk_timer|Equal0~0_combout\);

-- Location: LABCELL_X12_Y4_N39
\u0|sys_clk_timer|Equal0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal0~6_combout\ = ( \u0|sys_clk_timer|Equal0~0_combout\ & ( (\u0|sys_clk_timer|Equal0~1_combout\ & (!\u0|sys_clk_timer|internal_counter\(13) & (\u0|sys_clk_timer|Equal0~5_combout\ & !\u0|sys_clk_timer|internal_counter\(4)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000010000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_Equal0~1_combout\,
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(13),
	datac => \u0|sys_clk_timer|ALT_INV_Equal0~5_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_internal_counter\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_Equal0~0_combout\,
	combout => \u0|sys_clk_timer|Equal0~6_combout\);

-- Location: MLABCELL_X6_Y4_N39
\u0|sys_clk_timer|counter_is_running~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_is_running~0_combout\ = ( !\u0|sys_clk_timer|force_reload~DUPLICATE_q\ & ( \u0|sys_clk_timer|counter_is_running~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_counter_is_running~q\,
	dataf => \u0|sys_clk_timer|ALT_INV_force_reload~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|counter_is_running~0_combout\);

-- Location: MLABCELL_X6_Y4_N42
\u0|sys_clk_timer|counter_is_running~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_is_running~1_combout\ = ( \u0|cpu|cpu|A_st_data\(3) & ( \u0|sys_clk_timer|counter_is_running~0_combout\ & ( (!\u0|sys_clk_timer|control_wr_strobe~combout\ & (((!\u0|sys_clk_timer|Equal0~6_combout\) # 
-- (\u0|sys_clk_timer|control_register\(1))))) # (\u0|sys_clk_timer|control_wr_strobe~combout\ & (\u0|cpu|cpu|A_st_data\(2))) ) ) ) # ( !\u0|cpu|cpu|A_st_data\(3) & ( \u0|sys_clk_timer|counter_is_running~0_combout\ & ( ((!\u0|sys_clk_timer|Equal0~6_combout\) 
-- # ((\u0|cpu|cpu|A_st_data\(2) & \u0|sys_clk_timer|control_wr_strobe~combout\))) # (\u0|sys_clk_timer|control_register\(1)) ) ) ) # ( \u0|cpu|cpu|A_st_data\(3) & ( !\u0|sys_clk_timer|counter_is_running~0_combout\ & ( (\u0|cpu|cpu|A_st_data\(2) & 
-- \u0|sys_clk_timer|control_wr_strobe~combout\) ) ) ) # ( !\u0|cpu|cpu|A_st_data\(3) & ( !\u0|sys_clk_timer|counter_is_running~0_combout\ & ( (\u0|cpu|cpu|A_st_data\(2) & \u0|sys_clk_timer|control_wr_strobe~combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111110011111101111111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_st_data\(2),
	datab => \u0|sys_clk_timer|ALT_INV_control_register\(1),
	datac => \u0|sys_clk_timer|ALT_INV_Equal0~6_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_control_wr_strobe~combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(3),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_is_running~0_combout\,
	combout => \u0|sys_clk_timer|counter_is_running~1_combout\);

-- Location: FF_X6_Y4_N43
\u0|sys_clk_timer|counter_is_running\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_is_running~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_is_running~q\);

-- Location: LABCELL_X13_Y4_N12
\u0|sys_clk_timer|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|always0~1_combout\ = ( \u0|sys_clk_timer|counter_is_running~q\ ) # ( !\u0|sys_clk_timer|counter_is_running~q\ & ( \u0|sys_clk_timer|force_reload~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111100110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_force_reload~DUPLICATE_q\,
	datae => \u0|sys_clk_timer|ALT_INV_counter_is_running~q\,
	combout => \u0|sys_clk_timer|always0~1_combout\);

-- Location: FF_X11_Y3_N4
\u0|sys_clk_timer|internal_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(0));

-- Location: LABCELL_X12_Y3_N3
\u0|sys_clk_timer|Add0~113\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~113_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(1) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~118\ ))
-- \u0|sys_clk_timer|Add0~114\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(1) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~118\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(1),
	cin => \u0|sys_clk_timer|Add0~118\,
	sumout => \u0|sys_clk_timer|Add0~113_sumout\,
	cout => \u0|sys_clk_timer|Add0~114\);

-- Location: LABCELL_X11_Y3_N6
\u0|sys_clk_timer|internal_counter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~7_combout\ = ( \u0|sys_clk_timer|always0~0_combout\ & ( \u0|sys_clk_timer|period_l_register\(1) ) ) # ( !\u0|sys_clk_timer|always0~0_combout\ & ( !\u0|sys_clk_timer|Add0~113_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_period_l_register\(1),
	datac => \u0|sys_clk_timer|ALT_INV_Add0~113_sumout\,
	dataf => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	combout => \u0|sys_clk_timer|internal_counter~7_combout\);

-- Location: FF_X11_Y3_N8
\u0|sys_clk_timer|internal_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(1));

-- Location: LABCELL_X12_Y3_N6
\u0|sys_clk_timer|Add0~109\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~109_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(2) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~114\ ))
-- \u0|sys_clk_timer|Add0~110\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(2) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~114\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(2),
	cin => \u0|sys_clk_timer|Add0~114\,
	sumout => \u0|sys_clk_timer|Add0~109_sumout\,
	cout => \u0|sys_clk_timer|Add0~110\);

-- Location: LABCELL_X13_Y4_N30
\u0|sys_clk_timer|period_l_register[2]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[2]~6_combout\ = ( !\u0|cpu|cpu|A_st_data\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(2),
	combout => \u0|sys_clk_timer|period_l_register[2]~6_combout\);

-- Location: FF_X13_Y4_N31
\u0|sys_clk_timer|period_l_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[2]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(2));

-- Location: LABCELL_X11_Y3_N0
\u0|sys_clk_timer|internal_counter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~6_combout\ = ( \u0|sys_clk_timer|period_l_register\(2) & ( (!\u0|sys_clk_timer|Add0~109_sumout\) # (\u0|sys_clk_timer|always0~0_combout\) ) ) # ( !\u0|sys_clk_timer|period_l_register\(2) & ( 
-- (!\u0|sys_clk_timer|always0~0_combout\ & !\u0|sys_clk_timer|Add0~109_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_Add0~109_sumout\,
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_register\(2),
	combout => \u0|sys_clk_timer|internal_counter~6_combout\);

-- Location: FF_X11_Y3_N1
\u0|sys_clk_timer|internal_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(2));

-- Location: LABCELL_X12_Y3_N9
\u0|sys_clk_timer|Add0~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Add0~57_sumout\ = SUM(( !\u0|sys_clk_timer|internal_counter\(3) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~110\ ))
-- \u0|sys_clk_timer|Add0~58\ = CARRY(( !\u0|sys_clk_timer|internal_counter\(3) ) + ( VCC ) + ( \u0|sys_clk_timer|Add0~110\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(3),
	cin => \u0|sys_clk_timer|Add0~110\,
	sumout => \u0|sys_clk_timer|Add0~57_sumout\,
	cout => \u0|sys_clk_timer|Add0~58\);

-- Location: LABCELL_X13_Y4_N42
\u0|sys_clk_timer|period_l_register[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[3]~0_combout\ = !\u0|cpu|cpu|A_st_data\(3)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_st_data\(3),
	combout => \u0|sys_clk_timer|period_l_register[3]~0_combout\);

-- Location: FF_X13_Y4_N43
\u0|sys_clk_timer|period_l_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[3]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(3));

-- Location: LABCELL_X11_Y3_N15
\u0|sys_clk_timer|internal_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~0_combout\ = ( \u0|sys_clk_timer|period_l_register\(3) & ( (!\u0|sys_clk_timer|Add0~57_sumout\) # (\u0|sys_clk_timer|always0~0_combout\) ) ) # ( !\u0|sys_clk_timer|period_l_register\(3) & ( 
-- (!\u0|sys_clk_timer|always0~0_combout\ & !\u0|sys_clk_timer|Add0~57_sumout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_Add0~57_sumout\,
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_register\(3),
	combout => \u0|sys_clk_timer|internal_counter~0_combout\);

-- Location: FF_X11_Y3_N16
\u0|sys_clk_timer|internal_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(3));

-- Location: FF_X11_Y4_N7
\u0|sys_clk_timer|period_l_register[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(4));

-- Location: FF_X12_Y3_N13
\u0|sys_clk_timer|internal_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~5_sumout\,
	asdata => \u0|sys_clk_timer|period_l_register\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(4));

-- Location: FF_X12_Y4_N11
\u0|sys_clk_timer|force_reload\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|force_reload~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|force_reload~q\);

-- Location: LABCELL_X12_Y4_N48
\u0|sys_clk_timer|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|always0~0_combout\ = ( \u0|sys_clk_timer|Equal0~1_combout\ & ( \u0|sys_clk_timer|Equal0~5_combout\ & ( ((!\u0|sys_clk_timer|internal_counter\(4) & (!\u0|sys_clk_timer|internal_counter\(13) & \u0|sys_clk_timer|Equal0~0_combout\))) # 
-- (\u0|sys_clk_timer|force_reload~q\) ) ) ) # ( !\u0|sys_clk_timer|Equal0~1_combout\ & ( \u0|sys_clk_timer|Equal0~5_combout\ & ( \u0|sys_clk_timer|force_reload~q\ ) ) ) # ( \u0|sys_clk_timer|Equal0~1_combout\ & ( !\u0|sys_clk_timer|Equal0~5_combout\ & ( 
-- \u0|sys_clk_timer|force_reload~q\ ) ) ) # ( !\u0|sys_clk_timer|Equal0~1_combout\ & ( !\u0|sys_clk_timer|Equal0~5_combout\ & ( \u0|sys_clk_timer|force_reload~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111111110000100011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(4),
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(13),
	datac => \u0|sys_clk_timer|ALT_INV_Equal0~0_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_force_reload~q\,
	datae => \u0|sys_clk_timer|ALT_INV_Equal0~1_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_Equal0~5_combout\,
	combout => \u0|sys_clk_timer|always0~0_combout\);

-- Location: LABCELL_X13_Y4_N9
\u0|sys_clk_timer|period_l_register[15]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_register[15]~1_combout\ = ( !\u0|cpu|cpu|A_st_data\(15) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(15),
	combout => \u0|sys_clk_timer|period_l_register[15]~1_combout\);

-- Location: FF_X13_Y4_N10
\u0|sys_clk_timer|period_l_register[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|period_l_register[15]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|period_l_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|period_l_register\(15));

-- Location: LABCELL_X10_Y3_N45
\u0|sys_clk_timer|internal_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|internal_counter~1_combout\ = ( \u0|sys_clk_timer|Add0~89_sumout\ & ( (\u0|sys_clk_timer|always0~0_combout\ & \u0|sys_clk_timer|period_l_register\(15)) ) ) # ( !\u0|sys_clk_timer|Add0~89_sumout\ & ( 
-- (!\u0|sys_clk_timer|always0~0_combout\) # (\u0|sys_clk_timer|period_l_register\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111111101010101111111100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_always0~0_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_period_l_register\(15),
	dataf => \u0|sys_clk_timer|ALT_INV_Add0~89_sumout\,
	combout => \u0|sys_clk_timer|internal_counter~1_combout\);

-- Location: FF_X10_Y3_N46
\u0|sys_clk_timer|internal_counter[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|internal_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter\(15));

-- Location: LABCELL_X13_Y2_N33
\u0|sys_clk_timer|counter_snapshot[15]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[15]~7_combout\ = !\u0|sys_clk_timer|internal_counter\(15)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(15),
	combout => \u0|sys_clk_timer|counter_snapshot[15]~7_combout\);

-- Location: LABCELL_X12_Y4_N36
\u0|sys_clk_timer|snap_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|snap_strobe~0_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(3) & ( (\u0|sys_clk_timer|period_l_wr_strobe~2_combout\ & \u0|cpu|cpu|A_mem_baddr\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|sys_clk_timer|snap_strobe~0_combout\);

-- Location: FF_X13_Y2_N35
\u0|sys_clk_timer|counter_snapshot[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[15]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(15));

-- Location: FF_X12_Y2_N34
\u0|sys_clk_timer|internal_counter[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~17_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[31]~DUPLICATE_q\);

-- Location: FF_X13_Y2_N31
\u0|sys_clk_timer|counter_snapshot[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter[31]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(31));

-- Location: LABCELL_X13_Y2_N12
\u0|sys_clk_timer|read_mux_out[15]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[15]~20_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (((!\u0|sys_clk_timer|period_l_register\(15))))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|period_h_register\(15))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(15))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|counter_snapshot\(31))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000010110001000010100000000000000000101100010101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_period_h_register\(15),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(15),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(31),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(15),
	combout => \u0|sys_clk_timer|read_mux_out[15]~20_combout\);

-- Location: FF_X13_Y2_N13
\u0|sys_clk_timer|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[15]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(15));

-- Location: FF_X10_Y5_N32
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15));

-- Location: LABCELL_X7_Y4_N15
\u0|jtag_uart|fifo_rd~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_rd~1_combout\ = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( (\u0|jtag_uart|av_waitrequest~1_combout\ & !\u0|cpu|cpu|A_mem_baddr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|jtag_uart|fifo_rd~1_combout\);

-- Location: LABCELL_X7_Y4_N42
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\ = ( \u0|cpu|cpu|A_mem_baddr\(2) & ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( \u0|jtag_uart|wr_rfifo~combout\ ) ) 
-- ) # ( !\u0|cpu|cpu|A_mem_baddr\(2) & ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( !\u0|jtag_uart|wr_rfifo~combout\ $ (((!\u0|jtag_uart|av_waitrequest~1_combout\) # 
-- (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\))) ) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(2) & ( !\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( 
-- \u0|jtag_uart|wr_rfifo~combout\ ) ) ) # ( !\u0|cpu|cpu|A_mem_baddr\(2) & ( !\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( \u0|jtag_uart|wr_rfifo~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010110010101100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\);

-- Location: FF_X8_Y4_N1
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: MLABCELL_X8_Y4_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: FF_X8_Y4_N2
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\);

-- Location: FF_X7_Y4_N34
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\);

-- Location: LABCELL_X7_Y4_N57
\u0|jtag_uart|fifo_rd~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_rd~0_combout\ = ( \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & ( (!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|jtag_uart|av_waitrequest~1_combout\ & 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	combout => \u0|jtag_uart|fifo_rd~0_combout\);

-- Location: MLABCELL_X8_Y4_N3
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X8_Y4_N5
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: MLABCELL_X8_Y4_N6
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X8_Y4_N8
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: MLABCELL_X8_Y4_N9
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: MLABCELL_X8_Y4_N12
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X8_Y4_N13
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: MLABCELL_X8_Y4_N15
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\u0|jtag_uart|wr_rfifo~combout\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X8_Y4_N16
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: MLABCELL_X8_Y4_N54
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ( 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~DUPLICATE_q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: FF_X4_Y4_N34
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rst2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|clr_break_line~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rst2~q\);

-- Location: FF_X7_Y4_N31
\u0|jtag_uart|t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|t_dav~q\);

-- Location: MLABCELL_X8_Y2_N57
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder_combout\);

-- Location: LABCELL_X1_Y3_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110010000000000011001000000001000000010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_node_ena~0_combout\,
	datac => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: FF_X1_Y3_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|splitter_nodes_receive_0\(3));

-- Location: MLABCELL_X6_Y2_N12
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\);

-- Location: FF_X8_Y2_N59
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[10]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(10));

-- Location: MLABCELL_X6_Y2_N21
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout\);

-- Location: FF_X2_Y3_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LABCELL_X1_Y3_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~2_combout\);

-- Location: LABCELL_X1_Y3_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000111000000000000010000000011000011110000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~1_combout\);

-- Location: LABCELL_X1_Y3_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100110101001101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~2_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~1_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\);

-- Location: FF_X1_Y3_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~q\);

-- Location: LABCELL_X1_Y3_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~2_combout\);

-- Location: LABCELL_X1_Y2_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000000000000000001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: LABCELL_X1_Y3_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_shadow_irf_reg[1][0]~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg~1_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\);

-- Location: FF_X1_Y3_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: MLABCELL_X6_Y2_N36
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000010000111111001111110000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~1_combout\);

-- Location: FF_X6_Y2_N38
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~q\);

-- Location: FF_X7_Y2_N4
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(2));

-- Location: FF_X7_Y2_N55
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(3));

-- Location: FF_X7_Y2_N52
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(4));

-- Location: FF_X7_Y2_N22
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(5));

-- Location: FF_X7_Y2_N25
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(6));

-- Location: FF_X7_Y2_N16
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(7));

-- Location: FF_X7_Y2_N14
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(8));

-- Location: LABCELL_X7_Y2_N36
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101010111010111110101011101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\);

-- Location: FF_X7_Y2_N38
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(9));

-- Location: LABCELL_X7_Y2_N18
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\);

-- Location: FF_X7_Y2_N19
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q\);

-- Location: FF_X7_Y2_N7
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[0]~DUPLICATE_q\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(1));

-- Location: LABCELL_X4_Y2_N42
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\);

-- Location: FF_X6_Y2_N22
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_valid~q\);

-- Location: MLABCELL_X6_Y2_N15
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~1_combout\);

-- Location: MLABCELL_X6_Y2_N51
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write~1_combout\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~feeder_combout\);

-- Location: LABCELL_X4_Y2_N30
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(8),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\);

-- Location: FF_X6_Y2_N52
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~q\);

-- Location: FF_X4_Y4_N38
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write1~q\);

-- Location: FF_X4_Y4_N40
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write2~q\);

-- Location: LABCELL_X4_Y4_N39
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write2~q\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write1~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~1_combout\);

-- Location: MLABCELL_X8_Y2_N3
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|ALT_INV_t_dav~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\);

-- Location: FF_X6_Y2_N34
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tck_t_dav~q\);

-- Location: MLABCELL_X6_Y2_N33
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111010101010101010100110011001100110001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	dataf => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\);

-- Location: FF_X6_Y2_N20
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~q\);

-- Location: LABCELL_X4_Y4_N18
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000101010100000000000000000000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datab => \u0|jtag_uart|ALT_INV_t_dav~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\);

-- Location: FF_X4_Y4_N20
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\);

-- Location: LABCELL_X7_Y4_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ & ( !\u0|jtag_uart|fifo_rd~0_combout\ ) ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ & ( (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ & 
-- (!\u0|jtag_uart|fifo_rd~0_combout\ & (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\))) ) ) ) # ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- !\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ & ( !\u0|jtag_uart|fifo_rd~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datab => \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\,
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datae => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X7_Y4_N2
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LABCELL_X7_Y4_N51
\u0|jtag_uart|wr_rfifo\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|wr_rfifo~combout\ = ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\,
	combout => \u0|jtag_uart|wr_rfifo~combout\);

-- Location: FF_X8_Y4_N10
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: MLABCELL_X8_Y4_N27
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ( 
-- (!\u0|jtag_uart|wr_rfifo~combout\ & !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_wr_rfifo~combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: MLABCELL_X8_Y4_N57
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ & ( 
-- (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & 
-- (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) & 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~0_combout\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\);

-- Location: LABCELL_X7_Y4_N33
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ & ( (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\) # ((!\u0|jtag_uart|fifo_rd~0_combout\) # 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) ) ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ ) ) # ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ & ( (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~1_combout\) # ((!\u0|jtag_uart|fifo_rd~0_combout\) # 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\)) ) ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\ & ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111001111111111111111111111111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV__~1_combout\,
	datac => \u0|jtag_uart|ALT_INV_fifo_rd~0_combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datae => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: FF_X7_Y4_N35
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LABCELL_X7_Y4_N12
\u0|jtag_uart|rvalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|rvalid~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (\u0|jtag_uart|rvalid~q\) # (\u0|jtag_uart|fifo_rd~1_combout\) ) ) # ( 
-- !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (!\u0|jtag_uart|fifo_rd~1_combout\ & \u0|jtag_uart|rvalid~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_fifo_rd~1_combout\,
	datad => \u0|jtag_uart|ALT_INV_rvalid~q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|rvalid~0_combout\);

-- Location: FF_X7_Y4_N13
\u0|jtag_uart|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|rvalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|rvalid~q\);

-- Location: FF_X10_Y5_N35
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|rvalid~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15));

-- Location: LABCELL_X10_Y5_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & ( 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & ( 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(15) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(15) & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000101010100000000011110000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(15),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(15),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\);

-- Location: LABCELL_X7_Y9_N3
\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\ & ( (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\ & ( \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010100000101000001010101010101010101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	datae => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][74]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\);

-- Location: LABCELL_X7_Y6_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[15]~feeder_combout\);

-- Location: MLABCELL_X15_Y5_N48
\u0|cpu|cpu|E_mem_byte_en[1]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111001111110001110011011100110111001101110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~65_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~69_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	combout => \u0|cpu|cpu|E_mem_byte_en[1]~3_combout\);

-- Location: FF_X15_Y5_N49
\u0|cpu|cpu|M_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_mem_byte_en[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_byte_en\(1));

-- Location: FF_X15_Y5_N16
\u0|cpu|cpu|A_mem_byte_en[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_byte_en\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_byte_en\(1));

-- Location: LABCELL_X10_Y5_N9
\u0|mm_interconnect_0|cmd_mux_002|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(33) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_byte_en\(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(1),
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33));

-- Location: FF_X10_Y5_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(33),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(1));

-- Location: LABCELL_X7_Y6_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[1]~3_combout\);

-- Location: FF_X2_Y7_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(15),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(15));

-- Location: MLABCELL_X3_Y6_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001111100010000000111100100010000011110010001000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(15),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~12_combout\);

-- Location: FF_X3_Y6_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd~q\);

-- Location: FF_X3_Y6_N16
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_rd_d1~q\);

-- Location: MLABCELL_X3_Y5_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~5_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(21),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~6_combout\);

-- Location: MLABCELL_X3_Y6_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\);

-- Location: FF_X3_Y5_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~6_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(18));

-- Location: LABCELL_X2_Y7_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(18),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\);

-- Location: FF_X2_Y7_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(18));

-- Location: LABCELL_X2_Y4_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(18),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(18),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(20),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~24_combout\);

-- Location: LABCELL_X1_Y4_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000010000000110000001100000011000000100000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\);

-- Location: LABCELL_X1_Y4_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010000000000000000000000001111110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\);

-- Location: FF_X2_Y4_N5
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~24_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(19));

-- Location: LABCELL_X2_Y6_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(20),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\);

-- Location: FF_X3_Y5_N20
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(8),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(8));

-- Location: LABCELL_X2_Y5_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder_combout\);

-- Location: FF_X2_Y5_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[8]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(8));

-- Location: LABCELL_X1_Y5_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~47\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(8),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(10),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~47_combout\);

-- Location: LABCELL_X1_Y5_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111011000000001111101100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\);

-- Location: LABCELL_X1_Y5_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000100000001000100010000000100010001000000010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\);

-- Location: FF_X1_Y5_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~47_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(9));

-- Location: LABCELL_X2_Y5_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(9),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\);

-- Location: FF_X2_Y5_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[9]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(9));

-- Location: LABCELL_X4_Y5_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(9),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\);

-- Location: FF_X4_Y5_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[9]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(9));

-- Location: LABCELL_X7_Y6_N0
\u0|mm_interconnect_0|cmd_mux_002|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\ = ( \u0|cpu|cpu|A_st_data\(10) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\);

-- Location: FF_X7_Y6_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(10));

-- Location: LABCELL_X7_Y6_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(10),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(10),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[10]~26_combout\);

-- Location: LABCELL_X7_Y6_N48
\u0|mm_interconnect_0|cmd_mux_002|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\ = ( \u0|cpu|cpu|A_st_data\(11) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\);

-- Location: FF_X7_Y6_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~25_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(11));

-- Location: MLABCELL_X8_Y6_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(11),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(11),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[11]~24_combout\);

-- Location: LABCELL_X12_Y9_N33
\u0|mm_interconnect_0|cmd_mux_002|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\ = ( \u0|cpu|cpu|A_st_data\(12) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(12),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\);

-- Location: FF_X12_Y9_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~31_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(12));

-- Location: FF_X2_Y7_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(12));

-- Location: LABCELL_X2_Y7_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(12),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(12),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[12]~30_combout\);

-- Location: LABCELL_X4_Y7_N57
\u0|mm_interconnect_0|cmd_mux_002|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(13) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_st_data\(13),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\);

-- Location: FF_X4_Y7_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(13));

-- Location: LABCELL_X4_Y7_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(13),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(13),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[13]~31_combout\);

-- Location: LABCELL_X4_Y5_N39
\u0|mm_interconnect_0|cmd_mux_002|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\ = ( \u0|cpu|cpu|A_st_data\(14) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\);

-- Location: FF_X4_Y5_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~30_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(14));

-- Location: LABCELL_X4_Y5_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(14),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(14),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[14]~29_combout\);

-- Location: FF_X4_Y7_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[15]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y7_N15
\u0|mm_interconnect_0|cmd_mux_002|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(15) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(15),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\);

-- Location: FF_X4_Y7_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~29_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(15));

-- Location: LABCELL_X4_Y7_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[15]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(15),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[15]~28_combout\);

-- Location: LABCELL_X23_Y9_N27
\u0|cpu|cpu|D_src2_reg[0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[0]~5_combout\);

-- Location: LABCELL_X24_Y10_N36
\u0|cpu|cpu|D_src2_reg[0]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal316~0_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[0]~8_combout\);

-- Location: FF_X13_Y10_N2
\u0|cpu|cpu|M_ctrl_ld8_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Equal213~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld8_ld16~q\);

-- Location: LABCELL_X13_Y10_N24
\u0|cpu|cpu|M_ld_align_byte2_byte3_fill\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_ctrl_ld8_ld16~q\,
	combout => \u0|cpu|cpu|M_ld_align_byte2_byte3_fill~combout\);

-- Location: FF_X13_Y10_N25
\u0|cpu|cpu|A_ld_align_byte2_byte3_fill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ld_align_byte2_byte3_fill~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ld_align_byte2_byte3_fill~q\);

-- Location: LABCELL_X4_Y6_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[24]~feeder_combout\);

-- Location: MLABCELL_X25_Y8_N3
\u0|cpu|cpu|A_inst_result[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(7),
	combout => \u0|cpu|cpu|A_inst_result[9]~feeder_combout\);

-- Location: LABCELL_X22_Y9_N27
\u0|cpu|cpu|M_alu_result[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(9),
	combout => \u0|cpu|cpu|M_alu_result[9]~feeder_combout\);

-- Location: FF_X22_Y9_N29
\u0|cpu|cpu|M_alu_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_alu_result[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(9));

-- Location: LABCELL_X16_Y8_N57
\u0|cpu|cpu|A_inst_result[11]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	combout => \u0|cpu|cpu|A_inst_result[11]~0_combout\);

-- Location: FF_X25_Y8_N5
\u0|cpu|cpu|A_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(9));

-- Location: FF_X25_Y8_N11
\u0|cpu|cpu|A_ctrl_shift_rot\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_ctrl_shift_rot~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_shift_rot~q\);

-- Location: FF_X10_Y8_N53
\u0|cpu|cpu|M_mem_baddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add9~69_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(1));

-- Location: LABCELL_X13_Y10_N42
\u0|cpu|cpu|Equal216~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal213~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(3),
	combout => \u0|cpu|cpu|Equal216~0_combout\);

-- Location: FF_X13_Y10_N43
\u0|cpu|cpu|M_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal216~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld16~q\);

-- Location: LABCELL_X11_Y9_N24
\u0|cpu|cpu|M_ld_align_sh16~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000000110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_ctrl_ld8~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_mem_baddr\(1),
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_ld16~q\,
	combout => \u0|cpu|cpu|M_ld_align_sh16~0_combout\);

-- Location: FF_X11_Y9_N25
\u0|cpu|cpu|A_ld_align_sh16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ld_align_sh16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ld_align_sh16~q\);

-- Location: LABCELL_X10_Y8_N51
\u0|cpu|cpu|A_slow_inst_result[8]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ld_align_byte1_fill~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	combout => \u0|cpu|cpu|A_slow_inst_result[8]~0_combout\);

-- Location: FF_X6_Y9_N38
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y9_N21
\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE_q\) # 
-- (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\);

-- Location: LABCELL_X4_Y8_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[25]~feeder_combout\);

-- Location: MLABCELL_X15_Y5_N21
\u0|mm_interconnect_0|cmd_mux_003|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(15))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(15),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~28_combout\);

-- Location: LABCELL_X27_Y7_N57
\u0|cpu|cpu|M_target_pcb[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(3),
	combout => \u0|cpu|cpu|M_target_pcb[3]~feeder_combout\);

-- Location: FF_X27_Y7_N58
\u0|cpu|cpu|M_target_pcb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(3));

-- Location: FF_X19_Y7_N56
\u0|cpu|cpu|A_shift_rot_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[3]~3_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(3));

-- Location: LABCELL_X29_Y7_N42
\u0|cpu|cpu|M_target_pcb[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(8),
	combout => \u0|cpu|cpu|M_target_pcb[8]~feeder_combout\);

-- Location: FF_X29_Y7_N43
\u0|cpu|cpu|M_target_pcb[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(8));

-- Location: FF_X22_Y7_N37
\u0|cpu|cpu|A_shift_rot_result[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[8]~25_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[8]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y7_N36
\u0|cpu|cpu|A_shift_rot_result_nxt[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000111111001111110101111101010000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(3),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(5),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[8]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(0),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[4]~4_combout\);

-- Location: FF_X16_Y9_N20
\u0|cpu|cpu|W_wr_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[4]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(4));

-- Location: FF_X27_Y10_N56
\u0|cpu|cpu|D_iw[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(31));

-- Location: LABCELL_X27_Y10_N54
\u0|cpu|cpu|rf_a_rd_port_addr[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(31),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	dataf => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	combout => \u0|cpu|cpu|rf_a_rd_port_addr[4]~4_combout\);

-- Location: LABCELL_X33_Y8_N27
\u0|cpu|cpu|Add3~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(9),
	cin => \u0|cpu|cpu|Add3~34\,
	sumout => \u0|cpu|cpu|Add3~41_sumout\,
	cout => \u0|cpu|cpu|Add3~42\);

-- Location: LABCELL_X33_Y8_N30
\u0|cpu|cpu|Add3~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_pc\(10),
	cin => \u0|cpu|cpu|Add3~42\,
	sumout => \u0|cpu|cpu|Add3~45_sumout\,
	cout => \u0|cpu|cpu|Add3~46\);

-- Location: FF_X33_Y8_N32
\u0|cpu|cpu|D_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~45_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(10));

-- Location: LABCELL_X31_Y8_N27
\u0|cpu|cpu|Add0~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	datac => \u0|cpu|cpu|ALT_INV_Add3~41_sumout\,
	cin => \u0|cpu|cpu|Add0~34\,
	sumout => \u0|cpu|cpu|Add0~25_sumout\,
	cout => \u0|cpu|cpu|Add0~26\);

-- Location: LABCELL_X31_Y8_N30
\u0|cpu|cpu|Add0~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \u0|cpu|cpu|Add0~26\,
	sumout => \u0|cpu|cpu|Add0~41_sumout\);

-- Location: FF_X31_Y8_N31
\u0|cpu|cpu|D_br_taken_waddr_partial[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~41_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(10));

-- Location: LABCELL_X29_Y8_N30
\u0|cpu|cpu|Add1~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(10),
	cin => GND,
	cout => \u0|cpu|cpu|Add1~22_cout\);

-- Location: LABCELL_X29_Y8_N33
\u0|cpu|cpu|Add1~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_pc_plus_one\(10),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(18),
	cin => \u0|cpu|cpu|Add1~22_cout\,
	sumout => \u0|cpu|cpu|Add1~13_sumout\,
	cout => \u0|cpu|cpu|Add1~14\);

-- Location: LABCELL_X29_Y10_N39
\u0|cpu|cpu|F_ctrl_br~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100010001000100010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_br~0_combout\);

-- Location: FF_X29_Y10_N40
\u0|cpu|cpu|D_ctrl_br\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_br~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_br~q\);

-- Location: LABCELL_X29_Y10_N36
\u0|cpu|cpu|F_ctrl_br_uncond~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|cpu|cpu|F_ctrl_br_uncond~0_combout\);

-- Location: FF_X29_Y10_N37
\u0|cpu|cpu|D_ctrl_br_uncond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_br_uncond~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_br_uncond~q\);

-- Location: MLABCELL_X28_Y9_N33
\u0|cpu|cpu|D_br_pred_taken~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_br~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_br_uncond~q\,
	combout => \u0|cpu|cpu|D_br_pred_taken~0_combout\);

-- Location: MLABCELL_X28_Y9_N21
\u0|cpu|cpu|F_older_non_sequential~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000000000101010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_jmp_indirect_nxt~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~10_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_br_pred_taken~0_combout\,
	combout => \u0|cpu|cpu|F_older_non_sequential~0_combout\);

-- Location: MLABCELL_X28_Y9_N36
\u0|cpu|cpu|F_kill~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw_valid~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_kill~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_valid_jmp_indirect~q\,
	combout => \u0|cpu|cpu|F_kill~0_combout\);

-- Location: LABCELL_X30_Y6_N45
\u0|cpu|cpu|Equal96~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|Equal96~12_combout\);

-- Location: MLABCELL_X28_Y9_N18
\u0|cpu|cpu|F_kill\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100110000111111110011000011111111001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_issue~q\,
	datac => \u0|cpu|cpu|ALT_INV_F_older_non_sequential~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_kill~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~12_combout\,
	combout => \u0|cpu|cpu|F_kill~combout\);

-- Location: FF_X28_Y9_N19
\u0|cpu|cpu|D_kill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_kill~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_kill~q\);

-- Location: MLABCELL_X28_Y9_N15
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000111110001000100010001000111110001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw_valid~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_kill~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_br~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datae => \u0|cpu|cpu|ALT_INV_D_issue~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_br_uncond~q\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~1_combout\);

-- Location: LABCELL_X29_Y8_N0
\u0|cpu|cpu|F_pc_nxt[10]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add1~13_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add3~45_sumout\,
	datae => \u0|cpu|cpu|ALT_INV_D_pc\(10),
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|F_pc_nxt[10]~4_combout\);

-- Location: FF_X17_Y7_N13
\u0|cpu|cpu|M_target_pcb[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(12));

-- Location: MLABCELL_X28_Y7_N51
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_target_pcb\(12),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(10),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11_combout\);

-- Location: FF_X28_Y7_N52
\u0|cpu|cpu|A_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(10));

-- Location: FF_X29_Y8_N35
\u0|cpu|cpu|E_extra_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add1~13_sumout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(10));

-- Location: LABCELL_X29_Y8_N9
\u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(10),
	combout => \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder_combout\);

-- Location: FF_X29_Y8_N11
\u0|cpu|cpu|M_pipe_flush_waddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_pipe_flush_waddr[10]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(10));

-- Location: LABCELL_X29_Y8_N54
\u0|cpu|cpu|F_pc_nxt[10]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc_nxt[10]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(10),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(12),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(10),
	combout => \u0|cpu|cpu|F_pc_nxt[10]~5_combout\);

-- Location: FF_X29_Y8_N55
\u0|cpu|cpu|F_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[10]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(10));

-- Location: FF_X29_Y8_N16
\u0|cpu|cpu|D_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(10));

-- Location: FF_X29_Y8_N49
\u0|cpu|cpu|E_pc[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(10));

-- Location: LABCELL_X29_Y7_N48
\u0|cpu|cpu|E_pc[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(9),
	combout => \u0|cpu|cpu|E_pc[9]~feeder_combout\);

-- Location: FF_X29_Y7_N50
\u0|cpu|cpu|E_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_pc[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(9));

-- Location: LABCELL_X29_Y7_N54
\u0|cpu|cpu|E_pc[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(8),
	combout => \u0|cpu|cpu|E_pc[8]~feeder_combout\);

-- Location: FF_X29_Y7_N56
\u0|cpu|cpu|E_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_pc[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(8));

-- Location: LABCELL_X29_Y7_N21
\u0|cpu|cpu|Add7~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_pc\(8),
	cin => \u0|cpu|cpu|Add7~38\,
	sumout => \u0|cpu|cpu|Add7~33_sumout\,
	cout => \u0|cpu|cpu|Add7~34\);

-- Location: LABCELL_X29_Y7_N24
\u0|cpu|cpu|Add7~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_pc\(9),
	cin => \u0|cpu|cpu|Add7~34\,
	sumout => \u0|cpu|cpu|Add7~25_sumout\,
	cout => \u0|cpu|cpu|Add7~26\);

-- Location: LABCELL_X29_Y7_N27
\u0|cpu|cpu|Add7~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_pc\(10),
	cin => \u0|cpu|cpu|Add7~26\,
	sumout => \u0|cpu|cpu|Add7~49_sumout\,
	cout => \u0|cpu|cpu|Add7~50\);

-- Location: FF_X29_Y7_N28
\u0|cpu|cpu|M_pc_plus_one[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~49_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(10));

-- Location: MLABCELL_X25_Y8_N0
\u0|cpu|cpu|A_inst_result[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(10),
	combout => \u0|cpu|cpu|A_inst_result[12]~feeder_combout\);

-- Location: FF_X19_Y8_N50
\u0|cpu|cpu|E_src2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[12]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[12]~79_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(12));

-- Location: LABCELL_X19_Y8_N30
\u0|cpu|cpu|E_alu_result~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000001001000000000000100010011000100100001001100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1\(12),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(12),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|E_alu_result~29_combout\);

-- Location: MLABCELL_X21_Y8_N33
\u0|cpu|cpu|E_alu_result[12]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~17_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_extra_pc\(10),
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~29_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(12));

-- Location: FF_X21_Y8_N28
\u0|cpu|cpu|M_alu_result[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result[12]~DUPLICATE_q\);

-- Location: FF_X25_Y8_N2
\u0|cpu|cpu|A_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[12]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result[12]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(12));

-- Location: LABCELL_X22_Y7_N12
\u0|cpu|cpu|A_shift_rot_result_nxt[12]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(13),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(8),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(16),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(11),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[12]~30_combout\);

-- Location: FF_X22_Y7_N13
\u0|cpu|cpu|A_shift_rot_result[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[12]~30_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[12]~DUPLICATE_q\);

-- Location: FF_X12_Y2_N49
\u0|sys_clk_timer|counter_snapshot[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(28));

-- Location: LABCELL_X13_Y2_N24
\u0|sys_clk_timer|counter_snapshot[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[12]~feeder_combout\ = ( \u0|sys_clk_timer|internal_counter\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(12),
	combout => \u0|sys_clk_timer|counter_snapshot[12]~feeder_combout\);

-- Location: FF_X13_Y2_N26
\u0|sys_clk_timer|counter_snapshot[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[12]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(12));

-- Location: LABCELL_X13_Y2_N0
\u0|sys_clk_timer|read_mux_out[12]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[12]~12_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( ((\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|period_l_register\(12))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|period_h_register\(12))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & ((\u0|sys_clk_timer|counter_snapshot\(12)))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|counter_snapshot\(28)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000110110001101100001010010111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(28),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(12),
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(12),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(12),
	combout => \u0|sys_clk_timer|read_mux_out[12]~12_combout\);

-- Location: FF_X13_Y2_N1
\u0|sys_clk_timer|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[12]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(12));

-- Location: FF_X11_Y6_N56
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12));

-- Location: FF_X11_Y6_N58
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12));

-- Location: LABCELL_X11_Y6_N54
\u0|mm_interconnect_0|rsp_mux|src_payload~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12) & 
-- ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) ) # ( 
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(12) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(12) & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(12),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(12),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\);

-- Location: LABCELL_X7_Y7_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[12]~feeder_combout\);

-- Location: MLABCELL_X6_Y8_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[13]~feeder_combout\);

-- Location: FF_X21_Y8_N23
\u0|cpu|cpu|E_src2_reg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[12]~79_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(12));

-- Location: LABCELL_X12_Y11_N33
\u0|mm_interconnect_0|cmd_mux_003|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(27))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~22_combout\);

-- Location: FF_X27_Y8_N37
\u0|cpu|cpu|ic_fill_tag[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_tag\(1));

-- Location: LABCELL_X27_Y8_N9
\u0|mm_interconnect_0|cmd_mux_003|src_data[48]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(48) = ( \u0|cpu|cpu|ic_fill_tag\(1) & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_mem_baddr\(12))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) ) # ( 
-- !\u0|cpu|cpu|ic_fill_tag\(1) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_mem_baddr\(12)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010101110101011100000011000000110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(12),
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(48));

-- Location: LABCELL_X30_Y9_N57
\u0|cpu|cpu|D_pc[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_F_pc\(11),
	combout => \u0|cpu|cpu|D_pc[11]~feeder_combout\);

-- Location: FF_X30_Y9_N58
\u0|cpu|cpu|D_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_pc[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(11));

-- Location: FF_X27_Y8_N44
\u0|cpu|cpu|ic_fill_tag[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_tag\(2));

-- Location: LABCELL_X27_Y8_N21
\u0|mm_interconnect_0|cmd_mux_003|src_data[49]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(49) = ( \u0|cpu|cpu|ic_fill_tag\(2) & ( ((\u0|cpu|cpu|A_mem_baddr\(13) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) ) # ( 
-- !\u0|cpu|cpu|ic_fill_tag\(2) & ( (\u0|cpu|cpu|A_mem_baddr\(13) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(13),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(49));

-- Location: LABCELL_X17_Y8_N45
\u0|cpu|cpu|Add9~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(14),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(14),
	cin => \u0|cpu|cpu|Add9~58\,
	sumout => \u0|cpu|cpu|Add9~53_sumout\,
	cout => \u0|cpu|cpu|Add9~54\);

-- Location: FF_X17_Y8_N47
\u0|cpu|cpu|M_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~53_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(14));

-- Location: MLABCELL_X15_Y8_N48
\u0|cpu|cpu|A_mem_baddr[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_mem_baddr\(14),
	combout => \u0|cpu|cpu|A_mem_baddr[14]~feeder_combout\);

-- Location: FF_X15_Y8_N49
\u0|cpu|cpu|A_mem_baddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_mem_baddr[14]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(14));

-- Location: FF_X19_Y8_N5
\u0|cpu|cpu|M_target_pcb[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(14));

-- Location: LABCELL_X33_Y8_N51
\u0|cpu|cpu|E_pc[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(12),
	combout => \u0|cpu|cpu|E_pc[12]~feeder_combout\);

-- Location: FF_X33_Y8_N52
\u0|cpu|cpu|E_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_pc[12]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(12));

-- Location: FF_X29_Y8_N10
\u0|cpu|cpu|E_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(11));

-- Location: LABCELL_X29_Y7_N30
\u0|cpu|cpu|Add7~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_pc\(11),
	cin => \u0|cpu|cpu|Add7~50\,
	sumout => \u0|cpu|cpu|Add7~53_sumout\,
	cout => \u0|cpu|cpu|Add7~54\);

-- Location: LABCELL_X29_Y7_N33
\u0|cpu|cpu|Add7~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_pc\(12),
	cin => \u0|cpu|cpu|Add7~54\,
	sumout => \u0|cpu|cpu|Add7~45_sumout\,
	cout => \u0|cpu|cpu|Add7~46\);

-- Location: FF_X28_Y7_N25
\u0|cpu|cpu|M_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add7~45_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(12));

-- Location: MLABCELL_X28_Y7_N9
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_target_pcb\(14),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(12),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13_combout\);

-- Location: FF_X28_Y7_N11
\u0|cpu|cpu|A_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(12));

-- Location: FF_X30_Y9_N49
\u0|cpu|cpu|F_pc[11]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[11]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc[11]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y8_N33
\u0|cpu|cpu|Add3~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc[11]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add3~46\,
	sumout => \u0|cpu|cpu|Add3~49_sumout\,
	cout => \u0|cpu|cpu|Add3~50\);

-- Location: LABCELL_X33_Y8_N36
\u0|cpu|cpu|Add3~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(12),
	cin => \u0|cpu|cpu|Add3~50\,
	sumout => \u0|cpu|cpu|Add3~53_sumout\,
	cout => \u0|cpu|cpu|Add3~54\);

-- Location: FF_X33_Y8_N38
\u0|cpu|cpu|D_pc_plus_one[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~53_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(12));

-- Location: FF_X33_Y8_N35
\u0|cpu|cpu|D_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~49_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(11));

-- Location: LABCELL_X29_Y8_N36
\u0|cpu|cpu|Add1~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw[19]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_pc_plus_one\(11),
	cin => \u0|cpu|cpu|Add1~14\,
	sumout => \u0|cpu|cpu|Add1~17_sumout\,
	cout => \u0|cpu|cpu|Add1~18\);

-- Location: LABCELL_X29_Y8_N39
\u0|cpu|cpu|Add1~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(20),
	datad => \u0|cpu|cpu|ALT_INV_D_pc_plus_one\(12),
	cin => \u0|cpu|cpu|Add1~18\,
	sumout => \u0|cpu|cpu|Add1~9_sumout\,
	cout => \u0|cpu|cpu|Add1~10\);

-- Location: LABCELL_X29_Y8_N12
\u0|cpu|cpu|F_pc_nxt[12]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~53_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(18),
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(12),
	datad => \u0|cpu|cpu|ALT_INV_Add1~9_sumout\,
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|F_pc_nxt[12]~8_combout\);

-- Location: FF_X29_Y8_N41
\u0|cpu|cpu|E_extra_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add1~9_sumout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(12));

-- Location: FF_X29_Y8_N2
\u0|cpu|cpu|M_pipe_flush_waddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(12));

-- Location: MLABCELL_X28_Y8_N24
\u0|cpu|cpu|F_pc_nxt[12]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(12),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_pc_nxt[12]~8_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(12),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(14),
	combout => \u0|cpu|cpu|F_pc_nxt[12]~9_combout\);

-- Location: FF_X29_Y8_N28
\u0|cpu|cpu|F_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc_nxt[12]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(12));

-- Location: FF_X33_Y8_N46
\u0|cpu|cpu|D_pc[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(12));

-- Location: LABCELL_X27_Y8_N45
\u0|cpu|cpu|ic_fill_tag[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(12),
	combout => \u0|cpu|cpu|ic_fill_tag[3]~feeder_combout\);

-- Location: FF_X27_Y8_N47
\u0|cpu|cpu|ic_fill_tag[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_tag[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_tag\(3));

-- Location: LABCELL_X27_Y8_N57
\u0|mm_interconnect_0|cmd_mux_003|src_data[50]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(50) = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( ((\u0|cpu|cpu|A_mem_baddr\(14) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # (\u0|cpu|cpu|ic_fill_tag\(3)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( (\u0|cpu|cpu|A_mem_baddr\(14) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(14),
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(3),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(50));

-- Location: MLABCELL_X15_Y5_N9
\u0|cpu|cpu|E_mem_byte_en[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011110000111100001111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~65_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~69_sumout\,
	combout => \u0|cpu|cpu|E_mem_byte_en[3]~2_combout\);

-- Location: FF_X15_Y5_N10
\u0|cpu|cpu|M_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_mem_byte_en[3]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_byte_en\(3));

-- Location: FF_X12_Y11_N8
\u0|cpu|cpu|A_mem_byte_en[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_byte_en\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_byte_en\(3));

-- Location: LABCELL_X12_Y11_N6
\u0|mm_interconnect_0|cmd_mux_003|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_mem_byte_en\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(3),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(35));

-- Location: M10K_X26_Y14_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y6_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[27]~feeder_combout\);

-- Location: LABCELL_X19_Y7_N0
\u0|cpu|cpu|A_shift_rot_result_nxt[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100111000000000010011111111111001001110101010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(6),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(3),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(1),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[2]~2_combout\);

-- Location: FF_X24_Y7_N46
\u0|cpu|cpu|M_target_pcb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(2));

-- Location: FF_X19_Y7_N2
\u0|cpu|cpu|A_shift_rot_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[2]~2_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(2));

-- Location: FF_X13_Y8_N11
\u0|cpu|cpu|E_iw[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[16]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw[16]~DUPLICATE_q\);

-- Location: LABCELL_X13_Y8_N0
\u0|cpu|cpu|M_iw[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_iw[16]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|M_iw[16]~feeder_combout\);

-- Location: FF_X13_Y8_N1
\u0|cpu|cpu|M_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[16]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(16));

-- Location: LABCELL_X13_Y7_N42
\u0|cpu|cpu|M_ctrl_shift_logical~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_iw[15]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_iw\(16),
	combout => \u0|cpu|cpu|M_ctrl_shift_logical~2_combout\);

-- Location: FF_X13_Y7_N43
\u0|cpu|cpu|A_ctrl_shift_logical\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ctrl_shift_logical~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_shift_logical~q\);

-- Location: LABCELL_X13_Y7_N33
\u0|cpu|cpu|M_ctrl_shift_right_arith~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_iw\(16),
	datae => \u0|cpu|cpu|ALT_INV_M_iw[15]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_rot_right~0_combout\,
	combout => \u0|cpu|cpu|M_ctrl_shift_right_arith~0_combout\);

-- Location: FF_X13_Y7_N34
\u0|cpu|cpu|A_ctrl_shift_right_arith\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ctrl_shift_right_arith~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_shift_right_arith~q\);

-- Location: LABCELL_X19_Y7_N12
\u0|cpu|cpu|A_shift_rot_fill_bit4[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_logical~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_right_arith~q\,
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~1_combout\);

-- Location: LABCELL_X19_Y7_N27
\u0|cpu|cpu|A_shift_rot_fill_bit4[2]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001000110011001100100011000000110010001100000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(30),
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit4[2]~4_combout\);

-- Location: FF_X17_Y6_N58
\u0|cpu|cpu|M_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(26));

-- Location: FF_X18_Y7_N7
\u0|cpu|cpu|A_shift_rot_result[26]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[26]~14_combout\,
	asdata => \u0|cpu|cpu|M_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[26]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y5_N6
\u0|cpu|cpu|A_shift_rot_result_nxt[24]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000011010100001111001101011111000000110101111111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(20),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(25),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[28]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[23]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[24]~20_combout\);

-- Location: LABCELL_X29_Y10_N45
\u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001000001000001000100000100001000100010000000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~1_combout\);

-- Location: LABCELL_X31_Y8_N57
\u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001010100000000000000000001000100010001000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ctrl_unsigned_lo_imm16~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	combout => \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0_combout\);

-- Location: FF_X29_Y6_N35
\u0|cpu|cpu|D_ctrl_unsigned_lo_imm16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ctrl_unsigned_lo_imm16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_unsigned_lo_imm16~q\);

-- Location: MLABCELL_X25_Y6_N36
\u0|cpu|cpu|D_src2[23]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	combout => \u0|cpu|cpu|D_src2[23]~30_combout\);

-- Location: LABCELL_X9_Y4_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\);

-- Location: LABCELL_X9_Y4_N3
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\);

-- Location: FF_X9_Y4_N5
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1));

-- Location: LABCELL_X9_Y4_N6
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\);

-- Location: FF_X9_Y4_N8
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2));

-- Location: LABCELL_X9_Y4_N9
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\);

-- Location: FF_X9_Y4_N10
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3));

-- Location: LABCELL_X9_Y4_N12
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ = CARRY(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\);

-- Location: FF_X9_Y4_N13
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4));

-- Location: LABCELL_X9_Y4_N15
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\ = SUM(( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( !\u0|jtag_uart|fifo_wr~q\ ) + ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\);

-- Location: FF_X9_Y4_N16
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5));

-- Location: FF_X9_Y4_N17
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y4_N18
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\ = ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) 
-- & ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ & ( 
-- (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & 
-- !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datae => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\);

-- Location: LABCELL_X10_Y4_N9
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- ((!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout\) # 
-- ((!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)) # (!\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\))) # 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111011111111111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~0_combout\,
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\);

-- Location: LABCELL_X10_Y4_N6
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ ) # ( 
-- !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~1_combout\ & ( (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\) # 
-- (\u0|jtag_uart|fifo_wr~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~1_combout\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\);

-- Location: FF_X10_Y4_N8
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\);

-- Location: LABCELL_X10_Y4_N24
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) & \u0|jtag_uart|fifo_wr~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	datac => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	datae => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\);

-- Location: LABCELL_X10_Y4_N51
\u0|jtag_uart|r_val~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|r_val~0_combout\ = ( \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ & ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|r_val~0_combout\);

-- Location: LABCELL_X9_Y4_N27
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( 
-- !\u0|jtag_uart|r_val~0_combout\ ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( !\u0|jtag_uart|r_val~0_combout\ & ( 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) & 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~0_combout\ & 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~0_combout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	datae => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	dataf => \u0|jtag_uart|ALT_INV_r_val~0_combout\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\);

-- Location: FF_X9_Y4_N28
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\);

-- Location: LABCELL_X7_Y4_N6
\u0|jtag_uart|fifo_wr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|fifo_wr~0_combout\ = ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( (\u0|jtag_uart|av_waitrequest~1_combout\ & (\u0|cpu|cpu|d_write~DUPLICATE_q\ & 
-- !\u0|cpu|cpu|A_mem_baddr\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|jtag_uart|fifo_wr~0_combout\);

-- Location: FF_X7_Y4_N8
\u0|jtag_uart|fifo_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|fifo_wr~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|fifo_wr~q\);

-- Location: FF_X6_Y3_N29
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena1~q\);

-- Location: FF_X6_Y3_N26
\u0|jtag_uart|r_val\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|r_val~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|r_val~q\);

-- Location: MLABCELL_X6_Y3_N24
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	datad => \u0|jtag_uart|ALT_INV_r_val~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\);

-- Location: MLABCELL_X6_Y3_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) 
-- + ( !VCC ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X6_Y3_N1
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X6_Y3_N3
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y3_N4
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X6_Y3_N6
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X6_Y3_N7
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X6_Y3_N9
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X6_Y3_N10
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X6_Y3_N12
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y3_N13
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X6_Y3_N15
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X6_Y3_N16
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_wr~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X6_Y3_N30
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) 
-- ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) 
-- ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X6_Y3_N31
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: MLABCELL_X6_Y3_N33
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y3_N34
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: MLABCELL_X6_Y3_N36
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X6_Y3_N37
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: MLABCELL_X6_Y3_N39
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X6_Y3_N40
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: MLABCELL_X6_Y3_N42
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y3_N43
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: MLABCELL_X6_Y3_N45
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X6_Y3_N46
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|r_val~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: M10K_X5_Y3_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena2",
	clk0_output_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_jtag_uart:jtag_uart|niosII_microprocessor_jtag_uart_scfifo_w:the_niosII_microprocessor_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "clear0",
	port_b_data_out_clock => "clock0",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart|fifo_wr~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|r_ena~0_combout\,
	ena1 => \u0|jtag_uart|r_val~0_combout\,
	ena2 => \u0|jtag_uart|fifo_wr~q\,
	clr0 => \u0|rst_controller|r_sync_rst~q\,
	portadatain => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X8_Y2_N39
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(7),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\);

-- Location: FF_X8_Y2_N41
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(9));

-- Location: MLABCELL_X6_Y2_N0
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\);

-- Location: FF_X6_Y2_N1
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read_req~q\);

-- Location: FF_X7_Y2_N20
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count[9]~_wirecell_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|count\(0));

-- Location: MLABCELL_X8_Y2_N15
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011100000000000001110000000000000000000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~0_combout\);

-- Location: MLABCELL_X8_Y2_N45
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[1]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001110000011100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[1]~5_combout\);

-- Location: LABCELL_X7_Y2_N57
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(6),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\);

-- Location: FF_X7_Y2_N59
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~14_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(8));

-- Location: LABCELL_X7_Y2_N42
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000000000000010000000000100011000000000010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(5),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\);

-- Location: FF_X7_Y2_N44
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(7));

-- Location: LABCELL_X7_Y2_N33
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000001100111010000000110011010100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(4),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\);

-- Location: FF_X7_Y2_N35
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(6));

-- Location: LABCELL_X7_Y2_N0
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010001001110111000000100101011100000010010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(3),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\);

-- Location: FF_X7_Y2_N2
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(5));

-- Location: LABCELL_X7_Y2_N45
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000010011000000000001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\);

-- Location: FF_X7_Y2_N47
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(4));

-- Location: LABCELL_X7_Y2_N9
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001100110000000000010001000000000001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(4),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(1),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\);

-- Location: FF_X7_Y2_N11
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(3));

-- Location: LABCELL_X7_Y2_N48
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011001111110000000100111101000000010011110100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(3),
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rdata\(0),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\);

-- Location: FF_X7_Y2_N49
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~8_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(2));

-- Location: LABCELL_X7_Y2_N30
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001110100011000000110101001100000011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift[1]~5_combout\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(2),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\);

-- Location: FF_X7_Y2_N32
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(1));

-- Location: LABCELL_X4_Y2_N54
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000111111001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(1),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~2_combout\);

-- Location: LABCELL_X7_Y2_N39
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000110000001100110011000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tck_t_dav~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~1_combout\);

-- Location: MLABCELL_X6_Y3_N57
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout\);

-- Location: FF_X6_Y3_N58
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid~q\);

-- Location: LABCELL_X7_Y2_N27
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000101011111010101000101111001000100010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~0_combout\,
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(1),
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~2_combout\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift~1_combout\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\);

-- Location: FF_X7_Y2_N29
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift[0]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|td_shift\(0));

-- Location: LABCELL_X4_Y2_N39
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|state~0_combout\);

-- Location: LABCELL_X7_Y2_N12
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010100010101010101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_count\(0),
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~q\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0),
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_state~0_combout\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\);

-- Location: FF_X6_Y2_N31
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|user_saw_rvalid~q\);

-- Location: MLABCELL_X6_Y2_N57
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~0_combout\);

-- Location: FF_X6_Y2_N55
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~q\);

-- Location: FF_X6_Y3_N56
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read1~q\);

-- Location: FF_X6_Y3_N53
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|read2~q\);

-- Location: MLABCELL_X6_Y3_N48
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111100000000011111110000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read_req~q\,
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_user_saw_rvalid~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read1~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_read2~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\);

-- Location: FF_X6_Y3_N50
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~q\);

-- Location: MLABCELL_X6_Y3_N27
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_r_ena1~q\,
	dataf => \u0|jtag_uart|ALT_INV_r_val~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\);

-- Location: LABCELL_X10_Y4_N21
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- !\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|rvalid0~0_combout\ $ (!\u0|jtag_uart|fifo_wr~q\) ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( 
-- \u0|jtag_uart|fifo_wr~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rvalid0~0_combout\,
	datad => \u0|jtag_uart|ALT_INV_fifo_wr~q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\);

-- Location: FF_X9_Y4_N1
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|_~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0));

-- Location: LABCELL_X9_Y4_N30
\u0|jtag_uart|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~5_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|Add1~6\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|Add1~5_sumout\,
	cout => \u0|jtag_uart|Add1~6\);

-- Location: FF_X7_Y4_N17
\u0|jtag_uart|read_0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|fifo_rd~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|read_0~q\);

-- Location: FF_X9_Y4_N31
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~5_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16));

-- Location: MLABCELL_X6_Y6_N54
\u0|mm_interconnect_0|cmd_mux_003|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\ = ( \u0|cpu|cpu|A_st_data\(16) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(16),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~12_combout\);

-- Location: MLABCELL_X15_Y5_N6
\u0|cpu|cpu|E_mem_byte_en[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111111110101010101010000111111110101000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~69_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~65_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	combout => \u0|cpu|cpu|E_mem_byte_en[2]~1_combout\);

-- Location: FF_X15_Y5_N7
\u0|cpu|cpu|M_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_mem_byte_en[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_byte_en\(2));

-- Location: FF_X6_Y6_N17
\u0|cpu|cpu|A_mem_byte_en[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_byte_en\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_byte_en\(2));

-- Location: MLABCELL_X6_Y6_N15
\u0|mm_interconnect_0|cmd_mux_003|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(34) = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_mem_byte_en\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(34));

-- Location: M10K_X5_Y4_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y7_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(16))) # 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(16)) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(16)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111001100110011111101010101010111110111011101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(16),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(16),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(16),
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\);

-- Location: FF_X10_Y7_N8
\u0|cpu|cpu|d_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(16));

-- Location: LABCELL_X10_Y7_N18
\u0|cpu|cpu|A_slow_inst_result_nxt[16]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(16),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~7_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[16]~12_combout\);

-- Location: FF_X10_Y7_N19
\u0|cpu|cpu|A_slow_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[16]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(16));

-- Location: FF_X18_Y7_N55
\u0|cpu|cpu|W_wr_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[16]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(16));

-- Location: LABCELL_X23_Y8_N3
\u0|cpu|cpu|D_src2_reg[16]~36\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110000001101010011000000110101001111110011010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(16),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(16),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[16]~13_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[16]~36_combout\);

-- Location: LABCELL_X16_Y7_N24
\u0|cpu|cpu|W_wr_data[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[17]~24_combout\,
	combout => \u0|cpu|cpu|W_wr_data[17]~feeder_combout\);

-- Location: FF_X16_Y7_N25
\u0|cpu|cpu|W_wr_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_wr_data[17]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(17));

-- Location: LABCELL_X9_Y4_N33
\u0|jtag_uart|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~25_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \u0|jtag_uart|Add1~6\ ))
-- \u0|jtag_uart|Add1~26\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( GND ) + ( \u0|jtag_uart|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|Add1~6\,
	sumout => \u0|jtag_uart|Add1~25_sumout\,
	cout => \u0|jtag_uart|Add1~26\);

-- Location: LABCELL_X9_Y4_N36
\u0|jtag_uart|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~13_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add1~26\ ))
-- \u0|jtag_uart|Add1~14\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|Add1~26\,
	sumout => \u0|jtag_uart|Add1~13_sumout\,
	cout => \u0|jtag_uart|Add1~14\);

-- Location: FF_X8_Y4_N7
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\);

-- Location: FF_X9_Y4_N37
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~13_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18));

-- Location: LABCELL_X13_Y6_N36
\u0|cpu|cpu|M_st_data[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(2),
	combout => \u0|cpu|cpu|M_st_data[18]~feeder_combout\);

-- Location: MLABCELL_X6_Y5_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[19]~feeder_combout\);

-- Location: LABCELL_X11_Y4_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\ = ( \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[4]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\);

-- Location: FF_X11_Y4_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(4));

-- Location: LABCELL_X4_Y6_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000001111111101010101010101010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(4),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(4),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[4]~10_combout\);

-- Location: MLABCELL_X3_Y4_N45
\u0|mm_interconnect_0|cmd_mux_002|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\ = ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[5]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\);

-- Location: FF_X3_Y4_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(5));

-- Location: MLABCELL_X3_Y5_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~1_combout\);

-- Location: LABCELL_X10_Y6_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_A_st_data[6]~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\);

-- Location: FF_X10_Y6_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(6));

-- Location: LABCELL_X2_Y6_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(9),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\);

-- Location: MLABCELL_X3_Y4_N39
\u0|mm_interconnect_0|cmd_mux_002|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\ = ( \u0|cpu|cpu|A_st_data\(7) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\);

-- Location: FF_X3_Y4_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(7));

-- Location: MLABCELL_X3_Y4_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(7),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(7),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[7]~13_combout\);

-- Location: FF_X2_Y4_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(19),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(19));

-- Location: LABCELL_X2_Y6_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(19),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\);

-- Location: LABCELL_X7_Y8_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(17))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(17),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\);

-- Location: FF_X7_Y8_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(17));

-- Location: LABCELL_X1_Y6_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000101010100000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\);

-- Location: FF_X2_Y6_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(17));

-- Location: LABCELL_X2_Y6_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(17),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(17),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[17]~8_combout\);

-- Location: MLABCELL_X6_Y9_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(18),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\);

-- Location: FF_X6_Y9_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(18));

-- Location: MLABCELL_X6_Y6_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(18),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(18),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[18]~7_combout\);

-- Location: MLABCELL_X15_Y6_N51
\u0|cpu|cpu|M_st_data[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg[3]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|M_st_data[19]~feeder_combout\);

-- Location: LABCELL_X13_Y6_N27
\u0|cpu|cpu|M_st_data[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(4),
	combout => \u0|cpu|cpu|M_st_data[20]~feeder_combout\);

-- Location: LABCELL_X13_Y6_N30
\u0|cpu|cpu|M_st_data[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(6),
	combout => \u0|cpu|cpu|M_st_data[22]~feeder_combout\);

-- Location: FF_X16_Y6_N13
\u0|cpu|cpu|W_wr_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[22]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(22));

-- Location: LABCELL_X4_Y6_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[23]~feeder_combout\);

-- Location: LABCELL_X12_Y8_N21
\u0|mm_interconnect_0|cmd_mux_002|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(46) = ( \u0|cpu|cpu|A_mem_baddr\(10) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(5))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(10) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_line\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(5),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46));

-- Location: FF_X12_Y8_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(46),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(8));

-- Location: FF_X4_Y6_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[23]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(23));

-- Location: FF_X10_Y9_N59
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(23));

-- Location: LABCELL_X13_Y6_N54
\u0|cpu|cpu|M_st_data[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(7),
	combout => \u0|cpu|cpu|M_st_data[23]~feeder_combout\);

-- Location: LABCELL_X11_Y8_N57
\u0|cpu|cpu|A_slow_inst_result_nxt[25]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~10_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(25),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[25]~15_combout\);

-- Location: FF_X11_Y8_N58
\u0|cpu|cpu|A_slow_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[25]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(25));

-- Location: LABCELL_X24_Y7_N57
\u0|cpu|cpu|E_logic_result[28]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(28),
	combout => \u0|cpu|cpu|E_logic_result[28]~8_combout\);

-- Location: FF_X27_Y10_N8
\u0|cpu|cpu|D_iw[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(28));

-- Location: LABCELL_X27_Y10_N57
\u0|cpu|cpu|Equal315~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(31),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(30),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(28),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(29),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(27),
	combout => \u0|cpu|cpu|Equal315~0_combout\);

-- Location: LABCELL_X27_Y10_N30
\u0|cpu|cpu|D_regnum_a_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000000000001000001001000001000000000000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datab => \u0|cpu|cpu|ALT_INV_D_dst_regnum[3]~4_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	datae => \u0|cpu|cpu|ALT_INV_D_dst_regnum[0]~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_dst_regnum[2]~3_combout\,
	combout => \u0|cpu|cpu|D_regnum_a_cmp_F~0_combout\);

-- Location: LABCELL_X27_Y10_N42
\u0|cpu|cpu|D_regnum_a_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100001000000000000000000000000000000000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datab => \u0|cpu|cpu|ALT_INV_D_wr_dst_reg~combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_dst_regnum[1]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_regnum_a_cmp_F~0_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	dataf => \u0|cpu|cpu|ALT_INV_D_dst_regnum[4]~1_combout\,
	combout => \u0|cpu|cpu|D_regnum_a_cmp_F~combout\);

-- Location: FF_X27_Y10_N43
\u0|cpu|cpu|E_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_regnum_a_cmp_F~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|F_stall~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_regnum_a_cmp_D~q\);

-- Location: LABCELL_X29_Y10_N42
\u0|cpu|cpu|F_ctrl_a_not_src~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	combout => \u0|cpu|cpu|F_ctrl_a_not_src~0_combout\);

-- Location: FF_X29_Y10_N43
\u0|cpu|cpu|D_ctrl_a_not_src\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_a_not_src~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_a_not_src~q\);

-- Location: LABCELL_X18_Y9_N51
\u0|cpu|cpu|D_src1_hazard_E\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_D~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\,
	combout => \u0|cpu|cpu|D_src1_hazard_E~combout\);

-- Location: FF_X24_Y7_N50
\u0|cpu|cpu|E_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[28]~5_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(28));

-- Location: LABCELL_X24_Y7_N6
\u0|cpu|cpu|E_alu_result[28]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010011010100110101001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_result[28]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_logic_result[28]~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(28),
	datad => \u0|cpu|cpu|ALT_INV_Add9~85_sumout\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result\(28));

-- Location: FF_X24_Y7_N8
\u0|cpu|cpu|M_alu_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(28));

-- Location: MLABCELL_X15_Y7_N33
\u0|cpu|cpu|A_inst_result[28]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	combout => \u0|cpu|cpu|A_inst_result[28]~1_combout\);

-- Location: FF_X22_Y8_N14
\u0|cpu|cpu|A_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(28));

-- Location: LABCELL_X12_Y11_N27
\u0|mm_interconnect_0|cmd_mux_003|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(28))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~11_combout\);

-- Location: M10K_X14_Y13_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y6_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[28]~feeder_combout\);

-- Location: FF_X4_Y6_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[28]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(28));

-- Location: FF_X9_Y5_N23
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(28));

-- Location: LABCELL_X9_Y9_N45
\u0|mm_interconnect_0|rsp_mux|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\ = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ( (!\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(28) & 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(28) & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(28) & 
-- (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(28) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(28),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(28),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\);

-- Location: FF_X9_Y9_N47
\u0|cpu|cpu|d_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(28));

-- Location: LABCELL_X9_Y9_N57
\u0|cpu|cpu|A_slow_inst_result_nxt[28]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~6_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(28),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[28]~11_combout\);

-- Location: FF_X9_Y9_N58
\u0|cpu|cpu|A_slow_inst_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[28]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(28));

-- Location: LABCELL_X22_Y8_N39
\u0|cpu|cpu|A_wr_data_unfiltered[28]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010011101010111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_inst_result\(28),
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(28),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[28]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[28]~12_combout\);

-- Location: MLABCELL_X6_Y5_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[30]~feeder_combout\);

-- Location: LABCELL_X2_Y6_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(33),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\);

-- Location: FF_X2_Y6_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[30]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(30));

-- Location: LABCELL_X11_Y8_N54
\u0|cpu|cpu|A_slow_inst_result_nxt[31]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011111001111010001111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(31),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[31]~9_combout\);

-- Location: FF_X11_Y8_N55
\u0|cpu|cpu|A_slow_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[31]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(31));

-- Location: M10K_X26_Y7_N0
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_register_bank_a_module:niosII_microprocessor_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|A_wr_dst_reg~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X22_Y8_N26
\u0|cpu|cpu|W_wr_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[31]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(31));

-- Location: MLABCELL_X21_Y8_N6
\u0|cpu|cpu|D_src1_reg[31]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001010100111101000100101011101010010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(31),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(31),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[31]~10_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[31]~3_combout\);

-- Location: FF_X21_Y8_N8
\u0|cpu|cpu|E_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[31]~3_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(31));

-- Location: LABCELL_X22_Y8_N24
\u0|cpu|cpu|D_src2_reg[31]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010000010111110101000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(31),
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(31),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[31]~10_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[31]~28_combout\);

-- Location: LABCELL_X22_Y8_N21
\u0|cpu|cpu|D_src2_reg[31]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~28_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[31]~29_combout\);

-- Location: M10K_X26_Y8_N0
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_register_bank_b_module:niosII_microprocessor_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 5,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 31,
	port_a_logical_ram_depth => 32,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 5,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 31,
	port_b_logical_ram_depth => 32,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|A_wr_dst_reg~0_combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X22_Y6_N36
\u0|cpu|cpu|E_alu_result~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_result[31]~3_combout\,
	combout => \u0|cpu|cpu|E_alu_result~8_combout\);

-- Location: LABCELL_X30_Y6_N12
\u0|cpu|cpu|Equal96~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	combout => \u0|cpu|cpu|Equal96~11_combout\);

-- Location: LABCELL_X29_Y6_N6
\u0|cpu|cpu|D_ctrl_alu_signed_comparison~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000100000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(16),
	datad => \u0|cpu|cpu|ALT_INV_E_src2[12]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_alu_signed_comparison~0_combout\);

-- Location: LABCELL_X30_Y6_N15
\u0|cpu|cpu|Equal96~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	combout => \u0|cpu|cpu|Equal96~7_combout\);

-- Location: LABCELL_X30_Y6_N42
\u0|cpu|cpu|Equal96~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	combout => \u0|cpu|cpu|Equal96~6_combout\);

-- Location: LABCELL_X30_Y6_N3
\u0|cpu|cpu|Equal96~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	combout => \u0|cpu|cpu|Equal96~5_combout\);

-- Location: LABCELL_X31_Y6_N0
\u0|cpu|cpu|D_ctrl_alu_signed_comparison~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal96~11_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_signed_comparison~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~7_combout\,
	datae => \u0|cpu|cpu|ALT_INV_Equal96~6_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~5_combout\,
	combout => \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1_combout\);

-- Location: FF_X30_Y6_N7
\u0|cpu|cpu|E_ctrl_alu_signed_comparison\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_ctrl_alu_signed_comparison~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_alu_signed_comparison~q\);

-- Location: FF_X23_Y7_N25
\u0|cpu|cpu|W_wr_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[30]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(30));

-- Location: LABCELL_X23_Y7_N12
\u0|cpu|cpu|D_src1_reg[30]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(30),
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[30]~11_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(30),
	combout => \u0|cpu|cpu|D_src1_reg[30]~4_combout\);

-- Location: FF_X23_Y7_N14
\u0|cpu|cpu|E_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[30]~4_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(30));

-- Location: LABCELL_X23_Y8_N9
\u0|cpu|cpu|D_src2[29]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[19]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[29]~14_combout\);

-- Location: LABCELL_X23_Y8_N12
\u0|cpu|cpu|E_alu_result~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000101010000000000010100000001010101000000000101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(29),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(29),
	combout => \u0|cpu|cpu|E_alu_result~12_combout\);

-- Location: LABCELL_X23_Y8_N15
\u0|cpu|cpu|E_alu_result[29]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~89_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~12_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(29));

-- Location: FF_X23_Y8_N17
\u0|cpu|cpu|M_alu_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(29));

-- Location: FF_X22_Y8_N37
\u0|cpu|cpu|W_wr_data[29]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data[29]~DUPLICATE_q\);

-- Location: LABCELL_X24_Y9_N54
\u0|cpu|cpu|D_src1_reg[29]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(29),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data[29]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[29]~14_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[29]~9_combout\);

-- Location: FF_X24_Y9_N55
\u0|cpu|cpu|E_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[29]~9_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(29));

-- Location: LABCELL_X17_Y7_N27
\u0|cpu|cpu|Add9~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[28]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(28),
	cin => \u0|cpu|cpu|Add9~126\,
	sumout => \u0|cpu|cpu|Add9~85_sumout\,
	cout => \u0|cpu|cpu|Add9~86\);

-- Location: LABCELL_X17_Y7_N30
\u0|cpu|cpu|Add9~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(29),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(29),
	cin => \u0|cpu|cpu|Add9~86\,
	sumout => \u0|cpu|cpu|Add9~89_sumout\,
	cout => \u0|cpu|cpu|Add9~90\);

-- Location: LABCELL_X23_Y8_N6
\u0|cpu|cpu|D_src2_reg[29]~38\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Add9~89_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~12_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[29]~38_combout\);

-- Location: LABCELL_X22_Y8_N9
\u0|cpu|cpu|D_src2_reg[29]~40\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~39_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[29]~40_combout\);

-- Location: LABCELL_X23_Y8_N30
\u0|cpu|cpu|D_src2[29]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011010100111111001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2[29]~14_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~38_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~40_combout\,
	combout => \u0|cpu|cpu|D_src2[29]~15_combout\);

-- Location: MLABCELL_X21_Y9_N57
\u0|cpu|cpu|E_src2[28]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|cpu|cpu|E_src2[28]~3_combout\);

-- Location: FF_X23_Y8_N31
\u0|cpu|cpu|E_src2[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[29]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(29));

-- Location: LABCELL_X17_Y7_N33
\u0|cpu|cpu|Add9~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(30),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(30),
	cin => \u0|cpu|cpu|Add9~90\,
	sumout => \u0|cpu|cpu|Add9~81_sumout\,
	cout => \u0|cpu|cpu|Add9~82\);

-- Location: LABCELL_X17_Y7_N36
\u0|cpu|cpu|Add9~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110010110011000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_signed_comparison~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(31),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(31),
	cin => \u0|cpu|cpu|Add9~82\,
	sumout => \u0|cpu|cpu|Add9~73_sumout\,
	cout => \u0|cpu|cpu|Add9~74\);

-- Location: LABCELL_X22_Y8_N18
\u0|cpu|cpu|D_src2_reg[31]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100010101000101010001010100010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~73_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[31]~27_combout\);

-- Location: LABCELL_X23_Y8_N18
\u0|cpu|cpu|D_src2[31]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[31]~4_combout\);

-- Location: LABCELL_X22_Y8_N48
\u0|cpu|cpu|D_src2[31]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~29_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~27_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2[31]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[31]~5_combout\);

-- Location: FF_X22_Y8_N49
\u0|cpu|cpu|E_src2[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[31]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(31));

-- Location: LABCELL_X22_Y6_N30
\u0|cpu|cpu|E_logic_result[31]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010101101000000101010100000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1\(31),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(31),
	combout => \u0|cpu|cpu|E_logic_result[31]~3_combout\);

-- Location: LABCELL_X22_Y8_N6
\u0|cpu|cpu|E_alu_result[31]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_result[31]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~73_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(31));

-- Location: FF_X22_Y8_N8
\u0|cpu|cpu|M_alu_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(31));

-- Location: FF_X22_Y8_N17
\u0|cpu|cpu|A_inst_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(31));

-- Location: LABCELL_X22_Y8_N15
\u0|cpu|cpu|A_wr_data_unfiltered[31]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111100011011010111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31),
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(31),
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(31),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[31]~10_combout\);

-- Location: MLABCELL_X25_Y7_N0
\u0|cpu|cpu|D_src2_reg[30]~32\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~31_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[30]~32_combout\);

-- Location: MLABCELL_X25_Y6_N18
\u0|cpu|cpu|D_src2[30]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(20),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[30]~6_combout\);

-- Location: LABCELL_X23_Y7_N51
\u0|cpu|cpu|E_alu_result~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100100000001000010010000000100000011000001100000001100000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(30),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(30),
	combout => \u0|cpu|cpu|E_alu_result~9_combout\);

-- Location: MLABCELL_X25_Y7_N3
\u0|cpu|cpu|D_src2_reg[30]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000000001000101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~81_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~9_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[30]~30_combout\);

-- Location: MLABCELL_X25_Y7_N36
\u0|cpu|cpu|D_src2[30]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111110011001111111101001100011111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~32_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[30]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~30_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	combout => \u0|cpu|cpu|D_src2[30]~7_combout\);

-- Location: FF_X25_Y7_N37
\u0|cpu|cpu|E_src2[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[30]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(30));

-- Location: LABCELL_X23_Y7_N33
\u0|cpu|cpu|E_alu_result[30]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~81_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~9_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(30));

-- Location: FF_X23_Y7_N35
\u0|cpu|cpu|M_alu_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(30));

-- Location: LABCELL_X23_Y7_N30
\u0|cpu|cpu|D_src2_reg[30]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011000000100001001111001110110111111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result\(30),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[30]~11_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(30),
	combout => \u0|cpu|cpu|D_src2_reg[30]~31_combout\);

-- Location: MLABCELL_X25_Y7_N15
\u0|cpu|cpu|D_src2_reg[30]~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110101111101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~81_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~9_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[30]~105_combout\);

-- Location: MLABCELL_X25_Y7_N18
\u0|cpu|cpu|D_src2_reg[30]~85\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010111010101110100000000001100110000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~31_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[30]~105_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[30]~85_combout\);

-- Location: FF_X25_Y7_N19
\u0|cpu|cpu|E_src2_reg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[30]~85_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(30));

-- Location: LABCELL_X18_Y8_N45
\u0|cpu|cpu|E_st_data[30]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(14),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(30),
	combout => \u0|cpu|cpu|E_st_data[30]~1_combout\);

-- Location: FF_X18_Y8_N46
\u0|cpu|cpu|M_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[30]~1_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(30));

-- Location: FF_X12_Y11_N26
\u0|cpu|cpu|A_st_data[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(30));

-- Location: LABCELL_X12_Y11_N18
\u0|mm_interconnect_0|cmd_mux_002|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\ = ( \u0|cpu|cpu|A_st_data\(30) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\);

-- Location: FF_X12_Y11_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(30));

-- Location: LABCELL_X1_Y6_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111110011111100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(30),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(30),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[30]~19_combout\);

-- Location: LABCELL_X12_Y11_N0
\u0|mm_interconnect_0|cmd_mux_002|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\ = ( \u0|cpu|cpu|A_st_data\(31) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\);

-- Location: FF_X12_Y11_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(31));

-- Location: LABCELL_X2_Y6_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\);

-- Location: LABCELL_X7_Y7_N24
\u0|mm_interconnect_0|cmd_mux_002|src_data[35]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(35) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_byte_en\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(3),
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35));

-- Location: FF_X7_Y7_N25
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(35),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(3));

-- Location: MLABCELL_X6_Y7_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[3]~2_combout\);

-- Location: M10K_X5_Y6_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_nios2_oci:the_niosII_microprocessor_cpu_cpu_nios2_oci|niosII_microprocessor_cpu_cpu_nios2_ocimem:the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram_module:niosII_microprocessor_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X2_Y6_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(31));

-- Location: LABCELL_X2_Y6_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(31),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(31),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[31]~18_combout\);

-- Location: FF_X6_Y5_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[30]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(30),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(30));

-- Location: FF_X6_Y5_N17
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(30));

-- Location: LABCELL_X12_Y11_N24
\u0|mm_interconnect_0|cmd_mux_003|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(30))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(30),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~10_combout\);

-- Location: M10K_X26_Y13_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

-- Location: LABCELL_X9_Y9_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\ = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(30) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(30))))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(30) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(30))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(30),
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(30),
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\);

-- Location: FF_X9_Y9_N20
\u0|cpu|cpu|d_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(30));

-- Location: LABCELL_X9_Y9_N24
\u0|cpu|cpu|A_slow_inst_result_nxt[30]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(30),
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[30]~10_combout\);

-- Location: FF_X9_Y9_N25
\u0|cpu|cpu|A_slow_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[30]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(30));

-- Location: FF_X16_Y7_N37
\u0|cpu|cpu|A_inst_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(30));

-- Location: LABCELL_X16_Y7_N36
\u0|cpu|cpu|A_wr_data_unfiltered[30]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111110011110100011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(30),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(30),
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(30),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[30]~11_combout\);

-- Location: FF_X23_Y6_N49
\u0|cpu|cpu|W_wr_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[25]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(25));

-- Location: LABCELL_X22_Y6_N18
\u0|cpu|cpu|D_src1_reg[25]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010111110101111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(25),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[25]~16_combout\,
	datae => \u0|cpu|cpu|ALT_INV_W_wr_data\(25),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[25]~11_combout\);

-- Location: FF_X22_Y6_N19
\u0|cpu|cpu|E_src1[25]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[25]~11_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1[25]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y6_N24
\u0|cpu|cpu|D_src2[25]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000001111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_src2[25]~18_combout\);

-- Location: LABCELL_X23_Y6_N9
\u0|cpu|cpu|E_logic_result[25]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(25),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[25]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_logic_result[25]~5_combout\);

-- Location: LABCELL_X23_Y6_N33
\u0|cpu|cpu|E_alu_result~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_result[25]~5_combout\,
	combout => \u0|cpu|cpu|E_alu_result~14_combout\);

-- Location: LABCELL_X22_Y6_N39
\u0|cpu|cpu|D_src2_reg[25]~44\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~97_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~14_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[25]~44_combout\);

-- Location: LABCELL_X22_Y6_N57
\u0|cpu|cpu|D_src2_reg[25]~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result\(25),
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(25),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[25]~16_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[25]~45_combout\);

-- Location: MLABCELL_X25_Y6_N27
\u0|cpu|cpu|D_src2_reg[25]~46\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~45_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[25]~46_combout\);

-- Location: MLABCELL_X25_Y6_N54
\u0|cpu|cpu|D_src2[25]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111101010101001111110101010100111111010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2[25]~18_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~44_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~46_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	combout => \u0|cpu|cpu|D_src2[25]~19_combout\);

-- Location: FF_X25_Y6_N55
\u0|cpu|cpu|E_src2[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[25]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(25));

-- Location: LABCELL_X17_Y7_N15
\u0|cpu|cpu|Add9~117\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(24),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(24),
	cin => \u0|cpu|cpu|Add9~122\,
	sumout => \u0|cpu|cpu|Add9~117_sumout\,
	cout => \u0|cpu|cpu|Add9~118\);

-- Location: LABCELL_X17_Y7_N18
\u0|cpu|cpu|Add9~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[25]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(25),
	cin => \u0|cpu|cpu|Add9~118\,
	sumout => \u0|cpu|cpu|Add9~97_sumout\,
	cout => \u0|cpu|cpu|Add9~98\);

-- Location: LABCELL_X22_Y6_N33
\u0|cpu|cpu|E_alu_result[25]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~97_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~14_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(25));

-- Location: FF_X22_Y6_N35
\u0|cpu|cpu|M_alu_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(25));

-- Location: FF_X23_Y6_N19
\u0|cpu|cpu|A_inst_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(25));

-- Location: LABCELL_X18_Y6_N21
\u0|cpu|cpu|A_wr_data_unfiltered[25]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000101110110011101101000100010011001111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(25),
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(25),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(25),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[25]~16_combout\);

-- Location: FF_X24_Y7_N56
\u0|cpu|cpu|W_wr_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[23]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(23));

-- Location: LABCELL_X24_Y7_N3
\u0|cpu|cpu|E_alu_result~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000011001101101000001100110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(23),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(23),
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result~20_combout\);

-- Location: LABCELL_X24_Y7_N39
\u0|cpu|cpu|E_alu_result[23]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~20_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~121_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(23));

-- Location: FF_X24_Y7_N41
\u0|cpu|cpu|M_alu_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(23));

-- Location: LABCELL_X24_Y7_N54
\u0|cpu|cpu|D_src2_reg[23]~59\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(23),
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(23),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[23]~22_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[23]~59_combout\);

-- Location: LABCELL_X24_Y7_N36
\u0|cpu|cpu|D_src2_reg[23]~102\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010100010101000101010001010100010101000101010001010100010101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~20_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~121_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[23]~102_combout\);

-- Location: LABCELL_X24_Y7_N30
\u0|cpu|cpu|D_src2_reg[23]~95\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101001111001011110110111100000000010001000010001001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~59_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~102_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[23]~95_combout\);

-- Location: FF_X24_Y7_N31
\u0|cpu|cpu|E_src2_reg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[23]~95_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(23));

-- Location: MLABCELL_X15_Y5_N12
\u0|cpu|cpu|M_st_data[23]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	combout => \u0|cpu|cpu|M_st_data[23]~0_combout\);

-- Location: FF_X13_Y6_N56
\u0|cpu|cpu|M_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[23]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(23));

-- Location: FF_X6_Y6_N35
\u0|cpu|cpu|A_st_data[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(23));

-- Location: MLABCELL_X6_Y6_N33
\u0|mm_interconnect_0|cmd_mux_003|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(23))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(23),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~21_combout\);

-- Location: M10K_X5_Y10_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y8_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( (((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(23))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(23))) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(23))) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(23),
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(23),
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\);

-- Location: FF_X11_Y8_N32
\u0|cpu|cpu|d_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(23));

-- Location: LABCELL_X11_Y8_N48
\u0|cpu|cpu|A_slow_inst_result_nxt[23]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011000100000001001100010000110111111101110011011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(23),
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~18_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[23]~21_combout\);

-- Location: FF_X11_Y8_N49
\u0|cpu|cpu|A_slow_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[23]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(23));

-- Location: FF_X21_Y7_N41
\u0|cpu|cpu|A_inst_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(23));

-- Location: MLABCELL_X21_Y7_N39
\u0|cpu|cpu|A_wr_data_unfiltered[23]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000101100111011101101000100010011001111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(23),
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(23),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[23]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[23]~22_combout\);

-- Location: LABCELL_X19_Y6_N57
\u0|cpu|cpu|D_src2[22]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[22]~24_combout\);

-- Location: LABCELL_X19_Y6_N18
\u0|cpu|cpu|D_src2[22]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100011111111111110000000000001111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[22]~52_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2[22]~24_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[22]~25_combout\);

-- Location: FF_X19_Y6_N19
\u0|cpu|cpu|E_src2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[22]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(22));

-- Location: MLABCELL_X21_Y6_N48
\u0|cpu|cpu|D_src1_reg[22]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111101010100010011101010101001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(22),
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[22]~19_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(22),
	combout => \u0|cpu|cpu|D_src1_reg[22]~14_combout\);

-- Location: FF_X21_Y6_N49
\u0|cpu|cpu|E_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[22]~14_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(22));

-- Location: FF_X18_Y6_N59
\u0|cpu|cpu|W_wr_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[21]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(21));

-- Location: LABCELL_X18_Y6_N57
\u0|cpu|cpu|D_src2_reg[21]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011010101010011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(21),
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(21),
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[21]~9_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[21]~25_combout\);

-- Location: LABCELL_X18_Y6_N36
\u0|cpu|cpu|E_logic_result[21]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100001010101100010000101010101010101011001100101010101100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(21),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(21),
	combout => \u0|cpu|cpu|E_logic_result[21]~2_combout\);

-- Location: LABCELL_X18_Y6_N15
\u0|cpu|cpu|E_alu_result~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_result[21]~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result~7_combout\);

-- Location: LABCELL_X18_Y6_N48
\u0|cpu|cpu|D_src2_reg[21]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111101010101111011100100010010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[21]~25_combout\,
	datae => \u0|cpu|cpu|ALT_INV_Add9~77_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[21]~26_combout\);

-- Location: MLABCELL_X25_Y6_N15
\u0|cpu|cpu|D_src2[21]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	combout => \u0|cpu|cpu|D_src2[21]~2_combout\);

-- Location: LABCELL_X19_Y6_N36
\u0|cpu|cpu|D_src2[21]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000011101000000000000110000111111110111010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[21]~26_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2[21]~2_combout\,
	combout => \u0|cpu|cpu|D_src2[21]~3_combout\);

-- Location: FF_X19_Y6_N37
\u0|cpu|cpu|E_src2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[21]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(21));

-- Location: FF_X21_Y6_N23
\u0|cpu|cpu|W_wr_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[20]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(20));

-- Location: MLABCELL_X25_Y9_N48
\u0|cpu|cpu|D_iw[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	combout => \u0|cpu|cpu|D_iw[10]~feeder_combout\);

-- Location: FF_X25_Y9_N49
\u0|cpu|cpu|D_iw[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_iw[10]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(10));

-- Location: LABCELL_X19_Y6_N0
\u0|cpu|cpu|D_src2[20]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000011000000000000111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(10),
	combout => \u0|cpu|cpu|D_src2[20]~26_combout\);

-- Location: MLABCELL_X21_Y6_N21
\u0|cpu|cpu|D_src2_reg[20]~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010011001101010101110011000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(20),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[20]~20_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(20),
	combout => \u0|cpu|cpu|D_src2_reg[20]~53_combout\);

-- Location: LABCELL_X19_Y6_N15
\u0|cpu|cpu|E_alu_result~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000010101010000000001010100000001000101000000000100010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_src1[20]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(20),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~18_combout\);

-- Location: LABCELL_X19_Y6_N45
\u0|cpu|cpu|D_src2_reg[20]~54\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111100010111100111110001011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~113_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[20]~53_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~18_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[20]~54_combout\);

-- Location: LABCELL_X19_Y6_N24
\u0|cpu|cpu|D_src2[20]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000011111100110001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2[20]~26_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[20]~54_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	combout => \u0|cpu|cpu|D_src2[20]~27_combout\);

-- Location: FF_X19_Y6_N25
\u0|cpu|cpu|E_src2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[20]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(20));

-- Location: LABCELL_X16_Y7_N0
\u0|cpu|cpu|W_wr_data[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[19]~17_combout\,
	combout => \u0|cpu|cpu|W_wr_data[19]~feeder_combout\);

-- Location: FF_X16_Y7_N1
\u0|cpu|cpu|W_wr_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_wr_data[19]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(19));

-- Location: FF_X16_Y9_N13
\u0|cpu|cpu|W_wr_data[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data[18]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y8_N33
\u0|cpu|cpu|E_alu_result~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010101000000001001010100000000000101100000000000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(18),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(18),
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~16_combout\);

-- Location: LABCELL_X17_Y8_N48
\u0|cpu|cpu|Add9~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(15),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(15),
	cin => \u0|cpu|cpu|Add9~54\,
	sumout => \u0|cpu|cpu|Add9~49_sumout\,
	cout => \u0|cpu|cpu|Add9~50\);

-- Location: LABCELL_X17_Y8_N51
\u0|cpu|cpu|Add9~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(16),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(16),
	cin => \u0|cpu|cpu|Add9~50\,
	sumout => \u0|cpu|cpu|Add9~45_sumout\,
	cout => \u0|cpu|cpu|Add9~46\);

-- Location: LABCELL_X17_Y8_N54
\u0|cpu|cpu|Add9~129\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(17),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(17),
	cin => \u0|cpu|cpu|Add9~46\,
	sumout => \u0|cpu|cpu|Add9~129_sumout\,
	cout => \u0|cpu|cpu|Add9~130\);

-- Location: LABCELL_X17_Y8_N57
\u0|cpu|cpu|Add9~105\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(18),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(18),
	cin => \u0|cpu|cpu|Add9~130\,
	sumout => \u0|cpu|cpu|Add9~105_sumout\,
	cout => \u0|cpu|cpu|Add9~106\);

-- Location: LABCELL_X16_Y8_N30
\u0|cpu|cpu|E_alu_result[18]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~16_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~105_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(18));

-- Location: FF_X16_Y8_N32
\u0|cpu|cpu|M_alu_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(18));

-- Location: LABCELL_X16_Y8_N36
\u0|cpu|cpu|D_src2_reg[18]~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100101110001111110010111000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data[18]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[18]~18_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(18),
	combout => \u0|cpu|cpu|D_src2_reg[18]~49_combout\);

-- Location: LABCELL_X16_Y8_N45
\u0|cpu|cpu|D_src2_reg[18]~50\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110111000101110111011100010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[18]~49_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~105_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~16_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[18]~50_combout\);

-- Location: MLABCELL_X25_Y6_N3
\u0|cpu|cpu|D_src2[18]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[18]~22_combout\);

-- Location: LABCELL_X16_Y8_N18
\u0|cpu|cpu|D_src2[18]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000001111111101011100010111000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[18]~50_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[18]~22_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2[18]~23_combout\);

-- Location: FF_X16_Y8_N19
\u0|cpu|cpu|E_src2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[18]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(18));

-- Location: LABCELL_X17_Y7_N0
\u0|cpu|cpu|Add9~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(19),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(19),
	cin => \u0|cpu|cpu|Add9~106\,
	sumout => \u0|cpu|cpu|Add9~101_sumout\,
	cout => \u0|cpu|cpu|Add9~102\);

-- Location: LABCELL_X16_Y8_N51
\u0|cpu|cpu|E_alu_result[19]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~15_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~101_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(19));

-- Location: FF_X16_Y8_N53
\u0|cpu|cpu|M_alu_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(19));

-- Location: LABCELL_X22_Y6_N0
\u0|cpu|cpu|D_src1_reg[19]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100001101110000011100110100110001001111011111000111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[19]~17_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(19),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(19),
	combout => \u0|cpu|cpu|D_src1_reg[19]~12_combout\);

-- Location: FF_X22_Y6_N1
\u0|cpu|cpu|E_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[19]~12_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(19));

-- Location: LABCELL_X17_Y7_N3
\u0|cpu|cpu|Add9~113\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[20]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(20),
	cin => \u0|cpu|cpu|Add9~102\,
	sumout => \u0|cpu|cpu|Add9~113_sumout\,
	cout => \u0|cpu|cpu|Add9~114\);

-- Location: LABCELL_X19_Y6_N12
\u0|cpu|cpu|E_alu_result[20]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_Add9~113_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~18_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(20));

-- Location: FF_X19_Y6_N14
\u0|cpu|cpu|M_alu_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(20));

-- Location: MLABCELL_X21_Y6_N54
\u0|cpu|cpu|D_src1_reg[20]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000101001100001111010100111111000001010011111111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[20]~20_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_W_wr_data\(20),
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(20),
	combout => \u0|cpu|cpu|D_src1_reg[20]~15_combout\);

-- Location: FF_X21_Y6_N55
\u0|cpu|cpu|E_src1[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[20]~15_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1[20]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y7_N6
\u0|cpu|cpu|Add9~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(21),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(21),
	cin => \u0|cpu|cpu|Add9~114\,
	sumout => \u0|cpu|cpu|Add9~77_sumout\,
	cout => \u0|cpu|cpu|Add9~78\);

-- Location: LABCELL_X17_Y7_N9
\u0|cpu|cpu|Add9~109\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100110011001100100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(22),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(22),
	cin => \u0|cpu|cpu|Add9~78\,
	sumout => \u0|cpu|cpu|Add9~109_sumout\,
	cout => \u0|cpu|cpu|Add9~110\);

-- Location: LABCELL_X19_Y6_N48
\u0|cpu|cpu|E_alu_result~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000101000001000001010000010100000001000000010001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(22),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(22),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~17_combout\);

-- Location: MLABCELL_X21_Y6_N33
\u0|cpu|cpu|E_alu_result[22]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_Add9~109_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~17_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(22));

-- Location: FF_X21_Y6_N35
\u0|cpu|cpu|M_alu_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(22));

-- Location: MLABCELL_X21_Y6_N39
\u0|cpu|cpu|D_src2_reg[22]~51\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000001011111010100110011001100110000010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[22]~19_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(22),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(22),
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[22]~51_combout\);

-- Location: MLABCELL_X21_Y6_N9
\u0|cpu|cpu|D_src2_reg[22]~52\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111100000011000000110000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[22]~51_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~109_sumout\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~17_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[22]~52_combout\);

-- Location: LABCELL_X19_Y6_N3
\u0|cpu|cpu|D_src2_reg[22]~92\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[22]~52_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[22]~92_combout\);

-- Location: FF_X19_Y6_N4
\u0|cpu|cpu|E_src2_reg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[22]~92_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(22));

-- Location: FF_X13_Y6_N31
\u0|cpu|cpu|M_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[22]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(22));

-- Location: FF_X6_Y6_N26
\u0|cpu|cpu|A_st_data[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(22));

-- Location: MLABCELL_X6_Y6_N24
\u0|mm_interconnect_0|cmd_mux_003|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(22) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(22),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~18_combout\);

-- Location: M10K_X5_Y7_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

-- Location: LABCELL_X9_Y4_N39
\u0|jtag_uart|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~9_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add1~14\ ))
-- \u0|jtag_uart|Add1~10\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|Add1~14\,
	sumout => \u0|jtag_uart|Add1~9_sumout\,
	cout => \u0|jtag_uart|Add1~10\);

-- Location: LABCELL_X9_Y4_N42
\u0|jtag_uart|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~21_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add1~10\ ))
-- \u0|jtag_uart|Add1~22\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|Add1~10\,
	sumout => \u0|jtag_uart|Add1~21_sumout\,
	cout => \u0|jtag_uart|Add1~22\);

-- Location: LABCELL_X9_Y4_N45
\u0|jtag_uart|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~1_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart|Add1~22\ ))
-- \u0|jtag_uart|Add1~2\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ ) + ( GND ) + ( \u0|jtag_uart|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	cin => \u0|jtag_uart|Add1~22\,
	sumout => \u0|jtag_uart|Add1~1_sumout\,
	cout => \u0|jtag_uart|Add1~2\);

-- Location: LABCELL_X9_Y4_N48
\u0|jtag_uart|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add1~17_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ ) + ( VCC ) + ( \u0|jtag_uart|Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	cin => \u0|jtag_uart|Add1~2\,
	sumout => \u0|jtag_uart|Add1~17_sumout\);

-- Location: FF_X7_Y4_N1
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\);

-- Location: FF_X9_Y4_N49
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~17_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22));

-- Location: LABCELL_X4_Y6_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[22]~feeder_combout\);

-- Location: LABCELL_X7_Y6_N12
\u0|mm_interconnect_0|cmd_mux_002|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(20) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_st_data\(20),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\);

-- Location: FF_X7_Y6_N14
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(20));

-- Location: LABCELL_X7_Y6_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(20),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(20),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[20]~3_combout\);

-- Location: LABCELL_X4_Y7_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(24),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\);

-- Location: MLABCELL_X6_Y6_N21
\u0|mm_interconnect_0|cmd_mux_002|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\ = ( \u0|cpu|cpu|A_st_data\(22) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(22),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\);

-- Location: FF_X6_Y6_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(22));

-- Location: MLABCELL_X6_Y6_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(22),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(22),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[22]~22_combout\);

-- Location: MLABCELL_X6_Y6_N36
\u0|mm_interconnect_0|cmd_mux_002|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\ = (\u0|cpu|cpu|A_st_data\(23) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_st_data\(23),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\);

-- Location: FF_X3_Y6_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|src_payload~24_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(23));

-- Location: LABCELL_X1_Y6_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(23),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(23),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[23]~23_combout\);

-- Location: MLABCELL_X6_Y6_N45
\u0|mm_interconnect_0|cmd_mux_002|src_data[34]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(34) = ( \u0|cpu|cpu|A_mem_byte_en\(2) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( !\u0|cpu|cpu|A_mem_byte_en\(2) & ( 
-- \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34));

-- Location: FF_X6_Y6_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(34),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(2));

-- Location: MLABCELL_X8_Y6_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(2),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[2]~1_combout\);

-- Location: M10K_X5_Y6_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_nios2_oci:the_niosII_microprocessor_cpu_cpu_nios2_oci|niosII_microprocessor_cpu_cpu_nios2_ocimem:the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram_module:niosII_microprocessor_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 8,
	port_a_byte_enable_mask_width => 2,
	port_a_byte_size => 10,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 255,
	port_a_logical_ram_depth => 256,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 8,
	port_b_data_width => 20,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: FF_X4_Y7_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[21]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(21));

-- Location: MLABCELL_X15_Y6_N21
\u0|cpu|cpu|M_st_data[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(5),
	combout => \u0|cpu|cpu|M_st_data[21]~feeder_combout\);

-- Location: LABCELL_X19_Y6_N33
\u0|cpu|cpu|D_src2_reg[21]~83\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[21]~26_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(21),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[21]~83_combout\);

-- Location: FF_X19_Y6_N34
\u0|cpu|cpu|E_src2_reg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[21]~83_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(21));

-- Location: FF_X15_Y6_N22
\u0|cpu|cpu|M_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[21]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(21));

-- Location: FF_X6_Y6_N13
\u0|cpu|cpu|A_st_data[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(21));

-- Location: LABCELL_X7_Y6_N30
\u0|mm_interconnect_0|cmd_mux_002|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\ = ( \u0|cpu|cpu|A_st_data\(21) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(21),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\);

-- Location: FF_X7_Y6_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(21));

-- Location: LABCELL_X4_Y7_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(21),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(21),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[21]~6_combout\);

-- Location: FF_X4_Y6_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[22]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(22),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(22));

-- Location: FF_X9_Y6_N16
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22));

-- Location: LABCELL_X10_Y7_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- (((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22))) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(22)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( 
-- ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(22)) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(22)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011010101010111011100001111001111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(22),
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(22),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(22),
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\);

-- Location: FF_X10_Y7_N14
\u0|cpu|cpu|d_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(22));

-- Location: LABCELL_X10_Y7_N21
\u0|cpu|cpu|A_slow_inst_result_nxt[22]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110000000000011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(22),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~14_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[22]~18_combout\);

-- Location: FF_X10_Y7_N22
\u0|cpu|cpu|A_slow_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[22]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(22));

-- Location: FF_X17_Y7_N46
\u0|cpu|cpu|M_src1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(22));

-- Location: FF_X21_Y5_N19
\u0|cpu|cpu|A_shift_rot_result[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[22]~18_combout\,
	asdata => \u0|cpu|cpu|M_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[22]~DUPLICATE_q\);

-- Location: FF_X16_Y7_N44
\u0|cpu|cpu|A_inst_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(22));

-- Location: LABCELL_X16_Y7_N42
\u0|cpu|cpu|A_wr_data_unfiltered[22]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001111110111010000111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(22),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[22]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(22),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[22]~19_combout\);

-- Location: MLABCELL_X21_Y8_N0
\u0|cpu|cpu|D_src1_reg[21]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111000001000011011100110100110001111100010011110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[21]~9_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(21),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(21),
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(21),
	combout => \u0|cpu|cpu|D_src1_reg[21]~2_combout\);

-- Location: FF_X21_Y8_N1
\u0|cpu|cpu|E_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[21]~2_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(21));

-- Location: LABCELL_X18_Y6_N12
\u0|cpu|cpu|E_alu_result[21]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Add9~77_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~7_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(21));

-- Location: FF_X18_Y6_N14
\u0|cpu|cpu|M_alu_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(21));

-- Location: FF_X18_Y6_N26
\u0|cpu|cpu|A_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(21));

-- Location: MLABCELL_X6_Y5_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[21]~feeder_combout\);

-- Location: FF_X6_Y5_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[21]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(21),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(21));

-- Location: FF_X7_Y5_N13
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(21));

-- Location: MLABCELL_X6_Y6_N12
\u0|mm_interconnect_0|cmd_mux_003|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(21))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(21),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~8_combout\);

-- Location: M10K_X5_Y9_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

-- Location: FF_X9_Y4_N47
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~1_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21));

-- Location: LABCELL_X10_Y5_N15
\u0|mm_interconnect_0|rsp_mux|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(21) & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000101000001010000011110000111100001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(21),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\);

-- Location: LABCELL_X9_Y9_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\ = ( \u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(21) & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(21) & 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(21) & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(21) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(21),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(21),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~2_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\);

-- Location: FF_X9_Y9_N14
\u0|cpu|cpu|d_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(21));

-- Location: LABCELL_X9_Y9_N33
\u0|cpu|cpu|A_slow_inst_result_nxt[21]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(21),
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[21]~8_combout\);

-- Location: FF_X9_Y9_N34
\u0|cpu|cpu|A_slow_inst_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[21]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(21));

-- Location: LABCELL_X18_Y6_N24
\u0|cpu|cpu|A_wr_data_unfiltered[21]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100101100111111011100001000010011001011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(21),
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(21),
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(21),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[21]~9_combout\);

-- Location: LABCELL_X19_Y6_N42
\u0|cpu|cpu|D_src2_reg[20]~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(20),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[20]~54_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[20]~93_combout\);

-- Location: FF_X19_Y6_N43
\u0|cpu|cpu|E_src2_reg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[20]~93_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(20));

-- Location: FF_X13_Y6_N29
\u0|cpu|cpu|M_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[20]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(20));

-- Location: FF_X13_Y6_N25
\u0|cpu|cpu|A_st_data[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(20));

-- Location: LABCELL_X13_Y6_N24
\u0|mm_interconnect_0|cmd_mux_003|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(20))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(20),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~19_combout\);

-- Location: M10K_X5_Y2_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y6_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[20]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[20]~feeder_combout\);

-- Location: FF_X4_Y6_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[20]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(20));

-- Location: FF_X7_Y9_N52
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(20));

-- Location: FF_X9_Y4_N43
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~21_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20));

-- Location: LABCELL_X9_Y6_N57
\u0|mm_interconnect_0|rsp_mux|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(20) ) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(20),
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\);

-- Location: LABCELL_X9_Y9_N36
\u0|mm_interconnect_0|rsp_mux|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(20) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(20)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~15_combout\) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(20) & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110101111100001111010111110011111101111111001111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(20),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(20),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~15_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\);

-- Location: FF_X9_Y9_N38
\u0|cpu|cpu|d_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(20));

-- Location: LABCELL_X9_Y9_N54
\u0|cpu|cpu|A_slow_inst_result_nxt[20]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001011101000010000101110100101010011111110010101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(20),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~16_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[20]~19_combout\);

-- Location: FF_X9_Y9_N55
\u0|cpu|cpu|A_slow_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[20]~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(20));

-- Location: FF_X18_Y6_N43
\u0|cpu|cpu|A_inst_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(20));

-- Location: MLABCELL_X21_Y6_N27
\u0|cpu|cpu|A_wr_data_unfiltered[20]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011010101010011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(20),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(20),
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(20),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[20]~20_combout\);

-- Location: MLABCELL_X6_Y6_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(19))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(19),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~16_combout\);

-- Location: M10K_X5_Y5_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

-- Location: LABCELL_X9_Y9_N6
\u0|mm_interconnect_0|rsp_mux_001|src_data[19]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(19) = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(19) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(19)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(19) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(19),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(19),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(19));

-- Location: FF_X9_Y9_N7
\u0|cpu|cpu|i_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(19));

-- Location: LABCELL_X9_Y9_N39
\u0|mm_interconnect_0|rsp_mux_001|src_data[20]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(20) = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(20) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(20)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(20) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(20),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(20),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(20));

-- Location: FF_X9_Y9_N40
\u0|cpu|cpu|i_readdata_d1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(20));

-- Location: LABCELL_X9_Y9_N15
\u0|mm_interconnect_0|rsp_mux_001|src_data[21]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(21) = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(21) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(21)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(21) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(21),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(21),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(21));

-- Location: FF_X9_Y9_N16
\u0|cpu|cpu|i_readdata_d1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(21));

-- Location: M10K_X26_Y9_N0
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_ic_data_module:niosII_microprocessor_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 6,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|i_readdatavalid_d1~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|cpu|cpu|i_readdatavalid_d1~q\,
	ena1 => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	portadatain => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portbaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a6_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y7_N1
\u0|cpu|cpu|D_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(9));

-- Location: MLABCELL_X25_Y6_N33
\u0|cpu|cpu|D_src2[19]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(9),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[19]~20_combout\);

-- Location: LABCELL_X16_Y8_N0
\u0|cpu|cpu|D_src2[19]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000001111111111110000111100000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[19]~48_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[19]~20_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[19]~21_combout\);

-- Location: FF_X16_Y8_N1
\u0|cpu|cpu|E_src2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[19]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(19));

-- Location: LABCELL_X16_Y8_N48
\u0|cpu|cpu|E_alu_result~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000001000010000000000100000101000011100000010100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(19),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(19),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|E_alu_result~15_combout\);

-- Location: LABCELL_X16_Y8_N54
\u0|cpu|cpu|D_src2_reg[19]~47\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000011101000011000001110100111111000111010011111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[19]~17_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(19),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(19),
	combout => \u0|cpu|cpu|D_src2_reg[19]~47_combout\);

-- Location: LABCELL_X16_Y8_N27
\u0|cpu|cpu|D_src2_reg[19]~48\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111000100010111011100010001011101100001000001110110000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~15_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[19]~47_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~101_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[19]~48_combout\);

-- Location: LABCELL_X16_Y8_N24
\u0|cpu|cpu|D_src2_reg[19]~90\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[19]~48_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(19),
	combout => \u0|cpu|cpu|D_src2_reg[19]~90_combout\);

-- Location: FF_X16_Y8_N25
\u0|cpu|cpu|E_src2_reg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[19]~90_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(19));

-- Location: FF_X15_Y6_N52
\u0|cpu|cpu|M_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[19]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(19));

-- Location: FF_X6_Y6_N31
\u0|cpu|cpu|A_st_data[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(19));

-- Location: MLABCELL_X3_Y4_N57
\u0|mm_interconnect_0|cmd_mux_002|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(19) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(19),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\);

-- Location: FF_X3_Y4_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(19));

-- Location: MLABCELL_X3_Y4_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(19),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(19),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[19]~4_combout\);

-- Location: FF_X2_Y6_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(16));

-- Location: LABCELL_X2_Y6_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(16),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(16),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[16]~9_combout\);

-- Location: FF_X2_Y6_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[6]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(6));

-- Location: MLABCELL_X8_Y6_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(6),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(6),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[6]~12_combout\);

-- Location: MLABCELL_X3_Y5_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~1_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~10_combout\);

-- Location: FF_X3_Y5_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~10_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(5));

-- Location: MLABCELL_X3_Y4_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(5),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[5]~11_combout\);

-- Location: MLABCELL_X3_Y7_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout\);

-- Location: FF_X3_Y7_N7
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[5]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(5));

-- Location: LABCELL_X1_Y5_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000001100001111000000001111110011110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(5),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(5),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(7),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~33_combout\);

-- Location: FF_X1_Y5_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~33_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(6));

-- Location: LABCELL_X1_Y7_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(6),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\);

-- Location: FF_X1_Y7_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[6]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(6));

-- Location: MLABCELL_X3_Y5_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Equal0~0_combout\);

-- Location: LABCELL_X2_Y7_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000110110001101100001010010111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(3),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(6),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~4_combout\);

-- Location: FF_X2_Y7_N7
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~4_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(3));

-- Location: MLABCELL_X6_Y4_N33
\u0|mm_interconnect_0|cmd_mux_002|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\ = ( \u0|cpu|cpu|A_st_data\(3) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(3),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\);

-- Location: FF_X6_Y4_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[3]~DUPLICATE_q\);

-- Location: LABCELL_X1_Y6_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(3),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata[3]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[3]~5_combout\);

-- Location: FF_X6_Y5_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[19]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(19));

-- Location: MLABCELL_X6_Y5_N12
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\ = ( \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(19) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(19),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\);

-- Location: FF_X6_Y5_N13
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[19]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(19));

-- Location: FF_X9_Y4_N40
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~9_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19));

-- Location: LABCELL_X10_Y5_N42
\u0|mm_interconnect_0|rsp_mux|src_payload~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) # ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(19) & ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110000001100000011001100110011001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(19),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\);

-- Location: LABCELL_X9_Y9_N9
\u0|mm_interconnect_0|rsp_mux|src_payload~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(19) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(19)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~11_combout\) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(19) & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011111100001111001111110101111101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(19),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(19),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~11_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\);

-- Location: FF_X9_Y9_N11
\u0|cpu|cpu|d_readdata_d1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(19));

-- Location: LABCELL_X9_Y9_N30
\u0|cpu|cpu|A_slow_inst_result_nxt[19]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(19),
	datad => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~12_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[19]~16_combout\);

-- Location: FF_X9_Y9_N32
\u0|cpu|cpu|A_slow_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[19]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(19));

-- Location: FF_X16_Y7_N8
\u0|cpu|cpu|A_inst_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(19));

-- Location: LABCELL_X16_Y7_N6
\u0|cpu|cpu|A_wr_data_unfiltered[19]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111110011110100011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(19),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(19),
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(19),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[19]~17_combout\);

-- Location: LABCELL_X16_Y8_N42
\u0|cpu|cpu|D_src2_reg[18]~91\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[18]~50_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[18]~91_combout\);

-- Location: FF_X16_Y8_N43
\u0|cpu|cpu|E_src2_reg[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[18]~91_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(18));

-- Location: FF_X13_Y6_N37
\u0|cpu|cpu|M_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[18]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(18));

-- Location: FF_X6_Y9_N20
\u0|cpu|cpu|A_st_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(18));

-- Location: MLABCELL_X6_Y9_N18
\u0|mm_interconnect_0|cmd_mux_003|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(18) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(18),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~17_combout\);

-- Location: M10K_X5_Y11_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y7_N0
\u0|mm_interconnect_0|rsp_mux|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18))))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)))) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18))))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18))))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18))) # (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(18)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011111000100010001111100010001000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(18),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	datae => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(18),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\);

-- Location: FF_X10_Y7_N2
\u0|cpu|cpu|d_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(18));

-- Location: LABCELL_X9_Y7_N48
\u0|cpu|cpu|A_slow_inst_result_nxt[18]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~13_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(18),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[18]~17_combout\);

-- Location: FF_X9_Y7_N49
\u0|cpu|cpu|A_slow_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[18]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(18));

-- Location: FF_X16_Y7_N16
\u0|cpu|cpu|A_inst_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(18));

-- Location: LABCELL_X16_Y7_N15
\u0|cpu|cpu|A_wr_data_unfiltered[18]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000011111110100001101111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(18),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[18]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(18),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\);

-- Location: LABCELL_X16_Y9_N39
\u0|cpu|cpu|D_src1_reg[17]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101110101010111111110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[17]~24_combout\,
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(17),
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(17),
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	combout => \u0|cpu|cpu|D_src1_reg[17]~19_combout\);

-- Location: FF_X16_Y9_N40
\u0|cpu|cpu|E_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[17]~19_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(17));

-- Location: LABCELL_X19_Y9_N27
\u0|cpu|cpu|E_alu_result~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000001110000011100000001000000010000011000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(17),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(17),
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datae => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~22_combout\);

-- Location: LABCELL_X16_Y9_N33
\u0|cpu|cpu|E_alu_result[17]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~22_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~129_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(17));

-- Location: FF_X16_Y9_N35
\u0|cpu|cpu|M_alu_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(17));

-- Location: LABCELL_X13_Y7_N15
\u0|cpu|cpu|A_inst_result[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(17),
	combout => \u0|cpu|cpu|A_inst_result[17]~feeder_combout\);

-- Location: FF_X13_Y7_N16
\u0|cpu|cpu|A_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[17]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(17));

-- Location: FF_X8_Y4_N4
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|_~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\);

-- Location: FF_X9_Y4_N34
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|Add1~25_sumout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17));

-- Location: LABCELL_X7_Y6_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[17]~feeder_combout\);

-- Location: FF_X7_Y6_N55
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[17]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(17));

-- Location: FF_X11_Y8_N41
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17));

-- Location: LABCELL_X11_Y8_N36
\u0|mm_interconnect_0|rsp_mux|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\ = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17) & ( 
-- (((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17) & ( 
-- ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) ) # ( 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17) & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17) & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17))) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17) & ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17) & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(17)) ) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101001100110111011100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(17),
	datae => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(17),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(17),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\);

-- Location: FF_X11_Y8_N38
\u0|cpu|cpu|d_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(17));

-- Location: LABCELL_X11_Y8_N6
\u0|cpu|cpu|A_slow_inst_result_nxt[17]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000001100111011101101000100110011000111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(17),
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~20_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[17]~23_combout\);

-- Location: FF_X11_Y8_N7
\u0|cpu|cpu|A_slow_inst_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[17]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(17));

-- Location: LABCELL_X16_Y7_N33
\u0|cpu|cpu|A_wr_data_unfiltered[17]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000001111111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_inst_result\(17),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(17),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(17),
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[17]~24_combout\);

-- Location: LABCELL_X24_Y8_N33
\u0|cpu|cpu|D_src1_reg[16]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(16),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(16),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[16]~13_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[16]~8_combout\);

-- Location: FF_X24_Y8_N34
\u0|cpu|cpu|E_src1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[16]~8_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(16));

-- Location: LABCELL_X23_Y8_N45
\u0|cpu|cpu|D_src2_reg[16]~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101001010000111110100101000011101010010000001110101001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result[16]~11_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[16]~36_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~45_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[16]~37_combout\);

-- Location: LABCELL_X23_Y8_N39
\u0|cpu|cpu|D_src2[16]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[16]~12_combout\);

-- Location: LABCELL_X23_Y8_N24
\u0|cpu|cpu|D_src2[16]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111010100000101111111000000110011111100000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[16]~37_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[16]~12_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[16]~13_combout\);

-- Location: FF_X23_Y8_N26
\u0|cpu|cpu|E_src2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[16]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(16));

-- Location: LABCELL_X23_Y8_N36
\u0|cpu|cpu|E_logic_result[16]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000111111110000000011111100000011001111000000001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(16),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(16),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_logic_result[16]~9_combout\);

-- Location: FF_X28_Y8_N59
\u0|cpu|cpu|F_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[14]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(14));

-- Location: FF_X29_Y8_N22
\u0|cpu|cpu|D_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(14));

-- Location: LABCELL_X29_Y8_N24
\u0|cpu|cpu|F_pc_nxt[14]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100000000111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~37_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_Add1~1_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(14),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(20),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|F_pc_nxt[14]~0_combout\);

-- Location: LABCELL_X29_Y8_N6
\u0|cpu|cpu|M_pipe_flush_waddr[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_extra_pc\(14),
	combout => \u0|cpu|cpu|M_pipe_flush_waddr[14]~feeder_combout\);

-- Location: FF_X29_Y8_N8
\u0|cpu|cpu|M_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_pipe_flush_waddr[14]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(14));

-- Location: FF_X29_Y8_N7
\u0|cpu|cpu|E_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(14));

-- Location: FF_X33_Y8_N19
\u0|cpu|cpu|E_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_pc\(13));

-- Location: LABCELL_X29_Y7_N36
\u0|cpu|cpu|Add7~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_pc\(13),
	cin => \u0|cpu|cpu|Add7~46\,
	sumout => \u0|cpu|cpu|Add7~41_sumout\,
	cout => \u0|cpu|cpu|Add7~42\);

-- Location: LABCELL_X29_Y7_N39
\u0|cpu|cpu|Add7~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_pc\(14),
	cin => \u0|cpu|cpu|Add7~42\,
	sumout => \u0|cpu|cpu|Add7~21_sumout\);

-- Location: FF_X29_Y7_N40
\u0|cpu|cpu|M_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~21_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(14));

-- Location: FF_X23_Y8_N52
\u0|cpu|cpu|M_target_pcb[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(16));

-- Location: MLABCELL_X28_Y7_N39
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111110001111000011111000111101001111110011110100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_exc_break~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(14),
	dataf => \u0|cpu|cpu|ALT_INV_M_target_pcb\(16),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9_combout\);

-- Location: FF_X28_Y7_N41
\u0|cpu|cpu|A_pipe_flush_waddr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(14));

-- Location: MLABCELL_X28_Y8_N57
\u0|cpu|cpu|F_pc_nxt[14]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100111010101010010011110101010001001111111111100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_pc_nxt[14]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(16),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(14),
	dataf => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(14),
	combout => \u0|cpu|cpu|F_pc_nxt[14]~1_combout\);

-- Location: FF_X28_Y8_N58
\u0|cpu|cpu|F_pc[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[14]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc[14]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y8_N39
\u0|cpu|cpu|Add3~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(13),
	cin => \u0|cpu|cpu|Add3~54\,
	sumout => \u0|cpu|cpu|Add3~57_sumout\,
	cout => \u0|cpu|cpu|Add3~58\);

-- Location: LABCELL_X33_Y8_N42
\u0|cpu|cpu|Add3~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc[14]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add3~58\,
	sumout => \u0|cpu|cpu|Add3~37_sumout\);

-- Location: FF_X33_Y8_N44
\u0|cpu|cpu|D_pc_plus_one[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~37_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(14));

-- Location: FF_X33_Y8_N41
\u0|cpu|cpu|D_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~57_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(13));

-- Location: LABCELL_X29_Y8_N42
\u0|cpu|cpu|Add1~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datad => \u0|cpu|cpu|ALT_INV_D_pc_plus_one\(13),
	cin => \u0|cpu|cpu|Add1~10\,
	sumout => \u0|cpu|cpu|Add1~5_sumout\,
	cout => \u0|cpu|cpu|Add1~6\);

-- Location: LABCELL_X29_Y8_N45
\u0|cpu|cpu|Add1~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datad => \u0|cpu|cpu|ALT_INV_D_pc_plus_one\(14),
	cin => \u0|cpu|cpu|Add1~6\,
	sumout => \u0|cpu|cpu|Add1~1_sumout\);

-- Location: FF_X29_Y8_N47
\u0|cpu|cpu|E_extra_pc[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add1~1_sumout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(14));

-- Location: LABCELL_X23_Y8_N57
\u0|cpu|cpu|E_alu_result[16]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_result[16]~9_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(14),
	combout => \u0|cpu|cpu|E_alu_result[16]~11_combout\);

-- Location: LABCELL_X23_Y8_N0
\u0|cpu|cpu|E_alu_result[16]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result[16]~11_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~45_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(16));

-- Location: FF_X23_Y8_N2
\u0|cpu|cpu|M_alu_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(16));

-- Location: FF_X15_Y9_N38
\u0|cpu|cpu|D_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(7));

-- Location: FF_X19_Y9_N16
\u0|cpu|cpu|E_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(7));

-- Location: FF_X11_Y9_N2
\u0|cpu|cpu|E_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(9));

-- Location: FF_X15_Y9_N37
\u0|cpu|cpu|D_iw[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[7]~DUPLICATE_q\);

-- Location: LABCELL_X9_Y4_N54
\u0|jtag_uart|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan0~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) ) # ( 
-- !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) & ( 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) & 
-- ((\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1)) # 
-- (\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(0),
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	combout => \u0|jtag_uart|LessThan0~0_combout\);

-- Location: LABCELL_X9_Y4_N57
\u0|jtag_uart|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan0~1_combout\ = ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5]~DUPLICATE_q\ & ( 
-- (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) & (!\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & 
-- !\u0|jtag_uart|LessThan0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	datad => \u0|jtag_uart|ALT_INV_LessThan0~0_combout\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[5]~DUPLICATE_q\,
	combout => \u0|jtag_uart|LessThan0~1_combout\);

-- Location: FF_X9_Y4_N58
\u0|jtag_uart|fifo_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|LessThan0~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|fifo_AE~q\);

-- Location: LABCELL_X7_Y4_N27
\u0|jtag_uart|ien_AE~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|ien_AE~feeder_combout\ = ( \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[1]~DUPLICATE_q\,
	combout => \u0|jtag_uart|ien_AE~feeder_combout\);

-- Location: LABCELL_X7_Y4_N54
\u0|jtag_uart|ien_AE~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|ien_AE~0_combout\ = (\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|jtag_uart|av_waitrequest~1_combout\ & \u0|cpu|cpu|d_write~DUPLICATE_q\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|jtag_uart|ien_AE~0_combout\);

-- Location: FF_X7_Y4_N28
\u0|jtag_uart|ien_AE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|ien_AE~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|ien_AE~q\);

-- Location: LABCELL_X10_Y5_N51
\u0|jtag_uart|av_readdata[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_readdata\(9) = (\u0|jtag_uart|fifo_AE~q\ & \u0|jtag_uart|ien_AE~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_fifo_AE~q\,
	datac => \u0|jtag_uart|ALT_INV_ien_AE~q\,
	combout => \u0|jtag_uart|av_readdata\(9));

-- Location: LABCELL_X11_Y7_N54
\u0|cpu|cpu|W_ienable_reg_irq16~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(16),
	combout => \u0|cpu|cpu|W_ienable_reg_irq16~feeder_combout\);

-- Location: LABCELL_X11_Y9_N57
\u0|cpu|cpu|M_iw[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	combout => \u0|cpu|cpu|M_iw[7]~feeder_combout\);

-- Location: FF_X11_Y9_N59
\u0|cpu|cpu|M_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(7));

-- Location: FF_X11_Y9_N58
\u0|cpu|cpu|A_iw[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(7));

-- Location: FF_X11_Y9_N1
\u0|cpu|cpu|E_iw[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw[9]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y7_N39
\u0|cpu|cpu|M_iw[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_iw[9]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|M_iw[9]~feeder_combout\);

-- Location: FF_X11_Y7_N41
\u0|cpu|cpu|M_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(9));

-- Location: FF_X11_Y7_N47
\u0|cpu|cpu|A_iw[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(9));

-- Location: FF_X11_Y9_N19
\u0|cpu|cpu|M_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(8));

-- Location: FF_X11_Y7_N53
\u0|cpu|cpu|A_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(8));

-- Location: LABCELL_X13_Y8_N36
\u0|cpu|cpu|E_op_wrctl\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(14),
	datae => \u0|cpu|cpu|ALT_INV_E_iw\(12),
	dataf => \u0|cpu|cpu|ALT_INV_E_op_rdctl~0_combout\,
	combout => \u0|cpu|cpu|E_op_wrctl~combout\);

-- Location: FF_X13_Y8_N37
\u0|cpu|cpu|M_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_op_wrctl~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_wrctl_inst~q\);

-- Location: FF_X11_Y7_N50
\u0|cpu|cpu|A_ctrl_wrctl_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_wrctl_inst~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_wrctl_inst~q\);

-- Location: FF_X12_Y7_N14
\u0|cpu|cpu|A_valid_from_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_valid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_valid_from_M~q\);

-- Location: LABCELL_X11_Y7_N48
\u0|cpu|cpu|W_ienable_reg_irq1_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_iw\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_iw\(8),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_wrctl_inst~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	combout => \u0|cpu|cpu|W_ienable_reg_irq1_nxt~0_combout\);

-- Location: LABCELL_X13_Y9_N24
\u0|cpu|cpu|E_iw[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	combout => \u0|cpu|cpu|E_iw[6]~feeder_combout\);

-- Location: FF_X13_Y9_N26
\u0|cpu|cpu|E_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(6));

-- Location: FF_X11_Y9_N11
\u0|cpu|cpu|M_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(6));

-- Location: FF_X11_Y7_N38
\u0|cpu|cpu|A_iw[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw[6]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y7_N0
\u0|cpu|cpu|W_ienable_reg_irq1_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_iw\(7),
	datab => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1_nxt~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_iw[6]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|W_ienable_reg_irq1_nxt~1_combout\);

-- Location: FF_X11_Y7_N55
\u0|cpu|cpu|W_ienable_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_ienable_reg_irq16~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|W_ienable_reg_irq1_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_ienable_reg_irq16~q\);

-- Location: FF_X10_Y5_N59
\u0|jtag_uart|ien_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|jtag_uart|ien_AE~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|ien_AF~q\);

-- Location: MLABCELL_X8_Y4_N30
\u0|jtag_uart|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~21_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ ) + ( 
-- !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !VCC ))
-- \u0|jtag_uart|Add0~22\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\ ) + ( 
-- !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(1) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(1),
	cin => GND,
	sumout => \u0|jtag_uart|Add0~21_sumout\,
	cout => \u0|jtag_uart|Add0~22\);

-- Location: MLABCELL_X8_Y4_N33
\u0|jtag_uart|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~25_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add0~22\ ))
-- \u0|jtag_uart|Add0~26\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(2) ) + ( GND ) + ( \u0|jtag_uart|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|Add0~22\,
	sumout => \u0|jtag_uart|Add0~25_sumout\,
	cout => \u0|jtag_uart|Add0~26\);

-- Location: MLABCELL_X8_Y4_N36
\u0|jtag_uart|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~17_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add0~26\ ))
-- \u0|jtag_uart|Add0~18\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(3) ) + ( GND ) + ( \u0|jtag_uart|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|Add0~26\,
	sumout => \u0|jtag_uart|Add0~17_sumout\,
	cout => \u0|jtag_uart|Add0~18\);

-- Location: MLABCELL_X8_Y4_N39
\u0|jtag_uart|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~1_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add0~18\ ))
-- \u0|jtag_uart|Add0~2\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(4) ) + ( GND ) + ( \u0|jtag_uart|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|Add0~18\,
	sumout => \u0|jtag_uart|Add0~1_sumout\,
	cout => \u0|jtag_uart|Add0~2\);

-- Location: MLABCELL_X8_Y4_N42
\u0|jtag_uart|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~5_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart|Add0~2\ ))
-- \u0|jtag_uart|Add0~6\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit\(5) ) + ( GND ) + ( \u0|jtag_uart|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|Add0~2\,
	sumout => \u0|jtag_uart|Add0~5_sumout\,
	cout => \u0|jtag_uart|Add0~6\);

-- Location: MLABCELL_X8_Y4_N45
\u0|jtag_uart|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~9_sumout\ = SUM(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ ) + ( VCC ) + ( \u0|jtag_uart|Add0~6\ ))
-- \u0|jtag_uart|Add0~10\ = CARRY(( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q\ ) + ( VCC ) + ( \u0|jtag_uart|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~DUPLICATE_q\,
	cin => \u0|jtag_uart|Add0~6\,
	sumout => \u0|jtag_uart|Add0~9_sumout\,
	cout => \u0|jtag_uart|Add0~10\);

-- Location: MLABCELL_X8_Y4_N48
\u0|jtag_uart|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|Add0~13_sumout\ = SUM(( VCC ) + ( GND ) + ( \u0|jtag_uart|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \u0|jtag_uart|Add0~10\,
	sumout => \u0|jtag_uart|Add0~13_sumout\);

-- Location: MLABCELL_X8_Y4_N24
\u0|jtag_uart|LessThan1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan1~0_combout\ = ( \u0|jtag_uart|Add0~25_sumout\ & ( \u0|jtag_uart|Add0~17_sumout\ ) ) # ( !\u0|jtag_uart|Add0~25_sumout\ & ( (\u0|jtag_uart|Add0~17_sumout\ & 
-- ((\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0]~DUPLICATE_q\) # (\u0|jtag_uart|Add0~21_sumout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100001111000000110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|ALT_INV_Add0~21_sumout\,
	datac => \u0|jtag_uart|ALT_INV_Add0~17_sumout\,
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|count_usedw|ALT_INV_counter_reg_bit[0]~DUPLICATE_q\,
	dataf => \u0|jtag_uart|ALT_INV_Add0~25_sumout\,
	combout => \u0|jtag_uart|LessThan1~0_combout\);

-- Location: MLABCELL_X8_Y4_N18
\u0|jtag_uart|LessThan1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|LessThan1~1_combout\ = ( !\u0|jtag_uart|Add0~9_sumout\ & ( !\u0|jtag_uart|Add0~1_sumout\ & ( (!\u0|jtag_uart|Add0~13_sumout\ & (!\u0|jtag_uart|Add0~5_sumout\ & !\u0|jtag_uart|LessThan1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_Add0~13_sumout\,
	datab => \u0|jtag_uart|ALT_INV_Add0~5_sumout\,
	datac => \u0|jtag_uart|ALT_INV_LessThan1~0_combout\,
	datae => \u0|jtag_uart|ALT_INV_Add0~9_sumout\,
	dataf => \u0|jtag_uart|ALT_INV_Add0~1_sumout\,
	combout => \u0|jtag_uart|LessThan1~1_combout\);

-- Location: FF_X8_Y4_N19
\u0|jtag_uart|fifo_AF\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|LessThan1~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|fifo_AF~q\);

-- Location: LABCELL_X4_Y2_N27
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000000000000000011111010111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\);

-- Location: FF_X4_Y2_N8
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~q\);

-- Location: FF_X4_Y2_N14
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate1~q\);

-- Location: FF_X4_Y2_N17
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate1~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|jupdate2~q\);

-- Location: LABCELL_X4_Y2_N15
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate1~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_jupdate2~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|always2~0_combout\);

-- Location: LABCELL_X4_Y4_N48
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000011100000101000011110000010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~0_combout\,
	datab => \u0|jtag_uart|ALT_INV_t_dav~q\,
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_rst2~q\,
	datad => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_always2~1_combout\,
	datae => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_valid~q\,
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_write_stalled~q\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\);

-- Location: FF_X4_Y4_N50
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~q\);

-- Location: LABCELL_X7_Y4_N21
\u0|jtag_uart|pause_irq~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|pause_irq~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( ((!\u0|jtag_uart|read_0~q\ & \u0|jtag_uart|pause_irq~q\)) # 
-- (\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~q\) ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|b_non_empty~q\ & ( (!\u0|jtag_uart|read_0~q\ & 
-- \u0|jtag_uart|pause_irq~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000001010101111101010101010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~q\,
	datac => \u0|jtag_uart|ALT_INV_read_0~q\,
	datad => \u0|jtag_uart|ALT_INV_pause_irq~q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_non_empty~q\,
	combout => \u0|jtag_uart|pause_irq~0_combout\);

-- Location: FF_X7_Y4_N22
\u0|jtag_uart|pause_irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|pause_irq~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|pause_irq~q\);

-- Location: LABCELL_X10_Y5_N21
\u0|jtag_uart|av_readdata[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|av_readdata[8]~0_combout\ = ( \u0|jtag_uart|pause_irq~q\ & ( \u0|jtag_uart|ien_AF~q\ ) ) # ( !\u0|jtag_uart|pause_irq~q\ & ( (\u0|jtag_uart|ien_AF~q\ & \u0|jtag_uart|fifo_AF~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_ien_AF~q\,
	datad => \u0|jtag_uart|ALT_INV_fifo_AF~q\,
	dataf => \u0|jtag_uart|ALT_INV_pause_irq~q\,
	combout => \u0|jtag_uart|av_readdata[8]~0_combout\);

-- Location: LABCELL_X10_Y5_N18
\u0|cpu|cpu|W_ipending_reg_irq16_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001100010011000100110001001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|ALT_INV_av_readdata\(9),
	datab => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq16~q\,
	datac => \u0|jtag_uart|ALT_INV_av_readdata[8]~0_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(16),
	combout => \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0_combout\);

-- Location: FF_X10_Y5_N19
\u0|cpu|cpu|W_ipending_reg_irq16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_ipending_reg_irq16_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_ipending_reg_irq16~q\);

-- Location: LABCELL_X11_Y7_N30
\u0|cpu|cpu|D_control_reg_rddata_muxed[16]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010000000000000010000000000000001100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	datab => \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(9),
	datae => \u0|cpu|cpu|ALT_INV_W_ipending_reg_irq16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq16~q\,
	combout => \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~1_combout\);

-- Location: FF_X11_Y7_N31
\u0|cpu|cpu|E_control_reg_rddata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_control_reg_rddata_muxed[16]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_control_reg_rddata\(16));

-- Location: LABCELL_X11_Y9_N45
\u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111001100000000000000001111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(8),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(9),
	datae => \u0|cpu|cpu|ALT_INV_E_control_reg_rddata\(16),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(6),
	combout => \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5_combout\);

-- Location: FF_X11_Y9_N46
\u0|cpu|cpu|M_control_reg_rddata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_control_reg_rddata_muxed[16]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_control_reg_rddata\(16));

-- Location: LABCELL_X16_Y8_N12
\u0|cpu|cpu|M_inst_result[16]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111000000110000001101000111010001111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(16),
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(14),
	datae => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(16),
	combout => \u0|cpu|cpu|M_inst_result[16]~5_combout\);

-- Location: FF_X16_Y8_N14
\u0|cpu|cpu|A_inst_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_inst_result[16]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(16));

-- Location: MLABCELL_X21_Y7_N45
\u0|cpu|cpu|A_wr_data_unfiltered[16]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000100011111010111101010000011100001101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(16),
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(16),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(16),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[16]~13_combout\);

-- Location: LABCELL_X24_Y7_N42
\u0|cpu|cpu|D_src1_reg[23]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010000010100101111101110111011101110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(23),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[23]~22_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(23),
	combout => \u0|cpu|cpu|D_src1_reg[23]~17_combout\);

-- Location: FF_X24_Y7_N43
\u0|cpu|cpu|E_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[23]~17_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(23));

-- Location: LABCELL_X17_Y7_N12
\u0|cpu|cpu|Add9~121\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(23),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(23),
	cin => \u0|cpu|cpu|Add9~110\,
	sumout => \u0|cpu|cpu|Add9~121_sumout\,
	cout => \u0|cpu|cpu|Add9~122\);

-- Location: LABCELL_X24_Y7_N21
\u0|cpu|cpu|D_src2_reg[23]~58\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000001111111100000000000001010000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~121_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~20_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[23]~58_combout\);

-- Location: MLABCELL_X25_Y7_N12
\u0|cpu|cpu|D_src2_reg[23]~60\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~59_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[23]~60_combout\);

-- Location: MLABCELL_X25_Y7_N6
\u0|cpu|cpu|D_src2[23]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111010111111111111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2[23]~30_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~58_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[23]~60_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	combout => \u0|cpu|cpu|D_src2[23]~31_combout\);

-- Location: FF_X25_Y7_N7
\u0|cpu|cpu|E_src2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[23]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(23));

-- Location: LABCELL_X23_Y7_N9
\u0|cpu|cpu|E_alu_result[24]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~19_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~117_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(24));

-- Location: FF_X23_Y7_N11
\u0|cpu|cpu|M_alu_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(24));

-- Location: LABCELL_X23_Y7_N54
\u0|cpu|cpu|D_src1_reg[24]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000000000011001100011101000111011100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(24),
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[24]~21_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(24),
	combout => \u0|cpu|cpu|D_src1_reg[24]~16_combout\);

-- Location: FF_X23_Y7_N55
\u0|cpu|cpu|E_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[24]~16_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(24));

-- Location: FF_X23_Y7_N4
\u0|cpu|cpu|M_src1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(24));

-- Location: FF_X21_Y5_N7
\u0|cpu|cpu|A_shift_rot_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[24]~20_combout\,
	asdata => \u0|cpu|cpu|M_src1\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(24));

-- Location: MLABCELL_X21_Y5_N48
\u0|cpu|cpu|A_shift_rot_result_nxt[25]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100010001101011110001000100000101101110111010111110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[26]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(24),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(21),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(29),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[25]~15_combout\);

-- Location: FF_X22_Y6_N20
\u0|cpu|cpu|E_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[25]~11_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(25));

-- Location: FF_X22_Y6_N10
\u0|cpu|cpu|M_src1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(25));

-- Location: FF_X21_Y5_N49
\u0|cpu|cpu|A_shift_rot_result[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[25]~15_combout\,
	asdata => \u0|cpu|cpu|M_src1\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(25));

-- Location: LABCELL_X18_Y7_N6
\u0|cpu|cpu|A_shift_rot_result_nxt[26]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100011011101110101111101011110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(27),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(25),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(30),
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[22]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[26]~14_combout\);

-- Location: FF_X18_Y7_N8
\u0|cpu|cpu|A_shift_rot_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[26]~14_combout\,
	asdata => \u0|cpu|cpu|M_src1\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(26));

-- Location: LABCELL_X18_Y7_N24
\u0|cpu|cpu|A_shift_rot_result_nxt[30]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000100011101110111111100111111000001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(29),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(26),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[30]~10_combout\);

-- Location: FF_X23_Y7_N40
\u0|cpu|cpu|M_src1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(30));

-- Location: FF_X18_Y7_N25
\u0|cpu|cpu|A_shift_rot_result[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[30]~10_combout\,
	asdata => \u0|cpu|cpu|M_src1\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(30));

-- Location: LABCELL_X18_Y7_N48
\u0|cpu|cpu|A_shift_rot_result_nxt[29]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110111011000001010001000110101111101110111010111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(30),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(28),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[1]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(25),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[29]~13_combout\);

-- Location: FF_X23_Y7_N46
\u0|cpu|cpu|M_src1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(29));

-- Location: FF_X18_Y7_N49
\u0|cpu|cpu|A_shift_rot_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[29]~13_combout\,
	asdata => \u0|cpu|cpu|M_src1\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(29));

-- Location: FF_X22_Y8_N35
\u0|cpu|cpu|A_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(29));

-- Location: LABCELL_X12_Y11_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(29))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~13_combout\);

-- Location: M10K_X5_Y13_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y8_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[29]~feeder_combout\);

-- Location: FF_X4_Y8_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[29]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(29),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(29));

-- Location: FF_X8_Y9_N22
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(29));

-- Location: LABCELL_X10_Y9_N36
\u0|mm_interconnect_0|rsp_mux|src_payload~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(29) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(29)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(29) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(29),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\);

-- Location: FF_X10_Y9_N38
\u0|cpu|cpu|d_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(29));

-- Location: LABCELL_X10_Y9_N24
\u0|cpu|cpu|A_slow_inst_result_nxt[29]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111110101010100110011010101010011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~8_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(29),
	dataf => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[29]~13_combout\);

-- Location: FF_X10_Y9_N25
\u0|cpu|cpu|A_slow_inst_result[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[29]~13_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(29));

-- Location: LABCELL_X22_Y8_N33
\u0|cpu|cpu|A_wr_data_unfiltered[29]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000110011110101111100110000010100001111111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(29),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(29),
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(29),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\);

-- Location: FF_X22_Y8_N38
\u0|cpu|cpu|W_wr_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[29]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(29));

-- Location: LABCELL_X22_Y8_N54
\u0|cpu|cpu|D_src2_reg[29]~39\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[29]~14_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result\(29),
	datae => \u0|cpu|cpu|ALT_INV_W_wr_data\(29),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[29]~39_combout\);

-- Location: LABCELL_X23_Y8_N54
\u0|cpu|cpu|D_src2_reg[29]~103\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111001100111111111100110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Add9~89_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~12_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[29]~103_combout\);

-- Location: LABCELL_X22_Y8_N42
\u0|cpu|cpu|D_src2_reg[29]~87\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010111110101010100111111001100110000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~39_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[29]~103_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[29]~87_combout\);

-- Location: FF_X22_Y8_N43
\u0|cpu|cpu|E_src2_reg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[29]~87_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(29));

-- Location: FF_X21_Y6_N2
\u0|cpu|cpu|E_src1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[13]~31_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(13));

-- Location: LABCELL_X17_Y6_N12
\u0|cpu|cpu|E_alu_result~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000001010000000000000100000101010101000000010101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(13),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(13),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|E_alu_result~30_combout\);

-- Location: FF_X29_Y8_N38
\u0|cpu|cpu|E_extra_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add1~17_sumout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(11));

-- Location: LABCELL_X17_Y6_N54
\u0|cpu|cpu|E_alu_result[13]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~57_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~30_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_extra_pc\(11),
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	combout => \u0|cpu|cpu|E_alu_result\(13));

-- Location: FF_X17_Y6_N25
\u0|cpu|cpu|M_alu_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(13));

-- Location: FF_X21_Y7_N8
\u0|cpu|cpu|W_wr_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[13]~32_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(13));

-- Location: MLABCELL_X21_Y7_N6
\u0|cpu|cpu|D_src2_reg[13]~80\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(13),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(13),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[13]~32_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[13]~80_combout\);

-- Location: LABCELL_X17_Y6_N36
\u0|cpu|cpu|D_src2_reg[13]~81\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000100110001001101000110010001100101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[13]~80_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[13]~81_combout\);

-- Location: FF_X17_Y6_N38
\u0|cpu|cpu|E_src2_reg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[13]~81_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(13));

-- Location: FF_X17_Y6_N17
\u0|cpu|cpu|E_ctrl_mem16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_mem16~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_mem16~q\);

-- Location: LABCELL_X17_Y6_N48
\u0|cpu|cpu|E_st_data[29]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_src2_reg\(29),
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(13),
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~q\,
	combout => \u0|cpu|cpu|E_st_data[29]~3_combout\);

-- Location: FF_X17_Y6_N49
\u0|cpu|cpu|M_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[29]~3_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(29));

-- Location: FF_X12_Y11_N32
\u0|cpu|cpu|A_st_data[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(29));

-- Location: LABCELL_X12_Y11_N51
\u0|mm_interconnect_0|cmd_mux_002|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\ = ( \u0|cpu|cpu|A_st_data\(29) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(29),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\);

-- Location: FF_X12_Y11_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(29));

-- Location: LABCELL_X2_Y7_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001001110000010100100111000011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(32),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~0_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~11_combout\);

-- Location: FF_X2_Y7_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~11_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(29));

-- Location: LABCELL_X2_Y7_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(29),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(29),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[29]~21_combout\);

-- Location: FF_X4_Y6_N55
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[27]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(27));

-- Location: FF_X9_Y7_N23
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(27));

-- Location: LABCELL_X9_Y7_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(27) & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(27)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(27) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(27),
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(27),
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\);

-- Location: FF_X9_Y7_N14
\u0|cpu|cpu|d_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~19_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(27));

-- Location: LABCELL_X9_Y7_N6
\u0|cpu|cpu|A_slow_inst_result_nxt[27]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(27),
	datac => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~19_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[27]~22_combout\);

-- Location: FF_X9_Y7_N8
\u0|cpu|cpu|A_slow_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[27]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(27));

-- Location: LABCELL_X18_Y9_N45
\u0|cpu|cpu|D_src1_reg[27]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101111101011111010100110000001111110011000000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(27),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(27),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[27]~23_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[27]~18_combout\);

-- Location: FF_X18_Y9_N46
\u0|cpu|cpu|E_src1[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[27]~18_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1[27]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y9_N42
\u0|cpu|cpu|E_alu_result~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010010001000000001001000100000000001101100000000000110110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[27]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(27),
	combout => \u0|cpu|cpu|E_alu_result~21_combout\);

-- Location: FF_X18_Y9_N47
\u0|cpu|cpu|E_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[27]~18_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(27));

-- Location: MLABCELL_X25_Y6_N45
\u0|cpu|cpu|D_src2_reg[26]~43\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~42_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[26]~43_combout\);

-- Location: LABCELL_X23_Y6_N6
\u0|cpu|cpu|E_logic_result[26]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(26),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(26),
	combout => \u0|cpu|cpu|E_logic_result[26]~4_combout\);

-- Location: LABCELL_X23_Y6_N30
\u0|cpu|cpu|E_alu_result~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_result[26]~4_combout\,
	combout => \u0|cpu|cpu|E_alu_result~13_combout\);

-- Location: LABCELL_X22_Y6_N6
\u0|cpu|cpu|D_src2_reg[26]~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010011000100010001001100010001000100110001000100010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~13_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~93_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[26]~41_combout\);

-- Location: MLABCELL_X25_Y6_N42
\u0|cpu|cpu|D_src2[26]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[26]~16_combout\);

-- Location: MLABCELL_X25_Y6_N48
\u0|cpu|cpu|D_src2[26]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010011001100110011001100110000110111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~43_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~41_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2[26]~16_combout\,
	combout => \u0|cpu|cpu|D_src2[26]~17_combout\);

-- Location: FF_X25_Y6_N49
\u0|cpu|cpu|E_src2[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[26]~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(26));

-- Location: LABCELL_X17_Y7_N21
\u0|cpu|cpu|Add9~93\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000011001100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(26),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(26),
	cin => \u0|cpu|cpu|Add9~98\,
	sumout => \u0|cpu|cpu|Add9~93_sumout\,
	cout => \u0|cpu|cpu|Add9~94\);

-- Location: LABCELL_X17_Y7_N24
\u0|cpu|cpu|Add9~125\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000111100001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(27),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(27),
	cin => \u0|cpu|cpu|Add9~94\,
	sumout => \u0|cpu|cpu|Add9~125_sumout\,
	cout => \u0|cpu|cpu|Add9~126\);

-- Location: LABCELL_X19_Y9_N45
\u0|cpu|cpu|E_alu_result[27]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~21_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~125_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(27));

-- Location: FF_X19_Y9_N47
\u0|cpu|cpu|M_alu_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(27));

-- Location: FF_X22_Y8_N58
\u0|cpu|cpu|A_inst_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(27));

-- Location: LABCELL_X23_Y7_N36
\u0|cpu|cpu|A_wr_data_unfiltered[27]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000000001100000111000011001111010011111111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(27),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(27),
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(27),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[27]~23_combout\);

-- Location: FF_X18_Y9_N11
\u0|cpu|cpu|W_wr_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[27]~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(27));

-- Location: LABCELL_X18_Y9_N9
\u0|cpu|cpu|D_src2_reg[27]~62\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100111001000100010011101110010011101110111001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(27),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[27]~23_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(27),
	combout => \u0|cpu|cpu|D_src2_reg[27]~62_combout\);

-- Location: LABCELL_X19_Y9_N9
\u0|cpu|cpu|D_src2_reg[27]~63\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~62_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[27]~63_combout\);

-- Location: LABCELL_X19_Y9_N36
\u0|cpu|cpu|D_src2_reg[27]~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~125_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~21_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[27]~61_combout\);

-- Location: LABCELL_X19_Y9_N39
\u0|cpu|cpu|D_src2[27]~32\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111110101000001011111010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[27]~32_combout\);

-- Location: LABCELL_X19_Y9_N12
\u0|cpu|cpu|D_src2[27]~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100111111000000001111111101111111011111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~63_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~61_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[27]~32_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	combout => \u0|cpu|cpu|D_src2[27]~33_combout\);

-- Location: FF_X19_Y9_N13
\u0|cpu|cpu|E_src2[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[27]~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(27));

-- Location: LABCELL_X24_Y7_N27
\u0|cpu|cpu|D_src2_reg[28]~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000010111110000000001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~10_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~85_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[28]~33_combout\);

-- Location: MLABCELL_X25_Y6_N39
\u0|cpu|cpu|D_src2[28]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100000000000001010000001011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(18),
	combout => \u0|cpu|cpu|D_src2[28]~8_combout\);

-- Location: FF_X27_Y6_N40
\u0|cpu|cpu|W_wr_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[28]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(28));

-- Location: LABCELL_X24_Y7_N12
\u0|cpu|cpu|D_src2_reg[28]~34\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[28]~12_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(28),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(28),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[28]~34_combout\);

-- Location: MLABCELL_X25_Y7_N45
\u0|cpu|cpu|D_src2_reg[28]~35\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~34_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[28]~35_combout\);

-- Location: MLABCELL_X25_Y7_N54
\u0|cpu|cpu|D_src2[28]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~33_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[28]~8_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~35_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	combout => \u0|cpu|cpu|D_src2[28]~9_combout\);

-- Location: FF_X25_Y7_N55
\u0|cpu|cpu|E_src2[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[28]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(28));

-- Location: LABCELL_X24_Y7_N0
\u0|cpu|cpu|E_logic_result[28]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(28),
	combout => \u0|cpu|cpu|E_logic_result[28]~7_combout\);

-- Location: LABCELL_X24_Y7_N24
\u0|cpu|cpu|E_alu_result~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_logic_result[28]~7_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_logic_result[28]~8_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(28),
	combout => \u0|cpu|cpu|E_alu_result~10_combout\);

-- Location: LABCELL_X24_Y7_N15
\u0|cpu|cpu|D_src2_reg[28]~106\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~10_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~85_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[28]~106_combout\);

-- Location: MLABCELL_X25_Y7_N24
\u0|cpu|cpu|D_src2_reg[28]~86\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001001111010001000100111101000100010001001111111101000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~106_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[28]~34_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[28]~86_combout\);

-- Location: FF_X25_Y7_N26
\u0|cpu|cpu|E_src2_reg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[28]~86_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(28));

-- Location: LABCELL_X18_Y8_N36
\u0|cpu|cpu|E_st_data[28]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2_reg\(12),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(28),
	combout => \u0|cpu|cpu|E_st_data[28]~2_combout\);

-- Location: FF_X18_Y8_N37
\u0|cpu|cpu|M_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[28]~2_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(28));

-- Location: FF_X12_Y11_N28
\u0|cpu|cpu|A_st_data[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(28));

-- Location: LABCELL_X12_Y11_N21
\u0|mm_interconnect_0|cmd_mux_002|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\ = ( \u0|cpu|cpu|A_st_data\(28) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(28),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\);

-- Location: FF_X12_Y11_N22
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(28));

-- Location: LABCELL_X4_Y7_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(28),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(28),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[28]~20_combout\);

-- Location: FF_X6_Y8_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[13]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(13));

-- Location: FF_X10_Y9_N14
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(13));

-- Location: FF_X12_Y2_N46
\u0|sys_clk_timer|counter_snapshot[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(29));

-- Location: FF_X12_Y4_N35
\u0|sys_clk_timer|counter_snapshot[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(13));

-- Location: LABCELL_X12_Y4_N24
\u0|sys_clk_timer|read_mux_out[13]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[13]~8_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & (((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|period_l_register\(13))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|period_h_register\(13))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & (((!\u0|cpu|cpu|A_mem_baddr\(2) & ((\u0|sys_clk_timer|counter_snapshot\(13)))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|counter_snapshot\(29)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000010100000101000010100000101000000000010101010010001000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datab => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(29),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(13),
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(13),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(13),
	combout => \u0|sys_clk_timer|read_mux_out[13]~8_combout\);

-- Location: FF_X12_Y4_N25
\u0|sys_clk_timer|readdata[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[13]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(13));

-- Location: FF_X10_Y4_N14
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13));

-- Location: LABCELL_X10_Y4_N15
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\ = !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\);

-- Location: FF_X10_Y4_N17
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[13]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13));

-- Location: LABCELL_X10_Y4_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~34\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13))))) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(13) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(13)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(13),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(13),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\);

-- Location: LABCELL_X10_Y9_N6
\u0|mm_interconnect_0|rsp_mux|src_payload~35\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(13) 
-- & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(13)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~34_combout\) # 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(13),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(13),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~34_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\);

-- Location: FF_X10_Y9_N8
\u0|cpu|cpu|d_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(13));

-- Location: LABCELL_X10_Y9_N0
\u0|cpu|cpu|A_slow_inst_result_nxt[13]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000110010101110100101010011011100011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~35_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(29),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(13),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[13]~31_combout\);

-- Location: FF_X10_Y9_N1
\u0|cpu|cpu|A_slow_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[13]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(13));

-- Location: FF_X29_Y7_N31
\u0|cpu|cpu|M_pc_plus_one[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~53_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(11));

-- Location: MLABCELL_X25_Y8_N6
\u0|cpu|cpu|A_inst_result[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(11),
	combout => \u0|cpu|cpu|A_inst_result[13]~feeder_combout\);

-- Location: FF_X25_Y8_N7
\u0|cpu|cpu|A_inst_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[13]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(13));

-- Location: MLABCELL_X21_Y7_N27
\u0|cpu|cpu|A_wr_data_unfiltered[13]~32\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111010101010011001100001111000011110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(13),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(13),
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(13),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[13]~32_combout\);

-- Location: LABCELL_X19_Y9_N51
\u0|cpu|cpu|D_src2_reg[27]~98\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~125_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~21_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[27]~98_combout\);

-- Location: LABCELL_X19_Y9_N30
\u0|cpu|cpu|D_src2_reg[27]~96\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010000111111111111111100000011010100000000001101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~62_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[27]~98_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[27]~96_combout\);

-- Location: FF_X19_Y9_N31
\u0|cpu|cpu|E_src2_reg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[27]~96_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(27));

-- Location: MLABCELL_X21_Y9_N12
\u0|cpu|cpu|E_src2[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_src2[11]~feeder_combout\);

-- Location: FF_X21_Y9_N13
\u0|cpu|cpu|E_src2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[11]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[11]~67_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(11));

-- Location: LABCELL_X17_Y8_N30
\u0|cpu|cpu|Add9~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(9),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(9),
	cin => \u0|cpu|cpu|Add9~34\,
	sumout => \u0|cpu|cpu|Add9~29_sumout\,
	cout => \u0|cpu|cpu|Add9~30\);

-- Location: LABCELL_X17_Y8_N33
\u0|cpu|cpu|Add9~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(10),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(10),
	cin => \u0|cpu|cpu|Add9~30\,
	sumout => \u0|cpu|cpu|Add9~25_sumout\,
	cout => \u0|cpu|cpu|Add9~26\);

-- Location: LABCELL_X17_Y8_N36
\u0|cpu|cpu|Add9~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(11),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(11),
	cin => \u0|cpu|cpu|Add9~26\,
	sumout => \u0|cpu|cpu|Add9~21_sumout\,
	cout => \u0|cpu|cpu|Add9~22\);

-- Location: LABCELL_X17_Y9_N9
\u0|cpu|cpu|E_alu_result~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010001001000010001000100000001000100100000000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(11),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(11),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~23_combout\);

-- Location: FF_X31_Y8_N28
\u0|cpu|cpu|D_br_taken_waddr_partial[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~25_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(9));

-- Location: LABCELL_X30_Y8_N57
\u0|cpu|cpu|E_extra_pc[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(9),
	combout => \u0|cpu|cpu|E_extra_pc[9]~feeder_combout\);

-- Location: FF_X33_Y8_N28
\u0|cpu|cpu|D_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~41_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(9));

-- Location: FF_X30_Y8_N58
\u0|cpu|cpu|E_extra_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(9));

-- Location: LABCELL_X23_Y9_N18
\u0|cpu|cpu|E_alu_result[11]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111001101110011011100110111001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~21_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~23_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(9),
	combout => \u0|cpu|cpu|E_alu_result\(11));

-- Location: LABCELL_X24_Y9_N12
\u0|cpu|cpu|M_alu_result[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(11),
	combout => \u0|cpu|cpu|M_alu_result[11]~feeder_combout\);

-- Location: FF_X24_Y9_N13
\u0|cpu|cpu|M_alu_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_alu_result[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(11));

-- Location: FF_X24_Y9_N35
\u0|cpu|cpu|W_wr_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[11]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(11));

-- Location: LABCELL_X24_Y9_N33
\u0|cpu|cpu|D_src2_reg[11]~66\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000100110001001111001110110011101101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result\(11),
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[11]~25_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(11),
	combout => \u0|cpu|cpu|D_src2_reg[11]~66_combout\);

-- Location: LABCELL_X23_Y9_N36
\u0|cpu|cpu|D_src2_reg[11]~67\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101010011010100001111000011110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result\(11),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[11]~66_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[11]~67_combout\);

-- Location: FF_X23_Y9_N38
\u0|cpu|cpu|E_src2_reg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[11]~67_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(11));

-- Location: MLABCELL_X15_Y7_N42
\u0|cpu|cpu|E_st_data[27]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111101010101010101010000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2_reg\(27),
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(11),
	datae => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_st_data[27]~7_combout\);

-- Location: FF_X15_Y7_N43
\u0|cpu|cpu|M_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[27]~7_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(27));

-- Location: FF_X12_Y11_N35
\u0|cpu|cpu|A_st_data[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(27));

-- Location: LABCELL_X12_Y11_N45
\u0|mm_interconnect_0|cmd_mux_002|src_payload~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\ = ( \u0|cpu|cpu|A_st_data\(27) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(27),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\);

-- Location: FF_X12_Y11_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(27));

-- Location: FF_X2_Y6_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(27));

-- Location: LABCELL_X2_Y6_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(27),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(27),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[27]~17_combout\);

-- Location: FF_X7_Y7_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[12]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(12),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(12));

-- Location: LABCELL_X7_Y7_N57
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout\ = ( \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(12) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(12),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout\);

-- Location: FF_X7_Y7_N58
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[12]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(12));

-- Location: LABCELL_X10_Y7_N45
\u0|mm_interconnect_0|rsp_mux|src_payload~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(12) & ( (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(12))) 
-- # (\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(12) & ( 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(12))) # (\u0|mm_interconnect_0|rsp_mux|src_payload~32_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100110111111111110011011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~32_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(12),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\);

-- Location: FF_X10_Y7_N47
\u0|cpu|cpu|d_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~33_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(12));

-- Location: LABCELL_X10_Y9_N30
\u0|cpu|cpu|A_slow_inst_result_nxt[12]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100011100000111110001000011010011110111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~33_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(12),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(28),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[12]~30_combout\);

-- Location: FF_X10_Y9_N31
\u0|cpu|cpu|A_slow_inst_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[12]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(12));

-- Location: LABCELL_X23_Y9_N48
\u0|cpu|cpu|A_wr_data_unfiltered[12]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000110110001101101001110010011100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(12),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[12]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(12),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[12]~31_combout\);

-- Location: FF_X12_Y9_N19
\u0|cpu|cpu|M_alu_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(4));

-- Location: LABCELL_X16_Y9_N24
\u0|cpu|cpu|D_src1_reg[4]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100010001000111011100111111001111110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(4),
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[4]~5_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(4),
	combout => \u0|cpu|cpu|D_src1_reg[4]~24_combout\);

-- Location: FF_X16_Y9_N25
\u0|cpu|cpu|E_src1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[4]~24_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(4));

-- Location: FF_X24_Y7_N10
\u0|cpu|cpu|M_target_pcb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(4));

-- Location: FF_X19_Y7_N37
\u0|cpu|cpu|A_shift_rot_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[4]~4_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(4));

-- Location: LABCELL_X22_Y7_N24
\u0|cpu|cpu|A_shift_rot_result_nxt[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111010100000101111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(1),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(4),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(6),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[5]~5_combout\);

-- Location: FF_X28_Y7_N16
\u0|cpu|cpu|M_target_pcb[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb[5]~DUPLICATE_q\);

-- Location: FF_X22_Y7_N25
\u0|cpu|cpu|A_shift_rot_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[5]~5_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb[5]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(5));

-- Location: LABCELL_X22_Y7_N54
\u0|cpu|cpu|A_shift_rot_result_nxt[6]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101010101010100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(5),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(10),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(7),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(2),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[6]~6_combout\);

-- Location: FF_X24_Y8_N47
\u0|cpu|cpu|W_wr_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[6]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(6));

-- Location: FF_X31_Y9_N13
\u0|cpu|cpu|D_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~17_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(4));

-- Location: FF_X31_Y9_N52
\u0|cpu|cpu|E_extra_pc[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[4]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc[4]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y8_N3
\u0|cpu|cpu|E_alu_result~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010010101000101101001010100010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(6),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(6),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result~5_combout\);

-- Location: LABCELL_X24_Y8_N24
\u0|cpu|cpu|E_alu_result[6]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111001111110111111100001111010111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_extra_pc[4]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~41_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(6));

-- Location: LABCELL_X24_Y8_N54
\u0|cpu|cpu|M_alu_result[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(6),
	combout => \u0|cpu|cpu|M_alu_result[6]~feeder_combout\);

-- Location: FF_X24_Y8_N56
\u0|cpu|cpu|M_alu_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_alu_result[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(6));

-- Location: LABCELL_X24_Y8_N0
\u0|cpu|cpu|D_src1_reg[6]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001000010110101101110100001111100011010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[6]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(6),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(6),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|cpu|cpu|D_src1_reg[6]~7_combout\);

-- Location: FF_X24_Y8_N1
\u0|cpu|cpu|E_src1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[6]~7_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(6));

-- Location: FF_X25_Y7_N10
\u0|cpu|cpu|M_target_pcb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(6));

-- Location: FF_X22_Y7_N55
\u0|cpu|cpu|A_shift_rot_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[6]~6_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(6));

-- Location: LABCELL_X22_Y7_N30
\u0|cpu|cpu|A_shift_rot_result_nxt[10]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000011111111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(11),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(14),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(6),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(9),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[10]~26_combout\);

-- Location: FF_X22_Y7_N32
\u0|cpu|cpu|A_shift_rot_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[10]~26_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(10));

-- Location: FF_X22_Y7_N14
\u0|cpu|cpu|A_shift_rot_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[12]~30_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(12));

-- Location: LABCELL_X22_Y7_N18
\u0|cpu|cpu|A_shift_rot_result_nxt[11]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001100000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(7),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(10),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(12),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[15]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[11]~24_combout\);

-- Location: FF_X22_Y7_N19
\u0|cpu|cpu|A_shift_rot_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[11]~24_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(11));

-- Location: LABCELL_X4_Y6_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[11]~feeder_combout\);

-- Location: FF_X4_Y6_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[11]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(11));

-- Location: LABCELL_X4_Y6_N51
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11]~feeder_combout\ = ( \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(11),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: FF_X4_Y6_N52
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11));

-- Location: FF_X11_Y3_N31
\u0|sys_clk_timer|counter_snapshot[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(11));

-- Location: FF_X13_Y2_N25
\u0|sys_clk_timer|counter_snapshot[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(27));

-- Location: LABCELL_X11_Y4_N24
\u0|sys_clk_timer|read_mux_out[11]~36\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[11]~36_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|period_l_register\(11))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (((\u0|sys_clk_timer|period_h_register\(11))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(11))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (((\u0|sys_clk_timer|counter_snapshot\(27))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000010000000100000000010000100110100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(11),
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(11),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(27),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(11),
	combout => \u0|sys_clk_timer|read_mux_out[11]~36_combout\);

-- Location: FF_X11_Y4_N26
\u0|sys_clk_timer|readdata[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[11]~36_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(11));

-- Location: LABCELL_X10_Y4_N30
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\ = ( \u0|sys_clk_timer|readdata\(11) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_readdata\(11),
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\);

-- Location: FF_X10_Y4_N31
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11));

-- Location: LABCELL_X9_Y7_N18
\u0|mm_interconnect_0|rsp_mux|src_payload~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(11))) # 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(11)) ) ) ) # ( 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(11)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100011111111100011111000111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(11),
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(11),
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(11),
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\);

-- Location: FF_X9_Y7_N20
\u0|cpu|cpu|d_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(11));

-- Location: LABCELL_X9_Y7_N24
\u0|cpu|cpu|A_slow_inst_result_nxt[11]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111001101000011011111000100110001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(11),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(27),
	datae => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~21_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[11]~24_combout\);

-- Location: FF_X9_Y7_N25
\u0|cpu|cpu|A_slow_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[11]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(11));

-- Location: FF_X29_Y7_N25
\u0|cpu|cpu|M_pc_plus_one[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~25_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(9));

-- Location: MLABCELL_X25_Y8_N33
\u0|cpu|cpu|A_inst_result[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(9),
	combout => \u0|cpu|cpu|A_inst_result[11]~feeder_combout\);

-- Location: FF_X25_Y8_N34
\u0|cpu|cpu|A_inst_result[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[11]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(11));

-- Location: LABCELL_X16_Y7_N18
\u0|cpu|cpu|A_wr_data_unfiltered[11]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000011101000000000001110111111111000111011111111100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(11),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(11),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(11),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[11]~25_combout\);

-- Location: LABCELL_X24_Y9_N21
\u0|cpu|cpu|D_src1_reg[11]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000000000101010100001111001100111111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[11]~25_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(11),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(11),
	combout => \u0|cpu|cpu|D_src1_reg[11]~22_combout\);

-- Location: FF_X24_Y9_N22
\u0|cpu|cpu|E_src1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[11]~22_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(11));

-- Location: LABCELL_X24_Y9_N42
\u0|cpu|cpu|M_target_pcb[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(11),
	combout => \u0|cpu|cpu|M_target_pcb[11]~feeder_combout\);

-- Location: FF_X24_Y9_N43
\u0|cpu|cpu|M_target_pcb[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(11));

-- Location: MLABCELL_X28_Y7_N21
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111110011111100111101001111010011110100111101001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_target_pcb\(11),
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_exc_break~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(9),
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10_combout\);

-- Location: FF_X28_Y7_N23
\u0|cpu|cpu|A_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(9));

-- Location: FF_X30_Y9_N38
\u0|cpu|cpu|D_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_iw[15]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(15));

-- Location: LABCELL_X30_Y9_N15
\u0|cpu|cpu|F_pc_nxt[9]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000001110101011110100010111100101010011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_pc\(9),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(15),
	datae => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(9),
	dataf => \u0|cpu|cpu|ALT_INV_Add3~41_sumout\,
	combout => \u0|cpu|cpu|F_pc_nxt[9]~2_combout\);

-- Location: FF_X30_Y9_N14
\u0|cpu|cpu|M_pipe_flush_waddr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(9));

-- Location: LABCELL_X30_Y9_N42
\u0|cpu|cpu|F_pc_nxt[9]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000000000111101010011010100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(9),
	datab => \u0|cpu|cpu|ALT_INV_F_pc_nxt[9]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(11),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(9),
	combout => \u0|cpu|cpu|F_pc_nxt[9]~3_combout\);

-- Location: FF_X30_Y9_N43
\u0|cpu|cpu|F_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[9]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(9));

-- Location: FF_X30_Y9_N25
\u0|cpu|cpu|D_pc[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(9));

-- Location: FF_X27_Y8_N8
\u0|cpu|cpu|ic_fill_tag[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_tag\(0));

-- Location: FF_X17_Y8_N37
\u0|cpu|cpu|M_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~21_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(11));

-- Location: MLABCELL_X15_Y8_N42
\u0|cpu|cpu|A_mem_baddr[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_mem_baddr\(11),
	combout => \u0|cpu|cpu|A_mem_baddr[11]~feeder_combout\);

-- Location: FF_X15_Y8_N43
\u0|cpu|cpu|A_mem_baddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_mem_baddr[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(11));

-- Location: LABCELL_X27_Y8_N51
\u0|mm_interconnect_0|cmd_mux_003|src_data[47]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(47) = ( \u0|cpu|cpu|A_mem_baddr\(11) & ( ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_tag\(0))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(11) & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & \u0|cpu|cpu|ic_fill_tag\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100011111000111110001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(47));

-- Location: MLABCELL_X15_Y5_N15
\u0|mm_interconnect_0|cmd_mux_003|src_data[33]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(33) = ((\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_mem_byte_en\(1))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(33));

-- Location: M10K_X26_Y4_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y8_N6
\u0|mm_interconnect_0|rsp_mux_001|src_data[15]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(15) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(15) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(15))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(15) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(15)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(15),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(15),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(15));

-- Location: FF_X10_Y8_N7
\u0|cpu|cpu|i_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(15));

-- Location: LABCELL_X10_Y7_N30
\u0|mm_interconnect_0|rsp_mux_001|src_data[22]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(22) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(22))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(22) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(22),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(22),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(22));

-- Location: FF_X10_Y7_N31
\u0|cpu|cpu|i_readdata_d1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(22));

-- Location: LABCELL_X10_Y9_N54
\u0|mm_interconnect_0|rsp_mux_001|src_data[23]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(23) = (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(23)))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & (((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(23))) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(23))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(23),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(23),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(23));

-- Location: FF_X10_Y9_N55
\u0|cpu|cpu|i_readdata_d1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(23));

-- Location: LABCELL_X12_Y11_N36
\u0|mm_interconnect_0|cmd_mux_003|src_payload~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~20_combout\);

-- Location: M10K_X5_Y14_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

-- Location: MLABCELL_X8_Y7_N48
\u0|mm_interconnect_0|rsp_mux_001|src_data[24]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(24) = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(24)) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(24)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(24) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(24),
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(24),
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(24));

-- Location: FF_X8_Y7_N49
\u0|cpu|cpu|i_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(24));

-- Location: LABCELL_X12_Y11_N12
\u0|mm_interconnect_0|cmd_mux_003|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(25))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~15_combout\);

-- Location: M10K_X14_Y12_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y8_N0
\u0|mm_interconnect_0|rsp_mux_001|src_data[25]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(25) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(25) & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(25) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(25) & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(25) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000111110001111100010001000100010001111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(25),
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(25),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(25));

-- Location: FF_X11_Y8_N1
\u0|cpu|cpu|i_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(25));

-- Location: LABCELL_X12_Y11_N15
\u0|mm_interconnect_0|cmd_mux_003|src_payload~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(26))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~14_combout\);

-- Location: M10K_X14_Y14_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

-- Location: LABCELL_X4_Y8_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[26]~feeder_combout\);

-- Location: FF_X4_Y8_N55
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[26]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(26));

-- Location: FF_X9_Y5_N17
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(26));

-- Location: LABCELL_X9_Y9_N51
\u0|mm_interconnect_0|rsp_mux_001|src_data[26]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(26) = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(26) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(26)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(26) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(26),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(26),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(26));

-- Location: FF_X9_Y9_N52
\u0|cpu|cpu|i_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(26));

-- Location: LABCELL_X9_Y7_N15
\u0|mm_interconnect_0|rsp_mux_001|src_data[27]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(27) = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(27) & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(27) & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(27) & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(27) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(27),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(27),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(27));

-- Location: FF_X9_Y7_N16
\u0|cpu|cpu|i_readdata_d1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(27));

-- Location: LABCELL_X9_Y9_N42
\u0|mm_interconnect_0|rsp_mux_001|src_data[28]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(28) = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(28) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(28)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(28) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(28),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(28),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(28));

-- Location: FF_X9_Y9_N44
\u0|cpu|cpu|i_readdata_d1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(28));

-- Location: LABCELL_X10_Y9_N39
\u0|mm_interconnect_0|rsp_mux_001|src_data[29]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(29) = (!\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(29) & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(29) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(29) & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(29) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(29),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(29),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(29));

-- Location: FF_X10_Y9_N40
\u0|cpu|cpu|i_readdata_d1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(29));

-- Location: LABCELL_X9_Y9_N21
\u0|mm_interconnect_0|rsp_mux_001|src_data[30]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(30) = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(30) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(30)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(30) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(30),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(30),
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(30));

-- Location: FF_X9_Y9_N22
\u0|cpu|cpu|i_readdata_d1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(30));

-- Location: MLABCELL_X6_Y5_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[31]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[31]~feeder_combout\);

-- Location: FF_X6_Y5_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[31]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(31));

-- Location: FF_X6_Y5_N37
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31));

-- Location: LABCELL_X10_Y8_N9
\u0|mm_interconnect_0|rsp_mux_001|src_data[31]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(31) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(31))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(31)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(31),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(31),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(31));

-- Location: FF_X10_Y8_N10
\u0|cpu|cpu|i_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(31));

-- Location: M10K_X26_Y10_N0
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_ic_data_module:niosII_microprocessor_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_ekj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 32,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|i_readdatavalid_d1~q\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|cpu|cpu|i_readdatavalid_d1~q\,
	ena1 => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	portadatain => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: MLABCELL_X25_Y10_N12
\u0|cpu|cpu|M_regnum_a_cmp_F~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datac => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(3),
	datad => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(4),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	combout => \u0|cpu|cpu|M_regnum_a_cmp_F~1_combout\);

-- Location: FF_X25_Y10_N10
\u0|cpu|cpu|M_wr_dst_reg_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_wr_dst_reg~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_wr_dst_reg_from_E~q\);

-- Location: LABCELL_X12_Y7_N21
\u0|cpu|cpu|M_wr_dst_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_pipe_flush~q\,
	datad => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_wr_dst_reg_from_E~q\,
	combout => \u0|cpu|cpu|M_wr_dst_reg~0_combout\);

-- Location: MLABCELL_X25_Y10_N15
\u0|cpu|cpu|M_regnum_a_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datac => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(0),
	datad => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(1),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	combout => \u0|cpu|cpu|M_regnum_a_cmp_F~0_combout\);

-- Location: LABCELL_X24_Y10_N15
\u0|cpu|cpu|M_regnum_a_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000010000000000000000100000000000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(2),
	datab => \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_F~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_wr_dst_reg~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_F~0_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	combout => \u0|cpu|cpu|M_regnum_a_cmp_F~combout\);

-- Location: FF_X24_Y10_N17
\u0|cpu|cpu|A_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_regnum_a_cmp_F~combout\,
	asdata => \u0|cpu|cpu|M_regnum_a_cmp_D~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|F_stall~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_regnum_a_cmp_D~q\);

-- Location: LABCELL_X27_Y10_N18
\u0|cpu|cpu|A_regnum_a_cmp_F~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_dst_regnum~4_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	dataf => \u0|cpu|cpu|ALT_INV_A_dst_regnum~3_combout\,
	combout => \u0|cpu|cpu|A_regnum_a_cmp_F~1_combout\);

-- Location: LABCELL_X27_Y10_N21
\u0|cpu|cpu|A_regnum_a_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000001010101000000000101001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	datad => \u0|cpu|cpu|ALT_INV_A_dst_regnum~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_dst_regnum~1_combout\,
	combout => \u0|cpu|cpu|A_regnum_a_cmp_F~0_combout\);

-- Location: LABCELL_X24_Y10_N30
\u0|cpu|cpu|A_regnum_a_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000000100000000000000000000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_F~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_dst_regnum~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_F~0_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	datae => \u0|cpu|cpu|ALT_INV_A_wr_dst_reg~0_combout\,
	combout => \u0|cpu|cpu|A_regnum_a_cmp_F~combout\);

-- Location: FF_X24_Y10_N32
\u0|cpu|cpu|W_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_regnum_a_cmp_F~combout\,
	asdata => \u0|cpu|cpu|A_regnum_a_cmp_D~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_regnum_a_cmp_D~q\);

-- Location: LABCELL_X24_Y10_N9
\u0|cpu|cpu|E_src1[24]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000010101010000000001010101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_D~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\,
	dataf => \u0|cpu|cpu|ALT_INV_W_regnum_a_cmp_D~q\,
	combout => \u0|cpu|cpu|E_src1[24]~0_combout\);

-- Location: LABCELL_X22_Y6_N12
\u0|cpu|cpu|D_src1_reg[26]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(26),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(26),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[26]~15_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[26]~10_combout\);

-- Location: FF_X22_Y6_N13
\u0|cpu|cpu|E_src1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[26]~10_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(26));

-- Location: LABCELL_X22_Y6_N48
\u0|cpu|cpu|E_alu_result[26]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~93_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~13_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(26));

-- Location: FF_X22_Y6_N50
\u0|cpu|cpu|M_alu_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(26));

-- Location: LABCELL_X23_Y6_N39
\u0|cpu|cpu|A_inst_result[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(26),
	combout => \u0|cpu|cpu|A_inst_result[26]~feeder_combout\);

-- Location: FF_X23_Y6_N40
\u0|cpu|cpu|A_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[26]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(26));

-- Location: LABCELL_X9_Y9_N48
\u0|mm_interconnect_0|rsp_mux|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\ = ( \u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ ) # ( !\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ( (!\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(26) & 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(26) & (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(26) & 
-- (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(26) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(26),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(26),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\);

-- Location: FF_X9_Y9_N50
\u0|cpu|cpu|d_readdata_d1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(26));

-- Location: LABCELL_X9_Y9_N27
\u0|cpu|cpu|A_slow_inst_result_nxt[26]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~9_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(26),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[26]~14_combout\);

-- Location: FF_X9_Y9_N28
\u0|cpu|cpu|A_slow_inst_result[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[26]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(26));

-- Location: MLABCELL_X21_Y6_N45
\u0|cpu|cpu|A_wr_data_unfiltered[26]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100011101000100010001110101010101000111011101110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_inst_result\(26),
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[26]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(26),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[26]~15_combout\);

-- Location: FF_X21_Y6_N13
\u0|cpu|cpu|W_wr_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[26]~15_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(26));

-- Location: LABCELL_X22_Y6_N54
\u0|cpu|cpu|D_src2_reg[26]~42\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000101110000011000010111000011101001111110001110100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(26),
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(26),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[26]~15_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[26]~42_combout\);

-- Location: LABCELL_X22_Y6_N51
\u0|cpu|cpu|D_src2_reg[26]~99\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~93_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~13_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[26]~99_combout\);

-- Location: LABCELL_X22_Y6_N27
\u0|cpu|cpu|D_src2_reg[26]~88\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111011011100110111101100000000000010100101000001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~42_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[26]~99_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[26]~88_combout\);

-- Location: FF_X22_Y6_N28
\u0|cpu|cpu|E_src2_reg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[26]~88_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(26));

-- Location: FF_X21_Y8_N26
\u0|cpu|cpu|E_src2_reg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[10]~71_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(10));

-- Location: MLABCELL_X15_Y7_N12
\u0|cpu|cpu|E_st_data[26]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src2_reg\(26),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(10),
	combout => \u0|cpu|cpu|E_st_data[26]~4_combout\);

-- Location: FF_X15_Y7_N13
\u0|cpu|cpu|M_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[26]~4_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(26));

-- Location: FF_X12_Y11_N17
\u0|cpu|cpu|A_st_data[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(26));

-- Location: LABCELL_X12_Y11_N54
\u0|mm_interconnect_0|cmd_mux_002|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\ = ( \u0|cpu|cpu|A_st_data\(26) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(26),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\);

-- Location: FF_X12_Y11_N56
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(26));

-- Location: LABCELL_X4_Y7_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(29),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\);

-- Location: FF_X4_Y7_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[26]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(26),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(26));

-- Location: LABCELL_X4_Y7_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(26),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(26),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[26]~16_combout\);

-- Location: FF_X4_Y8_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[25]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(25));

-- Location: FF_X11_Y8_N5
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(25));

-- Location: LABCELL_X11_Y8_N33
\u0|mm_interconnect_0|rsp_mux|src_payload~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\ = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(25) & ( (((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(25))) 
-- # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(25) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(25))) # (\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101110111001100110111011100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(25),
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(25),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\);

-- Location: FF_X11_Y8_N35
\u0|cpu|cpu|d_readdata_d1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(25));

-- Location: LABCELL_X4_Y6_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[9]~feeder_combout\);

-- Location: FF_X4_Y6_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(9));

-- Location: FF_X4_Y6_N19
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(9));

-- Location: FF_X10_Y5_N52
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|av_readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9));

-- Location: FF_X13_Y3_N44
\u0|sys_clk_timer|counter_snapshot[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(25));

-- Location: LABCELL_X13_Y3_N45
\u0|sys_clk_timer|counter_snapshot[9]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[9]~6_combout\ = ( !\u0|sys_clk_timer|internal_counter\(9) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(9),
	combout => \u0|sys_clk_timer|counter_snapshot[9]~6_combout\);

-- Location: FF_X13_Y3_N46
\u0|sys_clk_timer|counter_snapshot[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[9]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(9));

-- Location: LABCELL_X13_Y3_N24
\u0|sys_clk_timer|read_mux_out[9]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[9]~24_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( ((\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|sys_clk_timer|period_l_register\(9))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|period_h_register\(9))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & ((\u0|sys_clk_timer|counter_snapshot\(9)))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|counter_snapshot\(25)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000110110001101110100000111101010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(25),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(9),
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(9),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(9),
	combout => \u0|sys_clk_timer|read_mux_out[9]~24_combout\);

-- Location: FF_X13_Y3_N25
\u0|sys_clk_timer|readdata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[9]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(9));

-- Location: FF_X10_Y5_N50
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9));

-- Location: LABCELL_X10_Y5_N48
\u0|mm_interconnect_0|rsp_mux|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))) # (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(9)) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(9) & \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(9),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(9),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\);

-- Location: LABCELL_X11_Y8_N21
\u0|mm_interconnect_0|rsp_mux|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( (((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(9))) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\)) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(9)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(9))) # (\u0|mm_interconnect_0|rsp_mux|src_payload~26_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100111111000011110011111101011111011111110101111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(9),
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~26_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(9),
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\);

-- Location: FF_X11_Y8_N23
\u0|cpu|cpu|d_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(9));

-- Location: LABCELL_X11_Y8_N12
\u0|cpu|cpu|A_slow_inst_result_nxt[9]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110001001001000111010101101000101110011010110011111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(25),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~27_combout\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(9),
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[9]~27_combout\);

-- Location: FF_X11_Y8_N13
\u0|cpu|cpu|A_slow_inst_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[9]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(9));

-- Location: MLABCELL_X25_Y8_N30
\u0|cpu|cpu|A_wr_data_unfiltered[9]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001100010101010000110001010101001111110101010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_inst_result\(9),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(9),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(9),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[9]~28_combout\);

-- Location: LABCELL_X23_Y6_N51
\u0|cpu|cpu|D_src2_reg[25]~100\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101000000000111110100000000011111010000000001111101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~97_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~14_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[25]~100_combout\);

-- Location: LABCELL_X22_Y6_N45
\u0|cpu|cpu|D_src2_reg[25]~89\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001011101000011000101110100001100000011001111111100001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~100_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[25]~45_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[25]~89_combout\);

-- Location: FF_X22_Y6_N46
\u0|cpu|cpu|E_src2_reg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[25]~89_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(25));

-- Location: MLABCELL_X15_Y9_N12
\u0|cpu|cpu|E_st_data[25]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2_reg\(9),
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(25),
	combout => \u0|cpu|cpu|E_st_data[25]~5_combout\);

-- Location: FF_X15_Y9_N13
\u0|cpu|cpu|M_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[25]~5_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(25));

-- Location: FF_X12_Y11_N14
\u0|cpu|cpu|A_st_data[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(25));

-- Location: LABCELL_X12_Y11_N48
\u0|mm_interconnect_0|cmd_mux_002|src_payload~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\ = ( \u0|cpu|cpu|A_st_data\(25) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(25),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\);

-- Location: FF_X12_Y11_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(25));

-- Location: LABCELL_X4_Y7_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(25),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(25),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[25]~15_combout\);

-- Location: FF_X4_Y6_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[24]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(24));

-- Location: FF_X8_Y7_N29
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(24));

-- Location: MLABCELL_X8_Y7_N24
\u0|mm_interconnect_0|rsp_mux|src_payload~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(24)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(24)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(24) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(24) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(24),
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(24),
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\);

-- Location: FF_X8_Y7_N26
\u0|cpu|cpu|d_readdata_d1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~17_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(24));

-- Location: LABCELL_X9_Y7_N51
\u0|cpu|cpu|A_slow_inst_result_nxt[24]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000111000000110100011110001011110011111000101111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_byte2_byte3_fill~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~17_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(24),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[24]~20_combout\);

-- Location: FF_X9_Y7_N52
\u0|cpu|cpu|A_slow_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[24]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(24));

-- Location: FF_X22_Y8_N4
\u0|cpu|cpu|A_inst_result[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_alu_result\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[28]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(24));

-- Location: LABCELL_X23_Y7_N27
\u0|cpu|cpu|A_wr_data_unfiltered[24]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000000001101110000000011000100111111111111011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(24),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(24),
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(24),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[24]~21_combout\);

-- Location: FF_X23_Y7_N50
\u0|cpu|cpu|W_wr_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[24]~21_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(24));

-- Location: LABCELL_X23_Y7_N6
\u0|cpu|cpu|D_src2_reg[24]~56\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(24),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[24]~21_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(24),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[24]~56_combout\);

-- Location: MLABCELL_X25_Y7_N42
\u0|cpu|cpu|D_src2_reg[24]~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~56_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[24]~57_combout\);

-- Location: LABCELL_X23_Y7_N0
\u0|cpu|cpu|D_src2_reg[24]~55\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101010101010000010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~19_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~117_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[24]~55_combout\);

-- Location: MLABCELL_X25_Y6_N6
\u0|cpu|cpu|D_src2[24]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datae => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[24]~28_combout\);

-- Location: MLABCELL_X25_Y7_N48
\u0|cpu|cpu|D_src2[24]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011111111111001101111111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~57_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~55_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2[24]~28_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	combout => \u0|cpu|cpu|D_src2[24]~29_combout\);

-- Location: FF_X25_Y7_N49
\u0|cpu|cpu|E_src2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[24]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(24));

-- Location: LABCELL_X23_Y7_N21
\u0|cpu|cpu|E_alu_result~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000000000000010100000101000001010000111100001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(24),
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(24),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|E_alu_result~19_combout\);

-- Location: LABCELL_X23_Y7_N42
\u0|cpu|cpu|D_src2_reg[24]~101\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001000101010101000100010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~19_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~117_sumout\,
	combout => \u0|cpu|cpu|D_src2_reg[24]~101_combout\);

-- Location: MLABCELL_X25_Y7_N30
\u0|cpu|cpu|D_src2_reg[24]~94\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000011100110101000001010000110111000111001111011100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~101_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[24]~56_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	combout => \u0|cpu|cpu|D_src2_reg[24]~94_combout\);

-- Location: FF_X25_Y7_N32
\u0|cpu|cpu|E_src2_reg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[24]~94_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(24));

-- Location: LABCELL_X18_Y8_N33
\u0|cpu|cpu|E_st_data[24]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_E_src2_reg\(8),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(24),
	combout => \u0|cpu|cpu|E_st_data[24]~6_combout\);

-- Location: FF_X18_Y8_N34
\u0|cpu|cpu|M_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[24]~6_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(24));

-- Location: FF_X12_Y11_N37
\u0|cpu|cpu|A_st_data[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(24));

-- Location: LABCELL_X12_Y11_N57
\u0|mm_interconnect_0|cmd_mux_002|src_payload~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\ = (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(24))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(24),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\);

-- Location: FF_X12_Y11_N58
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(24));

-- Location: MLABCELL_X3_Y7_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(26),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\);

-- Location: FF_X3_Y7_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[26]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(26));

-- Location: LABCELL_X1_Y7_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(26),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(26),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(28),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~30_combout\);

-- Location: FF_X1_Y7_N5
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~30_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(27));

-- Location: LABCELL_X1_Y7_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(27),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\);

-- Location: FF_X1_Y7_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[27]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(27));

-- Location: LABCELL_X2_Y6_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(27),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\);

-- Location: FF_X2_Y6_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[24]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(24),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(24));

-- Location: LABCELL_X4_Y7_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(24),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(24),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[24]~14_combout\);

-- Location: FF_X2_Y6_N5
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(9));

-- Location: LABCELL_X1_Y5_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~48\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(9),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(11),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(9),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~48_combout\);

-- Location: FF_X1_Y5_N56
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~48_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(10));

-- Location: FF_X2_Y5_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(10),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(10));

-- Location: LABCELL_X2_Y6_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(10),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\);

-- Location: FF_X2_Y6_N7
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[7]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(7));

-- Location: LABCELL_X2_Y7_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(7),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout\);

-- Location: FF_X2_Y7_N25
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[7]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(7));

-- Location: LABCELL_X1_Y5_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~46\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(7),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(7),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(9),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~46_combout\);

-- Location: FF_X1_Y5_N14
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~46_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(8));

-- Location: FF_X2_Y7_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(6),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(6));

-- Location: LABCELL_X2_Y7_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~43\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(6),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(6),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~43_combout\);

-- Location: LABCELL_X1_Y5_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~44\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100011011000100010001000110111011000110111011101100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(8),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~43_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(7),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~44_combout\);

-- Location: FF_X1_Y5_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~44_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(7));

-- Location: FF_X1_Y7_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(7),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(7));

-- Location: MLABCELL_X3_Y5_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000000000010001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~7_combout\);

-- Location: LABCELL_X2_Y7_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000011010101010000001101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(7),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~7_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~8_combout\);

-- Location: FF_X2_Y7_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~8_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(4));

-- Location: LABCELL_X1_Y4_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout\);

-- Location: FF_X1_Y4_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.000~q\);

-- Location: MLABCELL_X3_Y4_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000111100110000000011110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~5_combout\);

-- Location: LABCELL_X1_Y4_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|ALT_INV_dreg\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~6_combout\);

-- Location: LABCELL_X1_Y4_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000011011111110111110001111100011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(1),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.000~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~5_combout\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~6_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~7_combout\);

-- Location: FF_X1_Y4_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(0));

-- Location: MLABCELL_X3_Y7_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\);

-- Location: FF_X3_Y7_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[0]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(0));

-- Location: FF_X3_Y7_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(0),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(0));

-- Location: FF_X3_Y5_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(0));

-- Location: LABCELL_X1_Y5_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110011000001010011001111110101001100111111010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(0),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~8_combout\);

-- Location: FF_X1_Y5_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~8_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(1));

-- Location: FF_X1_Y5_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(1),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(1));

-- Location: MLABCELL_X3_Y7_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\);

-- Location: FF_X3_Y7_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[1]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(1));

-- Location: FF_X2_Y5_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~3_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(1));

-- Location: LABCELL_X1_Y5_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010111000000100101011110001010110111111000101011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(1),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(3),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~11_combout\);

-- Location: FF_X1_Y5_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~11_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(2));

-- Location: MLABCELL_X3_Y7_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(2),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\);

-- Location: FF_X3_Y7_N56
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[2]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(2));

-- Location: FF_X3_Y7_N16
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(2),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(2));

-- Location: LABCELL_X1_Y5_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(2),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(2),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(4),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~12_combout\);

-- Location: FF_X1_Y5_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~12_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(3));

-- Location: FF_X4_Y5_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(3),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(3));

-- Location: MLABCELL_X3_Y5_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\);

-- Location: FF_X3_Y5_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[3]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(3));

-- Location: LABCELL_X1_Y5_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(5),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(3),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~19_combout\);

-- Location: FF_X1_Y5_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~19_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(4));

-- Location: MLABCELL_X3_Y5_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(4),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\);

-- Location: FF_X3_Y5_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[4]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(4));

-- Location: LABCELL_X2_Y7_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(4),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\);

-- Location: FF_X2_Y7_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[4]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(4));

-- Location: LABCELL_X1_Y5_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(4),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(4),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(6),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~28_combout\);

-- Location: FF_X1_Y5_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~28_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(5));

-- Location: LABCELL_X4_Y5_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\);

-- Location: FF_X4_Y5_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[5]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(5));

-- Location: LABCELL_X2_Y6_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\);

-- Location: FF_X2_Y6_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[2]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(2));

-- Location: MLABCELL_X6_Y4_N27
\u0|mm_interconnect_0|cmd_mux_002|src_payload~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\ = ( \u0|cpu|cpu|A_st_data\(2) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(2),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\);

-- Location: FF_X6_Y4_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(2));

-- Location: LABCELL_X1_Y6_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111001100110011001100001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(2),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(2),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[2]~2_combout\);

-- Location: LABCELL_X2_Y5_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111100000000111111110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Equal0~0_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(4),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~3_combout\);

-- Location: FF_X2_Y5_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~3_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[1]~DUPLICATE_q\);

-- Location: LABCELL_X4_Y5_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(1),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[1]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[1]~1_combout\);

-- Location: FF_X2_Y6_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(17),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[17]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y5_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(17),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\);

-- Location: FF_X3_Y5_N7
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[17]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(17));

-- Location: LABCELL_X2_Y4_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001101010101001100110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(19),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[17]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(17),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~25_combout\);

-- Location: FF_X2_Y4_N56
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~25_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(18));

-- Location: LABCELL_X2_Y4_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(18),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\);

-- Location: FF_X2_Y4_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[18]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(18));

-- Location: LABCELL_X4_Y7_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001010100010101000110101011101010111111101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~12_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_rd_d1~q\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(15),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(18),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~13_combout\);

-- Location: FF_X4_Y7_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~13_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(15));

-- Location: LABCELL_X1_Y7_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~45\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(17),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(15),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(15),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~45_combout\);

-- Location: FF_X1_Y7_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~45_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(16));

-- Location: FF_X1_Y7_N50
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(16),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(16));

-- Location: LABCELL_X4_Y7_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(16),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\);

-- Location: FF_X4_Y7_N22
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[13]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(13),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(13));

-- Location: FF_X3_Y7_N38
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(13),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(13));

-- Location: LABCELL_X1_Y5_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~49\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111000101000001011100010100110101111101010011010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(15),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(13),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(13),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~49_combout\);

-- Location: FF_X1_Y5_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~49_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(14));

-- Location: LABCELL_X2_Y5_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(14),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\);

-- Location: FF_X2_Y5_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[14]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(14));

-- Location: LABCELL_X2_Y6_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(14),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\);

-- Location: FF_X2_Y6_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[11]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(11),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(11));

-- Location: MLABCELL_X3_Y5_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(11),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\);

-- Location: FF_X3_Y5_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[11]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(11));

-- Location: LABCELL_X1_Y5_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~52\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(13),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(11),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(11),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~52_combout\);

-- Location: FF_X1_Y5_N20
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~52_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(12));

-- Location: FF_X1_Y5_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(12),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(12));

-- Location: LABCELL_X2_Y6_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(12),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout\);

-- Location: FF_X2_Y6_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(9),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[9]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y6_N36
\u0|mm_interconnect_0|cmd_mux_002|src_payload~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\ = ( \u0|cpu|cpu|A_st_data\(9) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\);

-- Location: FF_X6_Y6_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|src_payload~28_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(9));

-- Location: MLABCELL_X6_Y6_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[9]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(9),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[9]~27_combout\);

-- Location: FF_X7_Y6_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[15]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(15),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(15));

-- Location: FF_X8_Y6_N46
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(15));

-- Location: LABCELL_X10_Y8_N12
\u0|mm_interconnect_0|rsp_mux|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\ = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(15) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\) # (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(15) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(15) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~28_combout\) # 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(15) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101111101110111011111110101010101011111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~28_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(15),
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(15),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\);

-- Location: FF_X10_Y8_N14
\u0|cpu|cpu|d_readdata_d1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(15));

-- Location: LABCELL_X4_Y6_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[7]~feeder_combout\);

-- Location: FF_X4_Y6_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[7]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(7),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(7));

-- Location: FF_X10_Y8_N17
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(7));

-- Location: MLABCELL_X8_Y6_N51
\u0|led_pio|data_out[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|data_out[7]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(7),
	combout => \u0|led_pio|data_out[7]~feeder_combout\);

-- Location: LABCELL_X10_Y6_N51
\u0|led_pio|always0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|always0~1_combout\ = ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) & ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (\u0|led_pio|always0~0_combout\ & (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1) & 
-- (!\u0|cpu|cpu|A_mem_baddr\(2) & !\u0|cpu|cpu|A_mem_baddr\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|led_pio|ALT_INV_always0~0_combout\,
	datab => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|led_pio|always0~1_combout\);

-- Location: FF_X8_Y6_N52
\u0|led_pio|data_out[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|data_out[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(7));

-- Location: MLABCELL_X8_Y5_N21
\u0|led_pio|readdata[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(7) = (!\u0|cpu|cpu|A_mem_baddr\(3) & (\u0|led_pio|data_out\(7) & !\u0|cpu|cpu|A_mem_baddr\(2)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000001010000000000000101000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|led_pio|ALT_INV_data_out\(7),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	combout => \u0|led_pio|readdata\(7));

-- Location: FF_X8_Y5_N23
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(7));

-- Location: MLABCELL_X8_Y5_N18
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\);

-- Location: FF_X6_Y2_N5
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write_stalled~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(0));

-- Location: MLABCELL_X6_Y1_N30
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) 
-- + ( !VCC ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0) ) + ( VCC ) 
-- + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\);

-- Location: FF_X6_Y1_N31
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(0));

-- Location: MLABCELL_X6_Y1_N33
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y1_N34
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(1));

-- Location: MLABCELL_X6_Y1_N36
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\);

-- Location: FF_X6_Y1_N37
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(2));

-- Location: MLABCELL_X6_Y1_N39
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\);

-- Location: FF_X6_Y1_N40
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(3));

-- Location: MLABCELL_X6_Y1_N42
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y1_N43
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(4));

-- Location: MLABCELL_X6_Y1_N45
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5) ) + ( GND ) 
-- + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\);

-- Location: FF_X6_Y1_N46
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|wr_rfifo~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|wr_ptr|counter_reg_bit\(5));

-- Location: MLABCELL_X6_Y1_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) 
-- ) + ( VCC ) + ( !VCC ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0) 
-- ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(0),
	cin => GND,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\);

-- Location: FF_X6_Y1_N1
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(0));

-- Location: MLABCELL_X6_Y1_N3
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(1),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\);

-- Location: FF_X6_Y1_N4
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(1));

-- Location: MLABCELL_X6_Y1_N6
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(2),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\);

-- Location: FF_X6_Y1_N7
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(2));

-- Location: MLABCELL_X6_Y1_N9
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(3),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\);

-- Location: FF_X6_Y1_N10
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(3));

-- Location: MLABCELL_X6_Y1_N12
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ = CARRY(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(4),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	cout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\);

-- Location: FF_X6_Y1_N13
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(4));

-- Location: MLABCELL_X6_Y1_N15
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\ = SUM(( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5) 
-- ) + ( GND ) + ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|ALT_INV_counter_reg_bit\(5),
	cin => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT\,
	sumout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\);

-- Location: FF_X6_Y1_N16
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|jtag_uart|fifo_rd~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit\(5));

-- Location: MLABCELL_X6_Y2_N6
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(5),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\);

-- Location: FF_X6_Y2_N8
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(1));

-- Location: MLABCELL_X6_Y2_N9
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(6),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\);

-- Location: FF_X6_Y2_N10
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(2));

-- Location: MLABCELL_X6_Y2_N24
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(7),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\);

-- Location: FF_X6_Y2_N25
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(3));

-- Location: MLABCELL_X6_Y2_N27
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(8),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\);

-- Location: FF_X6_Y2_N28
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(4));

-- Location: MLABCELL_X6_Y2_N45
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(9),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\);

-- Location: FF_X6_Y2_N46
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(5));

-- Location: MLABCELL_X6_Y2_N42
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(10),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\);

-- Location: FF_X6_Y2_N43
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[6]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(6));

-- Location: MLABCELL_X6_Y2_N48
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\);

-- Location: FF_X6_Y2_N50
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata[7]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|wdata\(7));

-- Location: M10K_X5_Y1_N0
\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	clk1_core_clock_enable => "ena1",
	clk1_input_clock_enable => "ena1",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_jtag_uart:jtag_uart|niosII_microprocessor_jtag_uart_scfifo_r:the_niosII_microprocessor_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_a891:dpfifo|dpram_7s81:FIFOram|altsyncram_b8s1:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|jtag_uart|wr_rfifo~combout\,
	portbre => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	clk1 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|jtag_uart|wr_rfifo~combout\,
	ena1 => \u0|jtag_uart|fifo_rd~0_combout\,
	portadatain => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTADATAIN_bus\,
	portaaddr => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTAADDR_bus\,
	portbaddr => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|ram_block2a0_PORTBDATAOUT_bus\);

-- Location: FF_X8_Y5_N19
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[7]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7));

-- Location: FF_X12_Y4_N23
\u0|sys_clk_timer|counter_snapshot[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(7));

-- Location: FF_X12_Y4_N53
\u0|sys_clk_timer|counter_snapshot[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(23));

-- Location: LABCELL_X12_Y4_N54
\u0|sys_clk_timer|read_mux_out[7]~40\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[7]~40_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|period_l_register\(7))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (((\u0|sys_clk_timer|period_h_register\(7))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(7))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (((\u0|sys_clk_timer|counter_snapshot\(23))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001000010011000010000000100000000010000100110100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(7),
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(7),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(23),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(7),
	combout => \u0|sys_clk_timer|read_mux_out[7]~40_combout\);

-- Location: FF_X12_Y4_N55
\u0|sys_clk_timer|readdata[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[7]~40_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(7));

-- Location: FF_X8_Y5_N44
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7));

-- Location: MLABCELL_X8_Y5_N42
\u0|mm_interconnect_0|rsp_mux|src_data[7]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7) & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(7) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7))))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7) & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(7) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)))) ) ) ) # 
-- ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7) & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(7) & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(7)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111110101010110011001000100011110000101000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(7),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(7),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(7),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout\);

-- Location: LABCELL_X10_Y8_N57
\u0|mm_interconnect_0|rsp_mux|src_data[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(7) = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout\) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(7) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(7)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[7]~12_combout\) # 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(7) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(7),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(7),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[7]~12_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(7));

-- Location: FF_X10_Y8_N59
\u0|cpu|cpu|d_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(7));

-- Location: LABCELL_X10_Y8_N36
\u0|cpu|cpu|A_slow_inst_result_nxt[7]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000110100110001001111010000000111001101111100011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(15),
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(23),
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(7),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(31),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7_combout\);

-- Location: FF_X10_Y8_N37
\u0|cpu|cpu|A_slow_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[7]~7_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(7));

-- Location: FF_X29_Y7_N13
\u0|cpu|cpu|M_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~17_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(5));

-- Location: MLABCELL_X25_Y8_N15
\u0|cpu|cpu|A_inst_result[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(5),
	combout => \u0|cpu|cpu|A_inst_result[7]~feeder_combout\);

-- Location: LABCELL_X33_Y8_N0
\u0|cpu|cpu|Add3~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(0),
	cin => GND,
	sumout => \u0|cpu|cpu|Add3~1_sumout\,
	cout => \u0|cpu|cpu|Add3~2\);

-- Location: LABCELL_X31_Y8_N0
\u0|cpu|cpu|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~1_sumout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	cin => GND,
	sumout => \u0|cpu|cpu|Add0~1_sumout\,
	cout => \u0|cpu|cpu|Add0~2\);

-- Location: LABCELL_X31_Y8_N3
\u0|cpu|cpu|Add0~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Add3~5_sumout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	cin => \u0|cpu|cpu|Add0~2\,
	sumout => \u0|cpu|cpu|Add0~5_sumout\,
	cout => \u0|cpu|cpu|Add0~6\);

-- Location: LABCELL_X31_Y8_N6
\u0|cpu|cpu|Add0~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~9_sumout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	cin => \u0|cpu|cpu|Add0~6\,
	sumout => \u0|cpu|cpu|Add0~9_sumout\,
	cout => \u0|cpu|cpu|Add0~10\);

-- Location: LABCELL_X31_Y8_N9
\u0|cpu|cpu|Add0~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datac => \u0|cpu|cpu|ALT_INV_Add3~13_sumout\,
	cin => \u0|cpu|cpu|Add0~10\,
	sumout => \u0|cpu|cpu|Add0~13_sumout\,
	cout => \u0|cpu|cpu|Add0~14\);

-- Location: LABCELL_X31_Y8_N12
\u0|cpu|cpu|Add0~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~17_sumout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	cin => \u0|cpu|cpu|Add0~14\,
	sumout => \u0|cpu|cpu|Add0~17_sumout\,
	cout => \u0|cpu|cpu|Add0~18\);

-- Location: LABCELL_X31_Y8_N15
\u0|cpu|cpu|Add0~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Add3~21_sumout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	cin => \u0|cpu|cpu|Add0~18\,
	sumout => \u0|cpu|cpu|Add0~21_sumout\,
	cout => \u0|cpu|cpu|Add0~22\);

-- Location: FF_X31_Y8_N16
\u0|cpu|cpu|D_br_taken_waddr_partial[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~21_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(5));

-- Location: LABCELL_X30_Y8_N39
\u0|cpu|cpu|E_extra_pc[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(5),
	combout => \u0|cpu|cpu|E_extra_pc[5]~feeder_combout\);

-- Location: FF_X33_Y8_N16
\u0|cpu|cpu|D_pc_plus_one[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add3~21_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(5));

-- Location: FF_X30_Y8_N40
\u0|cpu|cpu|E_extra_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[5]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(5));

-- Location: FF_X22_Y9_N41
\u0|cpu|cpu|W_wr_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[7]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(7));

-- Location: LABCELL_X22_Y9_N0
\u0|cpu|cpu|D_src1_reg[7]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[7]~8_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(7),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(7),
	combout => \u0|cpu|cpu|D_src1_reg[7]~23_combout\);

-- Location: FF_X22_Y9_N1
\u0|cpu|cpu|E_src1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[7]~23_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(7));

-- Location: LABCELL_X17_Y9_N6
\u0|cpu|cpu|E_alu_result~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000010001001000000001000100010001000100100001000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(7),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(7),
	combout => \u0|cpu|cpu|E_alu_result~6_combout\);

-- Location: LABCELL_X18_Y8_N9
\u0|cpu|cpu|E_alu_result[7]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101110011011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~37_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_extra_pc\(5),
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~6_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(7));

-- Location: FF_X11_Y7_N4
\u0|cpu|cpu|M_alu_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(7));

-- Location: FF_X25_Y8_N16
\u0|cpu|cpu|A_inst_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[7]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(7));

-- Location: LABCELL_X22_Y9_N18
\u0|cpu|cpu|A_wr_data_unfiltered[7]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000100010001000110101111101011111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(7),
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(7),
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(7),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[7]~8_combout\);

-- Location: MLABCELL_X21_Y9_N51
\u0|cpu|cpu|E_src2[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001010101000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	combout => \u0|cpu|cpu|E_src2[0]~2_combout\);

-- Location: FF_X15_Y9_N11
\u0|cpu|cpu|W_wr_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(1));

-- Location: FF_X15_Y9_N44
\u0|cpu|cpu|E_src2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(1));

-- Location: LABCELL_X16_Y9_N0
\u0|cpu|cpu|D_src1_reg[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000001100110101010100001111111111110011001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[1]~2_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(1),
	combout => \u0|cpu|cpu|D_src1_reg[1]~1_combout\);

-- Location: FF_X16_Y9_N1
\u0|cpu|cpu|E_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[1]~1_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(1));

-- Location: MLABCELL_X15_Y9_N24
\u0|cpu|cpu|E_logic_result[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000011110000000000001100111111001111000011111100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|E_logic_result[1]~1_combout\);

-- Location: MLABCELL_X15_Y9_N27
\u0|cpu|cpu|E_alu_result[1]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_result[1]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add9~69_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	combout => \u0|cpu|cpu|E_alu_result\(1));

-- Location: FF_X15_Y9_N31
\u0|cpu|cpu|M_alu_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(1));

-- Location: MLABCELL_X15_Y9_N9
\u0|cpu|cpu|D_src2_reg[1]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000101010001010100010000000101010001000000010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(1),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[1]~2_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[1]~11_combout\);

-- Location: MLABCELL_X15_Y9_N39
\u0|cpu|cpu|D_src2[1]~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010100010101000101000000010100010101000101010001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2[0]~2_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[1]~11_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2[1]~41_combout\);

-- Location: MLABCELL_X15_Y9_N42
\u0|cpu|cpu|D_src2[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100110011001100110011001100000011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_src2[1]~41_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[1]~11_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[1]~1_combout\);

-- Location: FF_X15_Y9_N43
\u0|cpu|cpu|E_src2[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2[1]~DUPLICATE_q\);

-- Location: FF_X21_Y9_N23
\u0|cpu|cpu|W_wr_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(0));

-- Location: LABCELL_X24_Y9_N27
\u0|cpu|cpu|D_src1_reg[0]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000011001010011000101110100101010001110110110111001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[0]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(0),
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(0),
	combout => \u0|cpu|cpu|D_src1_reg[0]~6_combout\);

-- Location: FF_X24_Y9_N29
\u0|cpu|cpu|E_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[0]~6_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(0));

-- Location: LABCELL_X17_Y8_N0
\u0|cpu|cpu|Add9~134\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	cin => GND,
	cout => \u0|cpu|cpu|Add9~134_cout\);

-- Location: LABCELL_X17_Y8_N3
\u0|cpu|cpu|Add9~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(0),
	cin => \u0|cpu|cpu|Add9~134_cout\,
	sumout => \u0|cpu|cpu|Add9~65_sumout\,
	cout => \u0|cpu|cpu|Add9~66\);

-- Location: LABCELL_X17_Y8_N6
\u0|cpu|cpu|Add9~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2[1]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(1),
	cin => \u0|cpu|cpu|Add9~66\,
	sumout => \u0|cpu|cpu|Add9~69_sumout\,
	cout => \u0|cpu|cpu|Add9~70\);

-- Location: MLABCELL_X15_Y5_N51
\u0|cpu|cpu|E_mem_byte_en~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101111111011111110111111101111000011110000111100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~65_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~69_sumout\,
	combout => \u0|cpu|cpu|E_mem_byte_en~0_combout\);

-- Location: FF_X15_Y5_N52
\u0|cpu|cpu|M_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_mem_byte_en~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_byte_en\(0));

-- Location: FF_X15_Y6_N10
\u0|cpu|cpu|A_mem_byte_en[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_byte_en\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_byte_en\(0));

-- Location: MLABCELL_X6_Y6_N0
\u0|mm_interconnect_0|cmd_mux_002|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(32) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|cpu|cpu|A_mem_byte_en\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(0),
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32));

-- Location: FF_X6_Y6_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(32),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|byteenable\(0));

-- Location: MLABCELL_X6_Y6_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_byteenable\(0),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_byteenable[0]~0_combout\);

-- Location: FF_X4_Y8_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[18]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(18),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(18));

-- Location: LABCELL_X7_Y7_N48
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\ = ( \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(18) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(18),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\);

-- Location: FF_X7_Y7_N49
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[18]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18));

-- Location: LABCELL_X10_Y7_N54
\u0|mm_interconnect_0|rsp_mux_001|src_data[18]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(18) = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18))) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(18) & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(18),
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(18),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(18));

-- Location: FF_X10_Y7_N55
\u0|cpu|cpu|i_readdata_d1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(18));

-- Location: FF_X13_Y9_N58
\u0|cpu|cpu|D_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(6));

-- Location: MLABCELL_X21_Y9_N30
\u0|cpu|cpu|D_src2[0]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2[12]~1_combout\,
	combout => \u0|cpu|cpu|D_src2[0]~10_combout\);

-- Location: MLABCELL_X21_Y9_N21
\u0|cpu|cpu|D_src2_reg[0]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010111100100000011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(0),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(0),
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[0]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~8_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[0]~9_combout\);

-- Location: MLABCELL_X21_Y9_N24
\u0|cpu|cpu|D_src2[0]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101100111011101110111011101100111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2[0]~10_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~9_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|cpu|cpu|D_src2[0]~11_combout\);

-- Location: FF_X21_Y9_N25
\u0|cpu|cpu|E_src2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[0]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(0));

-- Location: FF_X17_Y8_N5
\u0|cpu|cpu|M_mem_baddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~65_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(0));

-- Location: LABCELL_X13_Y10_N48
\u0|cpu|cpu|M_ld_align_sh8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_ctrl_ld8~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_mem_baddr\(0),
	combout => \u0|cpu|cpu|M_ld_align_sh8~combout\);

-- Location: FF_X13_Y10_N49
\u0|cpu|cpu|A_ld_align_sh8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_ld_align_sh8~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ld_align_sh8~q\);

-- Location: LABCELL_X7_Y6_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[6]~feeder_combout\);

-- Location: FF_X7_Y6_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[6]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(6),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(6));

-- Location: FF_X10_Y6_N34
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6));

-- Location: FF_X10_Y6_N49
\u0|led_pio|data_out[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[6]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(6));

-- Location: LABCELL_X10_Y6_N30
\u0|led_pio|readdata[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(6) = ( !\u0|cpu|cpu|A_mem_baddr\(2) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & \u0|led_pio|data_out\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datad => \u0|led_pio|ALT_INV_data_out\(6),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	combout => \u0|led_pio|readdata\(6));

-- Location: FF_X10_Y6_N32
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(6));

-- Location: LABCELL_X10_Y6_N33
\u0|mm_interconnect_0|rsp_mux|src_data[6]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[6]~11_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(6) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6))) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0)) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(6) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(6),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[6]~11_combout\);

-- Location: FF_X17_Y6_N2
\u0|cpu|cpu|A_st_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(6));

-- Location: LABCELL_X17_Y6_N42
\u0|mm_interconnect_0|cmd_mux_003|src_payload~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(6),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~6_combout\);

-- Location: MLABCELL_X15_Y6_N9
\u0|mm_interconnect_0|cmd_mux_003|src_data[32]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(32) = ( \u0|cpu|cpu|A_mem_byte_en\(0) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) ) ) # ( !\u0|cpu|cpu|A_mem_byte_en\(0) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) ) ) # ( 
-- \u0|cpu|cpu|A_mem_byte_en\(0) & ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_byte_en\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(32));

-- Location: M10K_X26_Y6_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

-- Location: FF_X12_Y2_N7
\u0|sys_clk_timer|internal_counter[22]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~21_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q\);

-- Location: FF_X13_Y2_N55
\u0|sys_clk_timer|counter_snapshot[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter[22]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(22));

-- Location: LABCELL_X13_Y2_N57
\u0|sys_clk_timer|counter_snapshot[6]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[6]~4_combout\ = ( !\u0|sys_clk_timer|internal_counter[6]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter[6]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|counter_snapshot[6]~4_combout\);

-- Location: FF_X13_Y2_N59
\u0|sys_clk_timer|counter_snapshot[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[6]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(6));

-- Location: LABCELL_X13_Y2_N39
\u0|sys_clk_timer|read_mux_out[6]~44\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[6]~44_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & (((!\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|sys_clk_timer|period_l_register\(6))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|period_h_register\(6))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (((\u0|sys_clk_timer|counter_snapshot\(6))))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|counter_snapshot\(22))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0101000000000000000010100010001001010000010101010000101000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datab => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(22),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(6),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_period_h_register\(6),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(6),
	combout => \u0|sys_clk_timer|read_mux_out[6]~44_combout\);

-- Location: FF_X10_Y3_N7
\u0|sys_clk_timer|readdata[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|read_mux_out[6]~44_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(6));

-- Location: FF_X8_Y5_N17
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6));

-- Location: MLABCELL_X8_Y5_N12
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\);

-- Location: FF_X8_Y5_N14
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[6]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6));

-- Location: MLABCELL_X8_Y5_N15
\u0|mm_interconnect_0|rsp_mux|src_data[6]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6))))) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(6) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(6)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(6),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\);

-- Location: LABCELL_X10_Y6_N27
\u0|mm_interconnect_0|rsp_mux|src_data[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(6) = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( \u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\ & ( (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[6]~11_combout\) ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( \u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\ & ( \u0|mm_interconnect_0|rsp_mux|src_data[6]~11_combout\ ) ) ) # ( 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( !\u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\ ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( !\u0|mm_interconnect_0|rsp_mux|src_data[6]~10_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111101010101010101010101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~11_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datae => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(6),
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[6]~10_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(6));

-- Location: FF_X10_Y6_N28
\u0|cpu|cpu|d_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(6));

-- Location: LABCELL_X4_Y6_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[14]~feeder_combout\);

-- Location: FF_X4_Y6_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[14]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(14));

-- Location: FF_X10_Y7_N17
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(14));

-- Location: LABCELL_X7_Y4_N9
\u0|jtag_uart|woverflow~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|woverflow~0_combout\ = ( \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( ((\u0|cpu|cpu|d_write~DUPLICATE_q\ & (\u0|jtag_uart|av_waitrequest~1_combout\ & 
-- !\u0|cpu|cpu|A_mem_baddr\(2)))) # (\u0|jtag_uart|woverflow~q\) ) ) # ( !\u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|b_full~q\ & ( (\u0|jtag_uart|woverflow~q\ & ((!\u0|cpu|cpu|d_write~DUPLICATE_q\) # 
-- ((!\u0|jtag_uart|av_waitrequest~1_combout\) # (\u0|cpu|cpu|A_mem_baddr\(2))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101111000000001110111100010000111111110001000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datab => \u0|jtag_uart|ALT_INV_av_waitrequest~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datad => \u0|jtag_uart|ALT_INV_woverflow~q\,
	dataf => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_w|wfifo|auto_generated|dpfifo|fifo_state|ALT_INV_b_full~q\,
	combout => \u0|jtag_uart|woverflow~0_combout\);

-- Location: FF_X7_Y4_N10
\u0|jtag_uart|woverflow\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|woverflow~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|woverflow~q\);

-- Location: FF_X10_Y5_N25
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|woverflow~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14));

-- Location: LABCELL_X13_Y2_N51
\u0|sys_clk_timer|counter_snapshot[14]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[14]~8_combout\ = !\u0|sys_clk_timer|internal_counter\(14)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(14),
	combout => \u0|sys_clk_timer|counter_snapshot[14]~8_combout\);

-- Location: FF_X13_Y2_N53
\u0|sys_clk_timer|counter_snapshot[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[14]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(14));

-- Location: LABCELL_X13_Y2_N27
\u0|sys_clk_timer|counter_snapshot[30]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[30]~feeder_combout\ = \u0|sys_clk_timer|internal_counter\(30)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter\(30),
	combout => \u0|sys_clk_timer|counter_snapshot[30]~feeder_combout\);

-- Location: FF_X13_Y2_N28
\u0|sys_clk_timer|counter_snapshot[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[30]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(30));

-- Location: LABCELL_X13_Y2_N42
\u0|sys_clk_timer|read_mux_out[14]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[14]~16_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (((!\u0|sys_clk_timer|period_l_register\(14))))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|period_h_register\(14))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(14))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|counter_snapshot\(30))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000010110001000010100000000000000000101100010101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_period_h_register\(14),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(14),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(30),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(14),
	combout => \u0|sys_clk_timer|read_mux_out[14]~16_combout\);

-- Location: FF_X13_Y2_N43
\u0|sys_clk_timer|readdata[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[14]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(14));

-- Location: FF_X10_Y5_N29
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14));

-- Location: LABCELL_X10_Y5_N27
\u0|mm_interconnect_0|rsp_mux|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14))))) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(14) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(14)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010000000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(14),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\);

-- Location: LABCELL_X10_Y7_N42
\u0|mm_interconnect_0|rsp_mux|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\ = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(14) & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(14)))) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(14) & ( 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~30_combout\) # ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(14))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111010101111111111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(14),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~30_combout\,
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(14),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\);

-- Location: FF_X10_Y7_N44
\u0|cpu|cpu|d_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(14));

-- Location: LABCELL_X10_Y7_N48
\u0|cpu|cpu|A_slow_inst_result_nxt[6]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001001110111000001010000010100100010011101111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datab => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(6),
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(30),
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(14),
	datae => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(22),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6_combout\);

-- Location: FF_X10_Y7_N49
\u0|cpu|cpu|A_slow_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[6]~6_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(6));

-- Location: FF_X29_Y7_N10
\u0|cpu|cpu|M_pc_plus_one[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~13_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(4));

-- Location: MLABCELL_X25_Y8_N54
\u0|cpu|cpu|A_inst_result[6]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(4),
	combout => \u0|cpu|cpu|A_inst_result[6]~feeder_combout\);

-- Location: FF_X24_Y8_N55
\u0|cpu|cpu|M_alu_result[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_alu_result[6]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result[6]~DUPLICATE_q\);

-- Location: FF_X25_Y8_N56
\u0|cpu|cpu|A_inst_result[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[6]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result[6]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(6));

-- Location: LABCELL_X24_Y8_N12
\u0|cpu|cpu|A_wr_data_unfiltered[6]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011001110000000101100111000010011110111110001001111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(6),
	datad => \u0|cpu|cpu|ALT_INV_A_inst_result\(6),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(6),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[6]~7_combout\);

-- Location: FF_X22_Y8_N41
\u0|cpu|cpu|W_wr_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[12]~31_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(12));

-- Location: FF_X21_Y8_N29
\u0|cpu|cpu|M_alu_result[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(12));

-- Location: MLABCELL_X21_Y8_N15
\u0|cpu|cpu|D_src2_reg[12]~78\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011010001011110111100000001101010110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[12]~31_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(12),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(12),
	combout => \u0|cpu|cpu|D_src2_reg[12]~78_combout\);

-- Location: MLABCELL_X21_Y8_N21
\u0|cpu|cpu|D_src2_reg[12]~79\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000000000000111100000101000001011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result\(12),
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[12]~78_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[12]~79_combout\);

-- Location: FF_X19_Y8_N49
\u0|cpu|cpu|E_src2[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[12]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[12]~79_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2[12]~DUPLICATE_q\);

-- Location: LABCELL_X17_Y8_N39
\u0|cpu|cpu|Add9~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(12),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2[12]~DUPLICATE_q\,
	cin => \u0|cpu|cpu|Add9~22\,
	sumout => \u0|cpu|cpu|Add9~17_sumout\,
	cout => \u0|cpu|cpu|Add9~18\);

-- Location: LABCELL_X17_Y8_N42
\u0|cpu|cpu|Add9~57\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[13]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(13),
	cin => \u0|cpu|cpu|Add9~18\,
	sumout => \u0|cpu|cpu|Add9~57_sumout\,
	cout => \u0|cpu|cpu|Add9~58\);

-- Location: FF_X29_Y8_N44
\u0|cpu|cpu|E_extra_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add1~5_sumout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(13));

-- Location: LABCELL_X18_Y8_N15
\u0|cpu|cpu|E_alu_result[15]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101011111000011110101111100111111011111110011111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~27_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~49_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(13),
	combout => \u0|cpu|cpu|E_alu_result\(15));

-- Location: FF_X21_Y8_N46
\u0|cpu|cpu|M_alu_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(15));

-- Location: LABCELL_X22_Y9_N54
\u0|cpu|cpu|D_src1_reg[15]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110000000001010011111111110101001100001111010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(15),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(15),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[15]~29_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	combout => \u0|cpu|cpu|D_src1_reg[15]~28_combout\);

-- Location: FF_X22_Y9_N55
\u0|cpu|cpu|E_src1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[15]~28_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(15));

-- Location: FF_X18_Y8_N19
\u0|cpu|cpu|M_target_pcb[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(15));

-- Location: FF_X21_Y5_N43
\u0|cpu|cpu|A_shift_rot_result[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[15]~28_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[15]~DUPLICATE_q\);

-- Location: LABCELL_X10_Y8_N18
\u0|cpu|cpu|A_slow_inst_result_nxt[15]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100010001110100011100110011111111110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(15),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(31),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~29_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[15]~28_combout\);

-- Location: FF_X10_Y8_N19
\u0|cpu|cpu|A_slow_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[15]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(15));

-- Location: FF_X29_Y7_N38
\u0|cpu|cpu|M_pc_plus_one[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~41_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(13));

-- Location: MLABCELL_X25_Y8_N18
\u0|cpu|cpu|A_inst_result[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(13),
	combout => \u0|cpu|cpu|A_inst_result[15]~feeder_combout\);

-- Location: FF_X25_Y8_N20
\u0|cpu|cpu|A_inst_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[15]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(15));

-- Location: MLABCELL_X25_Y8_N21
\u0|cpu|cpu|A_wr_data_unfiltered[15]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000000000011010111111111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[15]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(15),
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(15),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[15]~29_combout\);

-- Location: FF_X22_Y9_N47
\u0|cpu|cpu|W_wr_data[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[15]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(15));

-- Location: LABCELL_X22_Y9_N45
\u0|cpu|cpu|D_src2_reg[15]~74\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001101010011010100111010001110100011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(15),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[15]~29_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(15),
	combout => \u0|cpu|cpu|D_src2_reg[15]~74_combout\);

-- Location: LABCELL_X18_Y8_N24
\u0|cpu|cpu|D_src2_reg[15]~75\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[15]~74_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result\(15),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[15]~75_combout\);

-- Location: FF_X18_Y8_N26
\u0|cpu|cpu|E_src2_reg[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[15]~75_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(15));

-- Location: LABCELL_X22_Y8_N27
\u0|cpu|cpu|D_src2_reg[31]~104\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~73_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~8_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[31]~104_combout\);

-- Location: LABCELL_X22_Y8_N0
\u0|cpu|cpu|D_src2_reg[31]~84\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100001111111101110011011100110101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~104_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[31]~28_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[31]~84_combout\);

-- Location: FF_X22_Y8_N1
\u0|cpu|cpu|E_src2_reg[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[31]~84_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(31));

-- Location: LABCELL_X18_Y8_N51
\u0|cpu|cpu|E_st_data[31]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111110101111101011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2_reg\(15),
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_mem16~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2_reg\(31),
	combout => \u0|cpu|cpu|E_st_data[31]~0_combout\);

-- Location: FF_X18_Y8_N52
\u0|cpu|cpu|M_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_st_data[31]~0_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(31));

-- Location: FF_X12_Y11_N11
\u0|cpu|cpu|A_st_data[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(31));

-- Location: LABCELL_X12_Y11_N9
\u0|mm_interconnect_0|cmd_mux_003|src_payload~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(31))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(31),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~9_combout\);

-- Location: M10K_X5_Y12_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

-- Location: LABCELL_X7_Y8_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\ = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(31)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31) & ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(31) & ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(31) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(31),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(31),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\);

-- Location: FF_X7_Y8_N32
\u0|cpu|cpu|d_readdata_d1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(31));

-- Location: FF_X13_Y10_N8
\u0|cpu|cpu|M_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal220~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld_signed~q\);

-- Location: FF_X10_Y8_N43
\u0|cpu|cpu|A_ctrl_ld_signed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_ld_signed~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_ld_signed~q\);

-- Location: FF_X10_Y8_N47
\u0|cpu|cpu|A_ctrl_ld16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_ld16~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_ld16~q\);

-- Location: LABCELL_X10_Y8_N42
\u0|cpu|cpu|A_mem_baddr[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_mem_baddr\(0),
	combout => \u0|cpu|cpu|A_mem_baddr[0]~feeder_combout\);

-- Location: FF_X10_Y8_N44
\u0|cpu|cpu|A_mem_baddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_mem_baddr[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(0));

-- Location: LABCELL_X10_Y8_N45
\u0|cpu|cpu|A_slow_ld_data_sign_bit~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_ld16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(0),
	combout => \u0|cpu|cpu|A_slow_ld_data_sign_bit~0_combout\);

-- Location: FF_X10_Y8_N32
\u0|cpu|cpu|A_mem_baddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(1));

-- Location: LABCELL_X10_Y8_N30
\u0|cpu|cpu|A_slow_ld_data_fill_bit~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000001111000000000000111100000000001100110000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(31),
	datab => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(23),
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(15),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_ld_signed~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_sign_bit~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(1),
	datag => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(7),
	combout => \u0|cpu|cpu|A_slow_ld_data_fill_bit~0_combout\);

-- Location: LABCELL_X10_Y7_N24
\u0|cpu|cpu|A_slow_inst_result_nxt[14]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010100010000001111010011101010010111100100101011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~31_combout\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(30),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(14),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[14]~29_combout\);

-- Location: FF_X10_Y7_N25
\u0|cpu|cpu|A_slow_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[14]~29_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(14));

-- Location: MLABCELL_X25_Y8_N39
\u0|cpu|cpu|A_inst_result[14]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(12),
	combout => \u0|cpu|cpu|A_inst_result[14]~feeder_combout\);

-- Location: FF_X24_Y8_N31
\u0|cpu|cpu|M_alu_result[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result[14]~DUPLICATE_q\);

-- Location: FF_X25_Y8_N41
\u0|cpu|cpu|A_inst_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[14]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result[14]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(14));

-- Location: LABCELL_X24_Y8_N15
\u0|cpu|cpu|A_wr_data_unfiltered[14]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001111001101111011111100110111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(14),
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(14),
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(14),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[14]~30_combout\);

-- Location: FF_X24_Y8_N23
\u0|cpu|cpu|W_wr_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[14]~30_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(14));

-- Location: LABCELL_X24_Y8_N36
\u0|cpu|cpu|D_src1_reg[14]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(14),
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(14),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[14]~30_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	combout => \u0|cpu|cpu|D_src1_reg[14]~29_combout\);

-- Location: FF_X24_Y8_N37
\u0|cpu|cpu|E_src1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[14]~29_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(14));

-- Location: LABCELL_X19_Y8_N57
\u0|cpu|cpu|E_alu_result~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000001001000010000000100010001000100100001000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(14),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(14),
	combout => \u0|cpu|cpu|E_alu_result~28_combout\);

-- Location: LABCELL_X24_Y8_N48
\u0|cpu|cpu|E_alu_result[14]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101110111010101010111011101010101011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~28_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Add9~53_sumout\,
	datae => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(12),
	combout => \u0|cpu|cpu|E_alu_result\(14));

-- Location: LABCELL_X24_Y8_N21
\u0|cpu|cpu|D_src2_reg[14]~76\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100110101001101011100010111000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(14),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[14]~30_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(14),
	combout => \u0|cpu|cpu|D_src2_reg[14]~76_combout\);

-- Location: LABCELL_X24_Y8_N6
\u0|cpu|cpu|D_src2_reg[14]~77\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result\(14),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[14]~76_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(14),
	combout => \u0|cpu|cpu|D_src2_reg[14]~77_combout\);

-- Location: FF_X24_Y8_N8
\u0|cpu|cpu|E_src2_reg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[14]~77_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(14));

-- Location: FF_X15_Y5_N5
\u0|cpu|cpu|M_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[14]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(14));

-- Location: FF_X15_Y5_N35
\u0|cpu|cpu|A_st_data[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(14));

-- Location: MLABCELL_X15_Y5_N33
\u0|mm_interconnect_0|cmd_mux_003|src_payload~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(14))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(14),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~29_combout\);

-- Location: M10K_X14_Y3_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y7_N33
\u0|mm_interconnect_0|rsp_mux_001|src_data[14]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(14) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(14) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(14))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(14) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(14)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(14),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(14),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(14));

-- Location: FF_X10_Y7_N35
\u0|cpu|cpu|i_readdata_d1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(14));

-- Location: FF_X27_Y10_N2
\u0|cpu|cpu|D_iw[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(30),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(30));

-- Location: LABCELL_X27_Y10_N0
\u0|cpu|cpu|rf_a_rd_port_addr[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(30),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	combout => \u0|cpu|cpu|rf_a_rd_port_addr[3]~3_combout\);

-- Location: FF_X24_Y9_N53
\u0|cpu|cpu|W_wr_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[5]~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(5));

-- Location: LABCELL_X24_Y9_N39
\u0|cpu|cpu|D_src1_reg[5]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[5]~6_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(5),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(5),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[5]~21_combout\);

-- Location: FF_X24_Y9_N40
\u0|cpu|cpu|E_src1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[5]~21_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(5));

-- Location: LABCELL_X19_Y8_N9
\u0|cpu|cpu|E_src2[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	combout => \u0|cpu|cpu|E_src2[5]~feeder_combout\);

-- Location: FF_X19_Y8_N10
\u0|cpu|cpu|E_src2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[5]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[5]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(5));

-- Location: LABCELL_X17_Y6_N27
\u0|cpu|cpu|E_alu_result~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100100011001000100000000000000000101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(5),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datae => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(5),
	combout => \u0|cpu|cpu|E_alu_result~4_combout\);

-- Location: LABCELL_X17_Y6_N33
\u0|cpu|cpu|E_alu_result[5]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111111111111101010101010111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_extra_pc\(3),
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~13_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(5));

-- Location: FF_X23_Y8_N28
\u0|cpu|cpu|M_alu_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(5));

-- Location: FF_X25_Y8_N26
\u0|cpu|cpu|A_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[5]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(5));

-- Location: MLABCELL_X8_Y5_N57
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\);

-- Location: FF_X8_Y5_N59
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[5]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X15_Y4_N6
\u0|led_pio|data_out[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|data_out[5]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data[5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[5]~DUPLICATE_q\,
	combout => \u0|led_pio|data_out[5]~feeder_combout\);

-- Location: FF_X15_Y4_N7
\u0|led_pio|data_out[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|data_out[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(5));

-- Location: MLABCELL_X8_Y5_N54
\u0|led_pio|readdata[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(5) = ( !\u0|cpu|cpu|A_mem_baddr\(3) & ( (!\u0|cpu|cpu|A_mem_baddr\(2) & \u0|led_pio|data_out\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datad => \u0|led_pio|ALT_INV_data_out\(5),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|led_pio|readdata\(5));

-- Location: FF_X8_Y5_N56
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(5));

-- Location: FF_X12_Y2_N44
\u0|sys_clk_timer|counter_snapshot[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(21));

-- Location: LABCELL_X13_Y3_N21
\u0|sys_clk_timer|counter_snapshot[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[5]~feeder_combout\ = ( \u0|sys_clk_timer|internal_counter\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(5),
	combout => \u0|sys_clk_timer|counter_snapshot[5]~feeder_combout\);

-- Location: FF_X13_Y3_N23
\u0|sys_clk_timer|counter_snapshot[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[5]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(5));

-- Location: LABCELL_X13_Y3_N12
\u0|sys_clk_timer|read_mux_out[5]~48\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[5]~48_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( ((\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|period_l_register\(5))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|period_h_register\(5))))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & ((\u0|sys_clk_timer|counter_snapshot\(5)))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|counter_snapshot\(21)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000111010001110100001100001111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(21),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(5),
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(5),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(5),
	combout => \u0|sys_clk_timer|read_mux_out[5]~48_combout\);

-- Location: FF_X13_Y3_N13
\u0|sys_clk_timer|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[5]~48_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(5));

-- Location: FF_X8_Y5_N26
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5));

-- Location: MLABCELL_X8_Y5_N24
\u0|mm_interconnect_0|rsp_mux|src_data[5]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5) & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(5) & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5))))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5) & ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(5) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)))) ) ) ) # 
-- ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5) & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(5) & ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011100000000011100000111000001110000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(5),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(5),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(5),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\);

-- Location: MLABCELL_X6_Y8_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[5]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[5]~feeder_combout\);

-- Location: FF_X6_Y8_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[5]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(5),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(5));

-- Location: FF_X9_Y9_N4
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5));

-- Location: LABCELL_X10_Y9_N15
\u0|mm_interconnect_0|rsp_mux|src_data[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(5) = ( \u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\ & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5) & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(5) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\ & ( 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5) ) ) # ( \u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\ & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5) & ( 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(5) & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[5]~9_combout\ & ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000110000001111111111111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[5]~9_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(5),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(5));

-- Location: FF_X10_Y9_N16
\u0|cpu|cpu|d_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(5));

-- Location: LABCELL_X10_Y9_N18
\u0|cpu|cpu|A_slow_inst_result_nxt[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000111010001110100110011111111110001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(29),
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(21),
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(5),
	datae => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(13),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5_combout\);

-- Location: FF_X10_Y9_N19
\u0|cpu|cpu|A_slow_inst_result[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[5]~5_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(5));

-- Location: MLABCELL_X21_Y7_N15
\u0|cpu|cpu|A_wr_data_unfiltered[5]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000000000110011000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_inst_result\(5),
	datac => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(5),
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(5),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[5]~6_combout\);

-- Location: LABCELL_X19_Y9_N48
\u0|cpu|cpu|D_src2[17]~34\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unsigned_lo_imm16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_hi_imm16~q\,
	combout => \u0|cpu|cpu|D_src2[17]~34_combout\);

-- Location: LABCELL_X19_Y9_N54
\u0|cpu|cpu|D_src2[17]~35\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000011110000111111001100110011000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[17]~65_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2[17]~34_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[17]~35_combout\);

-- Location: FF_X19_Y9_N56
\u0|cpu|cpu|E_src2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[17]~35_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[28]~3_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(17));

-- Location: LABCELL_X16_Y9_N15
\u0|cpu|cpu|D_src2_reg[17]~64\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111101000100010001000111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(17),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(17),
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[17]~24_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[17]~64_combout\);

-- Location: LABCELL_X19_Y9_N21
\u0|cpu|cpu|D_src2_reg[17]~65\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111011001100111111101100110000110010000000000011001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~129_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~22_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[17]~64_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[17]~65_combout\);

-- Location: LABCELL_X19_Y9_N18
\u0|cpu|cpu|D_src2_reg[17]~97\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000111111001100000011111100110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[17]~65_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(17),
	combout => \u0|cpu|cpu|D_src2_reg[17]~97_combout\);

-- Location: FF_X19_Y9_N20
\u0|cpu|cpu|E_src2_reg[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[17]~97_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(17));

-- Location: FF_X12_Y8_N25
\u0|cpu|cpu|M_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[17]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(17));

-- Location: FF_X7_Y8_N56
\u0|cpu|cpu|A_st_data[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(17));

-- Location: LABCELL_X7_Y8_N54
\u0|mm_interconnect_0|cmd_mux_003|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\ = ( \u0|cpu|cpu|A_st_data\(17) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(17),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~23_combout\);

-- Location: M10K_X5_Y8_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y8_N42
\u0|mm_interconnect_0|rsp_mux_001|src_data[17]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(17) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(17) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(17)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(17),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(17),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(17));

-- Location: FF_X11_Y8_N43
\u0|cpu|cpu|i_readdata_d1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(17));

-- Location: LABCELL_X13_Y9_N15
\u0|cpu|cpu|D_iw[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	combout => \u0|cpu|cpu|D_iw[8]~feeder_combout\);

-- Location: FF_X13_Y9_N16
\u0|cpu|cpu|D_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_iw[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(8));

-- Location: LABCELL_X13_Y9_N27
\u0|cpu|cpu|E_iw[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	combout => \u0|cpu|cpu|E_iw[8]~feeder_combout\);

-- Location: FF_X13_Y9_N28
\u0|cpu|cpu|E_iw[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_iw[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(8));

-- Location: LABCELL_X13_Y8_N33
\u0|cpu|cpu|E_op_trap\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000000000000010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_E_op_rdctl~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(12),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(14),
	combout => \u0|cpu|cpu|E_op_trap~combout\);

-- Location: FF_X13_Y8_N34
\u0|cpu|cpu|M_exc_trap_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_op_trap~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_exc_trap_inst_pri15~q\);

-- Location: LABCELL_X12_Y7_N33
\u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	datab => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_exc_trap_inst_pri15~q\,
	combout => \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout\);

-- Location: FF_X12_Y7_N34
\u0|cpu|cpu|A_exc_trap_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_exc_trap_inst_pri15_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_exc_trap_inst_pri15~q\);

-- Location: LABCELL_X12_Y7_N15
\u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_hbreak_req~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	dataf => \u0|cpu|cpu|ALT_INV_hbreak_req~0_combout\,
	combout => \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout\);

-- Location: FF_X12_Y7_N16
\u0|cpu|cpu|A_exc_norm_intr_pri5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_exc_norm_intr_pri5_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_exc_norm_intr_pri5~q\);

-- Location: LABCELL_X11_Y9_N33
\u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_exc_trap_inst_pri15~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_norm_intr_pri5~q\,
	combout => \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout\);

-- Location: LABCELL_X11_Y9_N30
\u0|cpu|cpu|W_exception_reg_cause[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_highest_pri_cause_code[1]~1_combout\,
	combout => \u0|cpu|cpu|W_exception_reg_cause[2]~0_combout\);

-- Location: LABCELL_X11_Y7_N18
\u0|cpu|cpu|A_exc_active_no_break\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|A_exc_active_no_break~combout\);

-- Location: FF_X11_Y9_N32
\u0|cpu|cpu|W_exception_reg_cause[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_exception_reg_cause[2]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_exc_active_no_break~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_exception_reg_cause\(2));

-- Location: LABCELL_X11_Y9_N15
\u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(8),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(6),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(9),
	dataf => \u0|cpu|cpu|ALT_INV_W_exception_reg_cause\(2),
	combout => \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4_combout\);

-- Location: FF_X11_Y9_N17
\u0|cpu|cpu|M_control_reg_rddata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_control_reg_rddata_muxed[4]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_control_reg_rddata\(4));

-- Location: LABCELL_X13_Y9_N30
\u0|cpu|cpu|M_inst_result[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010101000000110101010111001111010101011100111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(2),
	datab => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(4),
	datad => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_alu_result\(4),
	combout => \u0|cpu|cpu|M_inst_result[4]~4_combout\);

-- Location: FF_X13_Y9_N31
\u0|cpu|cpu|A_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_inst_result[4]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(4));

-- Location: FF_X12_Y9_N47
\u0|cpu|cpu|A_st_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_st_data[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(4));

-- Location: LABCELL_X12_Y9_N24
\u0|mm_interconnect_0|cmd_mux_003|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\ = ( \u0|cpu|cpu|A_st_data\(4) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(4),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~4_combout\);

-- Location: M10K_X26_Y12_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

-- Location: MLABCELL_X8_Y5_N3
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X8_Y5_N4
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[4]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4));

-- Location: FF_X12_Y2_N58
\u0|sys_clk_timer|counter_snapshot[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(4));

-- Location: FF_X12_Y2_N52
\u0|sys_clk_timer|counter_snapshot[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(20));

-- Location: LABCELL_X12_Y2_N36
\u0|sys_clk_timer|read_mux_out[4]~52\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[4]~52_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( ((\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & ((\u0|sys_clk_timer|period_l_register\(4)))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|period_h_register\(4)))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(4))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|counter_snapshot\(20))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000010100101111100011011000110110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_period_h_register\(4),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(4),
	datad => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(20),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(4),
	combout => \u0|sys_clk_timer|read_mux_out[4]~52_combout\);

-- Location: FF_X12_Y2_N37
\u0|sys_clk_timer|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[4]~52_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(4));

-- Location: FF_X10_Y4_N41
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4));

-- Location: LABCELL_X11_Y4_N36
\u0|led_pio|data_out[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|data_out[4]~feeder_combout\ = ( \u0|cpu|cpu|A_st_data[4]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[4]~DUPLICATE_q\,
	combout => \u0|led_pio|data_out[4]~feeder_combout\);

-- Location: FF_X11_Y4_N38
\u0|led_pio|data_out[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|data_out[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(4));

-- Location: LABCELL_X11_Y4_N15
\u0|led_pio|readdata[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(4) = ( \u0|led_pio|data_out\(4) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & !\u0|cpu|cpu|A_mem_baddr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	dataf => \u0|led_pio|ALT_INV_data_out\(4),
	combout => \u0|led_pio|readdata\(4));

-- Location: FF_X11_Y4_N16
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(4));

-- Location: LABCELL_X10_Y4_N39
\u0|mm_interconnect_0|rsp_mux|src_data[4]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[4]~8_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(4) & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4) & ( \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(4) & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) 
-- ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4) & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(4) & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(4) & ( !\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(4) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(4)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111010111110100000000011001000110010001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(4),
	datab => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(4),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(4),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[4]~8_combout\);

-- Location: LABCELL_X10_Y9_N42
\u0|mm_interconnect_0|rsp_mux|src_data[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(4) = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[4]~8_combout\) # ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(4) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\))) # (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(4)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[4]~8_combout\) # 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(4) & \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000101111111110000010111111111001101111111111100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(4),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[4]~8_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(4));

-- Location: FF_X10_Y9_N43
\u0|cpu|cpu|d_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(4));

-- Location: LABCELL_X10_Y9_N48
\u0|cpu|cpu|A_slow_inst_result_nxt[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111100001111111100110101001101010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(28),
	datab => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(12),
	datac => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(20),
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4_combout\);

-- Location: FF_X10_Y9_N49
\u0|cpu|cpu|A_slow_inst_result[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[4]~4_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(4));

-- Location: LABCELL_X12_Y9_N39
\u0|cpu|cpu|A_wr_data_unfiltered[4]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001101000001011010111100101111001011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(4),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(4),
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(4),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[4]~5_combout\);

-- Location: LABCELL_X23_Y8_N42
\u0|cpu|cpu|D_src2_reg[16]~82\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(16),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[16]~37_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[16]~82_combout\);

-- Location: FF_X23_Y8_N43
\u0|cpu|cpu|E_src2_reg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[16]~82_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(16));

-- Location: FF_X15_Y6_N40
\u0|cpu|cpu|M_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[16]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|M_st_data[23]~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(16));

-- Location: FF_X6_Y6_N55
\u0|cpu|cpu|A_st_data[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(16));

-- Location: LABCELL_X7_Y6_N42
\u0|mm_interconnect_0|cmd_mux_002|src_payload~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\ = ( \u0|cpu|cpu|A_st_data\(16) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(16),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\);

-- Location: FF_X7_Y6_N43
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(16));

-- Location: MLABCELL_X6_Y5_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(16),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1_combout\);

-- Location: FF_X6_Y5_N55
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[16]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\(16));

-- Location: MLABCELL_X6_Y7_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal1~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(3),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(0),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(2),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal1~0_combout\);

-- Location: MLABCELL_X6_Y5_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000001100000011000000110000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(16),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal1~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2_combout\);

-- Location: FF_X6_Y5_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~2_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(16));

-- Location: FF_X10_Y7_N11
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(16));

-- Location: LABCELL_X10_Y7_N57
\u0|mm_interconnect_0|rsp_mux_001|src_data[16]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(16) = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(16))) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(16) & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(16)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(16),
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(16),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(16));

-- Location: FF_X10_Y7_N58
\u0|cpu|cpu|i_readdata_d1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(16));

-- Location: FF_X31_Y8_N7
\u0|cpu|cpu|D_br_taken_waddr_partial[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~9_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(2));

-- Location: LABCELL_X31_Y9_N39
\u0|cpu|cpu|E_extra_pc[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(2),
	combout => \u0|cpu|cpu|E_extra_pc[2]~feeder_combout\);

-- Location: FF_X31_Y9_N5
\u0|cpu|cpu|D_pc_plus_one[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~9_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(2));

-- Location: FF_X31_Y9_N40
\u0|cpu|cpu|E_extra_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[2]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(2));

-- Location: LABCELL_X17_Y9_N15
\u0|cpu|cpu|E_alu_result~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000000000000010100000101000001010101010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(4),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|E_alu_result~3_combout\);

-- Location: LABCELL_X16_Y9_N48
\u0|cpu|cpu|E_alu_result[4]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111000111110001111100011111111111110001111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_extra_pc\(2),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Add9~9_sumout\,
	combout => \u0|cpu|cpu|E_alu_result\(4));

-- Location: LABCELL_X16_Y9_N18
\u0|cpu|cpu|D_src2_reg[4]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(4),
	datac => \u0|cpu|cpu|ALT_INV_W_wr_data\(4),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[4]~5_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[4]~17_combout\);

-- Location: LABCELL_X12_Y9_N48
\u0|cpu|cpu|D_src2_reg[4]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[4]~17_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[4]~18_combout\);

-- Location: FF_X12_Y9_N49
\u0|cpu|cpu|E_src2_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[4]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(4));

-- Location: LABCELL_X12_Y9_N3
\u0|cpu|cpu|M_st_data[12]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(4),
	combout => \u0|cpu|cpu|M_st_data[12]~feeder_combout\);

-- Location: FF_X12_Y9_N5
\u0|cpu|cpu|M_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[12]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(12));

-- Location: FF_X12_Y9_N1
\u0|cpu|cpu|A_st_data[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(12));

-- Location: MLABCELL_X15_Y5_N42
\u0|mm_interconnect_0|cmd_mux_003|src_payload~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(12))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(12),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~30_combout\);

-- Location: M10K_X14_Y5_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y7_N36
\u0|mm_interconnect_0|rsp_mux_001|src_data[12]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(12) = ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(12)) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(12)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(12) ) ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(12) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100001111000011110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(12),
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(12));

-- Location: FF_X10_Y7_N37
\u0|cpu|cpu|i_readdata_d1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(12));

-- Location: FF_X27_Y10_N5
\u0|cpu|cpu|D_iw[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(29),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(29));

-- Location: LABCELL_X27_Y10_N3
\u0|cpu|cpu|rf_a_rd_port_addr[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111011101000100011101110100010001110111010001000111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(29),
	datab => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	combout => \u0|cpu|cpu|rf_a_rd_port_addr[2]~2_combout\);

-- Location: FF_X15_Y7_N52
\u0|cpu|cpu|M_alu_result[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result[3]~DUPLICATE_q\);

-- Location: LABCELL_X16_Y9_N54
\u0|cpu|cpu|D_src1_reg[3]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(3),
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result[3]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[3]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[3]~20_combout\);

-- Location: FF_X16_Y9_N55
\u0|cpu|cpu|E_src1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[3]~20_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(3));

-- Location: LABCELL_X16_Y7_N57
\u0|cpu|cpu|E_alu_result~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000111000000001000011100000000000101100000000000010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(3),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~2_combout\);

-- Location: LABCELL_X31_Y9_N36
\u0|cpu|cpu|E_extra_pc[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(1),
	combout => \u0|cpu|cpu|E_extra_pc[1]~feeder_combout\);

-- Location: FF_X31_Y9_N32
\u0|cpu|cpu|D_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~5_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(1));

-- Location: FF_X31_Y9_N37
\u0|cpu|cpu|E_extra_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[1]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(1));

-- Location: MLABCELL_X15_Y7_N54
\u0|cpu|cpu|E_alu_result[3]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101111111111111111100110011011101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~1_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(1),
	combout => \u0|cpu|cpu|E_alu_result\(3));

-- Location: MLABCELL_X15_Y7_N9
\u0|cpu|cpu|D_src2_reg[3]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011010001010110011100000001001000110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result\(3),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[3]~15_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|cpu|cpu|D_src2_reg[3]~16_combout\);

-- Location: FF_X15_Y7_N10
\u0|cpu|cpu|E_src2_reg[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[3]~16_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg[3]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y5_N0
\u0|cpu|cpu|M_st_data[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg[3]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|M_st_data[11]~feeder_combout\);

-- Location: FF_X15_Y5_N2
\u0|cpu|cpu|M_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[11]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(11));

-- Location: FF_X15_Y5_N32
\u0|cpu|cpu|A_st_data[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(11));

-- Location: MLABCELL_X15_Y5_N30
\u0|mm_interconnect_0|cmd_mux_003|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(11))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(11),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~24_combout\);

-- Location: M10K_X26_Y5_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y8_N27
\u0|mm_interconnect_0|rsp_mux_001|src_data[11]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(11) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(11))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(11) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(11),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(11),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(11));

-- Location: FF_X10_Y8_N28
\u0|cpu|cpu|i_readdata_d1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(11));

-- Location: LABCELL_X27_Y10_N6
\u0|cpu|cpu|rf_a_rd_port_addr[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(28),
	combout => \u0|cpu|cpu|rf_a_rd_port_addr[1]~1_combout\);

-- Location: MLABCELL_X21_Y8_N54
\u0|cpu|cpu|D_src1_reg[12]~30\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100101011100000111010100101010001011110111101001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[12]~31_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(12),
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(12),
	combout => \u0|cpu|cpu|D_src1_reg[12]~30_combout\);

-- Location: FF_X21_Y8_N55
\u0|cpu|cpu|E_src1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[12]~30_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(12));

-- Location: FF_X17_Y8_N7
\u0|cpu|cpu|M_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add9~17_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(12));

-- Location: FF_X15_Y8_N4
\u0|cpu|cpu|A_mem_baddr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(12));

-- Location: LABCELL_X12_Y8_N51
\u0|mm_interconnect_0|router|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~0_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(11) & ( !\u0|cpu|cpu|A_mem_baddr\(8) & ( (!\u0|cpu|cpu|A_mem_baddr\(7) & (!\u0|cpu|cpu|A_mem_baddr\(9) & (!\u0|cpu|cpu|A_mem_baddr\(10) & \u0|cpu|cpu|A_mem_baddr\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(7),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(10),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(12),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(11),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(8),
	combout => \u0|mm_interconnect_0|router|Equal2~0_combout\);

-- Location: LABCELL_X10_Y3_N33
\u0|sys_clk_timer|period_l_wr_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|period_l_wr_strobe~0_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(5) & ( (\u0|mm_interconnect_0|router|Equal2~0_combout\ & (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|router|Equal2~1_combout\)) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	combout => \u0|sys_clk_timer|period_l_wr_strobe~0_combout\);

-- Location: LABCELL_X10_Y3_N24
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout\ & ( (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ & 
-- ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) $ (\u0|cpu|cpu|d_write~DUPLICATE_q\)) # (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001001000011110000100100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~0_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\);

-- Location: LABCELL_X10_Y3_N54
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\);

-- Location: FF_X10_Y3_N56
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X10_Y3_N27
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~1_combout\ & ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0) $ 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~1_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X10_Y3_N29
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1));

-- Location: LABCELL_X10_Y3_N12
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ = ( \u0|sys_clk_timer|period_l_wr_strobe~0_combout\ & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(1) & (!\u0|cpu|cpu|d_write~DUPLICATE_q\ $ 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101000001010000010100000101000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(1),
	datab => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~0_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X9_Y5_N45
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X9_Y5_N46
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X13_Y2_N29
\u0|sys_clk_timer|counter_snapshot[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(10));

-- Location: LABCELL_X13_Y2_N30
\u0|sys_clk_timer|counter_snapshot[26]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[26]~feeder_combout\ = \u0|sys_clk_timer|internal_counter\(26)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter\(26),
	combout => \u0|sys_clk_timer|counter_snapshot[26]~feeder_combout\);

-- Location: FF_X13_Y2_N32
\u0|sys_clk_timer|counter_snapshot[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[26]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(26));

-- Location: LABCELL_X13_Y2_N6
\u0|sys_clk_timer|read_mux_out[10]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[10]~28_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (((\u0|sys_clk_timer|period_l_register\(10))))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|period_h_register\(10))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(10))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|counter_snapshot\(26))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000011011000010100000000000000000000110110101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_period_h_register\(10),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(10),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(26),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(10),
	combout => \u0|sys_clk_timer|read_mux_out[10]~28_combout\);

-- Location: FF_X13_Y2_N7
\u0|sys_clk_timer|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[10]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(10));

-- Location: FF_X11_Y6_N29
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10));

-- Location: LABCELL_X7_Y4_N18
\u0|jtag_uart|ac~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|jtag_uart|ac~0_combout\ = ( \u0|cpu|cpu|A_st_data\(10) & ( (((!\u0|jtag_uart|ien_AE~0_combout\ & \u0|jtag_uart|ac~q\)) # (\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\)) # 
-- (\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~q\) ) ) # ( !\u0|cpu|cpu|A_st_data\(10) & ( ((\u0|jtag_uart|ac~q\) # (\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_ena~q\)) # 
-- (\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|t_pause~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111011101111111111101110111111101110111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_pause~q\,
	datab => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_t_ena~q\,
	datac => \u0|jtag_uart|ALT_INV_ien_AE~0_combout\,
	datad => \u0|jtag_uart|ALT_INV_ac~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(10),
	combout => \u0|jtag_uart|ac~0_combout\);

-- Location: FF_X7_Y4_N19
\u0|jtag_uart|ac\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|ac~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|ac~q\);

-- Location: FF_X11_Y6_N26
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|jtag_uart|ac~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10));

-- Location: LABCELL_X11_Y6_N27
\u0|mm_interconnect_0|rsp_mux|src_payload~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ( 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10) & 
-- ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) ) ) ) # ( 
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(10) & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(10) & ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010100001111000011110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(10),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(10),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\);

-- Location: LABCELL_X4_Y6_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[10]~feeder_combout\);

-- Location: FF_X4_Y6_N43
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[10]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(10));

-- Location: FF_X11_Y6_N35
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10));

-- Location: LABCELL_X11_Y6_N30
\u0|mm_interconnect_0|rsp_mux|src_payload~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\ = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) 
-- # (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) & ( 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10) & ( (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\) # (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) ) ) ) # ( 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10) & ( (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\) # (\u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\) 
-- ) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) & ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10) & ( \u0|mm_interconnect_0|rsp_mux|src_payload~24_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010111110101111101110111011101110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~24_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datae => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(10),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(10),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\);

-- Location: FF_X11_Y6_N32
\u0|cpu|cpu|d_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(10));

-- Location: LABCELL_X11_Y6_N48
\u0|cpu|cpu|A_slow_inst_result_nxt[10]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~25_combout\,
	datab => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(10),
	datac => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(26),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[10]~26_combout\);

-- Location: FF_X11_Y6_N49
\u0|cpu|cpu|A_slow_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[10]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(10));

-- Location: FF_X29_Y7_N22
\u0|cpu|cpu|M_pc_plus_one[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~33_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(8));

-- Location: MLABCELL_X25_Y8_N45
\u0|cpu|cpu|A_inst_result[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(8),
	combout => \u0|cpu|cpu|A_inst_result[10]~feeder_combout\);

-- Location: FF_X21_Y8_N19
\u0|cpu|cpu|M_alu_result[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result[10]~DUPLICATE_q\);

-- Location: FF_X25_Y8_N46
\u0|cpu|cpu|A_inst_result[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[10]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result[10]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(10));

-- Location: MLABCELL_X21_Y7_N48
\u0|cpu|cpu|A_wr_data_unfiltered[10]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010111100101111001000000111000001111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(10),
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(10),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(10),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[10]~27_combout\);

-- Location: FF_X21_Y8_N38
\u0|cpu|cpu|W_wr_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[10]~27_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(10));

-- Location: MLABCELL_X21_Y8_N36
\u0|cpu|cpu|D_src2_reg[10]~70\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100111101001111010000000111000001111111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(10),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_W_wr_data\(10),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~27_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[10]~70_combout\);

-- Location: MLABCELL_X21_Y8_N24
\u0|cpu|cpu|D_src2_reg[10]~71\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001000111011100000011000000110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[10]~70_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result\(10),
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[10]~71_combout\);

-- Location: FF_X19_Y8_N34
\u0|cpu|cpu|E_src2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[10]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[10]~71_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(10));

-- Location: FF_X17_Y8_N35
\u0|cpu|cpu|M_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~25_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(10));

-- Location: FF_X12_Y8_N41
\u0|cpu|cpu|A_mem_baddr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(10));

-- Location: LABCELL_X12_Y8_N45
\u0|mm_interconnect_0|cmd_mux_003|src_data[46]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(46) = ( \u0|cpu|cpu|A_mem_baddr\(10) & ( ((\u0|cpu|cpu|ic_fill_line\(5) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(10) & ( (\u0|cpu|cpu|ic_fill_line\(5) & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(5),
	datad => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(46));

-- Location: M10K_X14_Y6_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y9_N57
\u0|mm_interconnect_0|rsp_mux_001|src_data[5]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(5) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(5))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(5) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(5),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(5),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(5));

-- Location: FF_X7_Y9_N25
\u0|cpu|cpu|i_readdata_d1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|rsp_mux_001|src_data\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(5));

-- Location: FF_X27_Y10_N11
\u0|cpu|cpu|D_iw[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(27));

-- Location: LABCELL_X27_Y10_N9
\u0|cpu|cpu|rf_a_rd_port_addr[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111001111000000111100111100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(27),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	combout => \u0|cpu|cpu|rf_a_rd_port_addr[0]~0_combout\);

-- Location: LABCELL_X24_Y7_N48
\u0|cpu|cpu|D_src1_reg[28]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100000000111111110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(28),
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[28]~12_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(28),
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[28]~5_combout\);

-- Location: FF_X24_Y7_N49
\u0|cpu|cpu|E_src1[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[28]~5_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1[28]~DUPLICATE_q\);

-- Location: FF_X17_Y7_N58
\u0|cpu|cpu|M_src1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1[28]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(28));

-- Location: FF_X18_Y7_N19
\u0|cpu|cpu|A_shift_rot_result[28]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[28]~11_combout\,
	asdata => \u0|cpu|cpu|M_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[28]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y7_N6
\u0|cpu|cpu|A_shift_rot_fill_bit4[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011111100111011101111110000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[28]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~0_combout\,
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~2_combout\);

-- Location: LABCELL_X18_Y7_N18
\u0|cpu|cpu|A_shift_rot_result_nxt[28]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001100100001100010111010110101000111011001011100111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(27),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(29),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(24),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[28]~11_combout\);

-- Location: FF_X18_Y7_N20
\u0|cpu|cpu|A_shift_rot_result[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[28]~11_combout\,
	asdata => \u0|cpu|cpu|M_src1\(28),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(28));

-- Location: LABCELL_X18_Y7_N33
\u0|cpu|cpu|M_src1[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(23),
	combout => \u0|cpu|cpu|M_src1[23]~feeder_combout\);

-- Location: FF_X18_Y7_N35
\u0|cpu|cpu|M_src1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_src1[23]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(23));

-- Location: FF_X18_Y7_N38
\u0|cpu|cpu|A_shift_rot_result[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[23]~21_combout\,
	asdata => \u0|cpu|cpu|M_src1\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(23));

-- Location: LABCELL_X18_Y7_N42
\u0|cpu|cpu|A_shift_rot_result_nxt[27]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100110000010100000011111101011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(28),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(26),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(23),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[27]~22_combout\);

-- Location: FF_X17_Y7_N52
\u0|cpu|cpu|M_src1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(27));

-- Location: FF_X18_Y7_N43
\u0|cpu|cpu|A_shift_rot_result[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[27]~22_combout\,
	asdata => \u0|cpu|cpu|M_src1\(27),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(27));

-- Location: LABCELL_X19_Y7_N45
\u0|cpu|cpu|A_shift_rot_fill_bit~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000000001000100000000000100010101010100010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_logical~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(0),
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit~0_combout\);

-- Location: LABCELL_X19_Y7_N42
\u0|cpu|cpu|A_shift_rot_fill_bit4[3]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000101010001000000010101000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_logical~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31),
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(3),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_right_arith~q\,
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit4[3]~5_combout\);

-- Location: LABCELL_X19_Y7_N18
\u0|cpu|cpu|A_shift_rot_result_nxt[31]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000001110000001001010111010100101010011110100010111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(27),
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(30),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[3]~5_combout\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[31]~9_combout\);

-- Location: FF_X22_Y6_N5
\u0|cpu|cpu|M_src1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(31));

-- Location: FF_X19_Y7_N19
\u0|cpu|cpu|A_shift_rot_result[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[31]~9_combout\,
	asdata => \u0|cpu|cpu|M_src1\(31),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(31));

-- Location: LABCELL_X19_Y7_N9
\u0|cpu|cpu|A_shift_rot_fill_bit4[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(31),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_right_arith~q\,
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit4[0]~0_combout\);

-- Location: LABCELL_X19_Y7_N15
\u0|cpu|cpu|A_shift_rot_fill_bit4[1]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011000100110011001100010011001000110000001100100011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_rot_right~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(29),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(1),
	combout => \u0|cpu|cpu|A_shift_rot_fill_bit4[1]~3_combout\);

-- Location: LABCELL_X19_Y7_N30
\u0|cpu|cpu|A_shift_rot_result_nxt[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000000001011010111111011101110111010000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[1]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(2),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(5),
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(0),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[1]~1_combout\);

-- Location: FF_X16_Y9_N5
\u0|cpu|cpu|M_src1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(1));

-- Location: FF_X19_Y7_N31
\u0|cpu|cpu|A_shift_rot_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[1]~1_combout\,
	asdata => \u0|cpu|cpu|M_src1\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(1));

-- Location: FF_X15_Y9_N20
\u0|cpu|cpu|A_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(1));

-- Location: MLABCELL_X15_Y9_N0
\u0|mm_interconnect_0|cmd_mux_003|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~1_combout\);

-- Location: M10K_X14_Y9_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

-- Location: FF_X11_Y4_N58
\u0|led_pio|data_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(1));

-- Location: LABCELL_X11_Y4_N30
\u0|led_pio|readdata[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(1) = ( \u0|led_pio|data_out\(1) & ( (!\u0|cpu|cpu|A_mem_baddr\(2) & !\u0|cpu|cpu|A_mem_baddr\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001000100010001000100010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	dataf => \u0|led_pio|ALT_INV_data_out\(1),
	combout => \u0|led_pio|readdata\(1));

-- Location: FF_X11_Y4_N31
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X7_Y7_N21
\u0|mm_interconnect_0|rsp_mux|src_data[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~3_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(1))) # (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(1)) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111101010101010111110101010101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~3_combout\);

-- Location: LABCELL_X11_Y3_N33
\u0|sys_clk_timer|counter_snapshot[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[1]~1_combout\ = ( !\u0|sys_clk_timer|internal_counter\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(1),
	combout => \u0|sys_clk_timer|counter_snapshot[1]~1_combout\);

-- Location: FF_X11_Y3_N34
\u0|sys_clk_timer|counter_snapshot[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(1));

-- Location: LABCELL_X13_Y7_N6
\u0|sys_clk_timer|Equal6~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|Equal6~2_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(3) & ( (!\u0|cpu|cpu|A_mem_baddr\(2) & \u0|cpu|cpu|A_mem_baddr\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|sys_clk_timer|Equal6~2_combout\);

-- Location: LABCELL_X11_Y4_N9
\u0|sys_clk_timer|read_mux_out[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[1]~2_combout\ = ( \u0|sys_clk_timer|period_l_register\(1) & ( (\u0|sys_clk_timer|counter_snapshot\(1) & \u0|sys_clk_timer|Equal6~2_combout\) ) ) # ( !\u0|sys_clk_timer|period_l_register\(1) & ( 
-- ((\u0|sys_clk_timer|counter_snapshot\(1) & \u0|sys_clk_timer|Equal6~2_combout\)) # (\u0|sys_clk_timer|Equal6~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011101010111000000110000001101010111010101110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_Equal6~1_combout\,
	datab => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(1),
	datac => \u0|sys_clk_timer|ALT_INV_Equal6~2_combout\,
	datae => \u0|sys_clk_timer|ALT_INV_period_l_register\(1),
	combout => \u0|sys_clk_timer|read_mux_out[1]~2_combout\);

-- Location: FF_X12_Y4_N20
\u0|sys_clk_timer|counter_snapshot[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(17));

-- Location: LABCELL_X12_Y4_N18
\u0|sys_clk_timer|read_mux_out[1]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[1]~3_combout\ = ( \u0|sys_clk_timer|counter_snapshot\(17) & ( \u0|sys_clk_timer|control_register\(1) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & (((!\u0|cpu|cpu|A_mem_baddr\(4) & \u0|sys_clk_timer|counter_is_running~q\)) # 
-- (\u0|cpu|cpu|A_mem_baddr\(2)))) ) ) ) # ( !\u0|sys_clk_timer|counter_snapshot\(17) & ( \u0|sys_clk_timer|control_register\(1) & ( (!\u0|cpu|cpu|A_mem_baddr\(4) & (!\u0|cpu|cpu|A_mem_baddr\(3) & ((\u0|sys_clk_timer|counter_is_running~q\) # 
-- (\u0|cpu|cpu|A_mem_baddr\(2))))) ) ) ) # ( \u0|sys_clk_timer|counter_snapshot\(17) & ( !\u0|sys_clk_timer|control_register\(1) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(4) & 
-- \u0|sys_clk_timer|counter_is_running~q\)) # (\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|cpu|cpu|A_mem_baddr\(4))))) ) ) ) # ( !\u0|sys_clk_timer|counter_snapshot\(17) & ( !\u0|sys_clk_timer|control_register\(1) & ( (!\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (!\u0|cpu|cpu|A_mem_baddr\(4) & (\u0|sys_clk_timer|counter_is_running~q\ & !\u0|cpu|cpu|A_mem_baddr\(3)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000110010000000001001100000000000101110100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datac => \u0|sys_clk_timer|ALT_INV_counter_is_running~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(17),
	dataf => \u0|sys_clk_timer|ALT_INV_control_register\(1),
	combout => \u0|sys_clk_timer|read_mux_out[1]~3_combout\);

-- Location: LABCELL_X11_Y4_N42
\u0|sys_clk_timer|read_mux_out[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out\(1) = ( \u0|sys_clk_timer|read_mux_out[1]~3_combout\ ) # ( !\u0|sys_clk_timer|read_mux_out[1]~3_combout\ & ( ((\u0|sys_clk_timer|Equal6~0_combout\ & \u0|sys_clk_timer|period_h_register\(1))) # 
-- (\u0|sys_clk_timer|read_mux_out[1]~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_read_mux_out[1]~2_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_Equal6~0_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_period_h_register\(1),
	dataf => \u0|sys_clk_timer|ALT_INV_read_mux_out[1]~3_combout\,
	combout => \u0|sys_clk_timer|read_mux_out\(1));

-- Location: FF_X11_Y4_N44
\u0|sys_clk_timer|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(1));

-- Location: FF_X11_Y4_N14
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1));

-- Location: LABCELL_X7_Y5_N3
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\ = ( \u0|jtag_uart|ien_AE~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|ALT_INV_ien_AE~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\);

-- Location: FF_X7_Y5_N4
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[1]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1));

-- Location: LABCELL_X11_Y4_N12
\u0|mm_interconnect_0|rsp_mux|src_data[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1))))) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(1) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000010100000111100001010000011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(1),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(1),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\);

-- Location: LABCELL_X11_Y8_N18
\u0|mm_interconnect_0|rsp_mux|src_data[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(1) = ( \u0|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(1))) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[1]~3_combout\) ) ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[1]~2_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	datac => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~3_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[1]~2_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(1));

-- Location: FF_X11_Y8_N19
\u0|cpu|cpu|d_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(1));

-- Location: LABCELL_X11_Y8_N24
\u0|cpu|cpu|A_slow_inst_result_nxt[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(9),
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(1),
	datad => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(17),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(25),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1_combout\);

-- Location: FF_X11_Y8_N25
\u0|cpu|cpu|A_slow_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[1]~1_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(1));

-- Location: FF_X6_Y4_N10
\u0|sys_clk_timer|control_register[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|control_register\(0));

-- Location: LABCELL_X11_Y7_N57
\u0|cpu|cpu|W_ienable_reg_irq1~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(1),
	combout => \u0|cpu|cpu|W_ienable_reg_irq1~feeder_combout\);

-- Location: FF_X11_Y7_N58
\u0|cpu|cpu|W_ienable_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_ienable_reg_irq1~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|W_ienable_reg_irq1_nxt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_ienable_reg_irq1~q\);

-- Location: FF_X12_Y4_N43
\u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|Equal0~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\);

-- Location: LABCELL_X12_Y4_N42
\u0|sys_clk_timer|status_wr_strobe~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|status_wr_strobe~0_combout\ = (!\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(3) & (\u0|sys_clk_timer|period_l_wr_strobe~2_combout\ & !\u0|cpu|cpu|A_mem_baddr\(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|sys_clk_timer|ALT_INV_period_l_wr_strobe~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|sys_clk_timer|status_wr_strobe~0_combout\);

-- Location: LABCELL_X12_Y4_N15
\u0|sys_clk_timer|timeout_occurred~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|timeout_occurred~0_combout\ = ( !\u0|sys_clk_timer|status_wr_strobe~0_combout\ & ( ((!\u0|sys_clk_timer|delayed_unxcounter_is_zeroxx0~q\ & \u0|sys_clk_timer|Equal0~6_combout\)) # (\u0|sys_clk_timer|timeout_occurred~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101011111111000010101111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_delayed_unxcounter_is_zeroxx0~q\,
	datac => \u0|sys_clk_timer|ALT_INV_Equal0~6_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_timeout_occurred~q\,
	dataf => \u0|sys_clk_timer|ALT_INV_status_wr_strobe~0_combout\,
	combout => \u0|sys_clk_timer|timeout_occurred~0_combout\);

-- Location: FF_X12_Y4_N17
\u0|sys_clk_timer|timeout_occurred\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|timeout_occurred~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|timeout_occurred~q\);

-- Location: LABCELL_X12_Y4_N12
\u0|cpu|cpu|W_ipending_reg_irq1_nxt\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_control_register\(0),
	datac => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(1),
	dataf => \u0|sys_clk_timer|ALT_INV_timeout_occurred~q\,
	combout => \u0|cpu|cpu|W_ipending_reg_irq1_nxt~combout\);

-- Location: FF_X12_Y4_N13
\u0|cpu|cpu|W_ipending_reg_irq1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_ipending_reg_irq1_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_ipending_reg_irq1~q\);

-- Location: LABCELL_X11_Y7_N33
\u0|cpu|cpu|D_control_reg_rddata_muxed[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000000000010000000000000001000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	datab => \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(9),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	datae => \u0|cpu|cpu|ALT_INV_W_ipending_reg_irq1~q\,
	dataf => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1~q\,
	combout => \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~0_combout\);

-- Location: FF_X11_Y7_N35
\u0|cpu|cpu|E_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_control_reg_rddata_muxed[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_control_reg_rddata\(1));

-- Location: LABCELL_X11_Y9_N6
\u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111011101111111100000000000000001111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(9),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(8),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	datae => \u0|cpu|cpu|ALT_INV_E_control_reg_rddata\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(6),
	combout => \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1_combout\);

-- Location: FF_X11_Y9_N8
\u0|cpu|cpu|M_control_reg_rddata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_control_reg_rddata_muxed[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_control_reg_rddata\(1));

-- Location: LABCELL_X11_Y9_N3
\u0|cpu|cpu|M_inst_result[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010001000100001000100010001001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(1),
	dataf => \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(1),
	combout => \u0|cpu|cpu|M_inst_result[1]~1_combout\);

-- Location: FF_X11_Y9_N4
\u0|cpu|cpu|A_inst_result[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_inst_result[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(1));

-- Location: MLABCELL_X15_Y9_N48
\u0|cpu|cpu|A_wr_data_unfiltered[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000011000000111111110000111100111111110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(1),
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(1),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[1]~2_combout\);

-- Location: LABCELL_X22_Y9_N39
\u0|cpu|cpu|D_src2_reg[7]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000000000111111110011111100111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(7),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[7]~8_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(7),
	combout => \u0|cpu|cpu|D_src2_reg[7]~23_combout\);

-- Location: LABCELL_X18_Y8_N3
\u0|cpu|cpu|D_src2_reg[7]~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000000111100000000001100111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result\(7),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[7]~23_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[7]~24_combout\);

-- Location: FF_X19_Y8_N16
\u0|cpu|cpu|E_src2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[7]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[7]~24_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(7));

-- Location: LABCELL_X17_Y8_N9
\u0|cpu|cpu|Add9~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(2),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(2),
	cin => \u0|cpu|cpu|Add9~70\,
	sumout => \u0|cpu|cpu|Add9~5_sumout\,
	cout => \u0|cpu|cpu|Add9~6\);

-- Location: LABCELL_X17_Y8_N12
\u0|cpu|cpu|Add9~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101001011010010100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(3),
	cin => \u0|cpu|cpu|Add9~6\,
	sumout => \u0|cpu|cpu|Add9~1_sumout\,
	cout => \u0|cpu|cpu|Add9~2\);

-- Location: LABCELL_X17_Y8_N15
\u0|cpu|cpu|Add9~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(4),
	cin => \u0|cpu|cpu|Add9~2\,
	sumout => \u0|cpu|cpu|Add9~9_sumout\,
	cout => \u0|cpu|cpu|Add9~10\);

-- Location: LABCELL_X17_Y8_N18
\u0|cpu|cpu|Add9~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010100101010100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(5),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(5),
	cin => \u0|cpu|cpu|Add9~10\,
	sumout => \u0|cpu|cpu|Add9~13_sumout\,
	cout => \u0|cpu|cpu|Add9~14\);

-- Location: LABCELL_X17_Y8_N21
\u0|cpu|cpu|Add9~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(6),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(6),
	cin => \u0|cpu|cpu|Add9~14\,
	sumout => \u0|cpu|cpu|Add9~41_sumout\,
	cout => \u0|cpu|cpu|Add9~42\);

-- Location: LABCELL_X17_Y8_N24
\u0|cpu|cpu|Add9~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(7),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(7),
	cin => \u0|cpu|cpu|Add9~42\,
	sumout => \u0|cpu|cpu|Add9~37_sumout\,
	cout => \u0|cpu|cpu|Add9~38\);

-- Location: FF_X17_Y8_N25
\u0|cpu|cpu|M_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~37_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(7));

-- Location: FF_X12_Y8_N50
\u0|cpu|cpu|A_mem_baddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(7));

-- Location: LABCELL_X12_Y8_N42
\u0|mm_interconnect_0|cmd_mux_002|src_data[43]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(43) = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( ((\u0|cpu|cpu|A_mem_baddr\(7) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|cpu|cpu|ic_fill_line\(2)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|cpu|cpu|A_mem_baddr\(7) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(7),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(2),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43));

-- Location: FF_X12_Y8_N43
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(43),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(5));

-- Location: MLABCELL_X6_Y7_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(7),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[5]~5_combout\);

-- Location: FF_X2_Y6_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[14]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(14),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(14));

-- Location: FF_X3_Y7_N50
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(14),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(14));

-- Location: MLABCELL_X3_Y7_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~53\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000100010000010001010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(15),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(14),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(14),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~53_combout\);

-- Location: LABCELL_X1_Y4_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~55\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~55_combout\);

-- Location: FF_X1_Y4_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~55_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.010~q\);

-- Location: LABCELL_X1_Y4_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~54\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~53_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(16),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.010~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~54_combout\);

-- Location: FF_X1_Y4_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~54_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(15));

-- Location: FF_X6_Y7_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(15),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(15));

-- Location: LABCELL_X2_Y7_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100011011010111110001101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(15),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~7_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(12),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~14_combout\);

-- Location: FF_X2_Y7_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~14_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[12]~DUPLICATE_q\);

-- Location: FF_X2_Y7_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(12),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(12));

-- Location: LABCELL_X1_Y5_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~51\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[12]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(12),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(14),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~51_combout\);

-- Location: FF_X1_Y5_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~51_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(13));

-- Location: FF_X2_Y5_N19
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(13),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(13));

-- Location: LABCELL_X2_Y6_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(13),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\);

-- Location: FF_X2_Y6_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[10]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(10),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(10));

-- Location: MLABCELL_X3_Y5_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(10),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[10]~feeder_combout\);

-- Location: FF_X3_Y5_N10
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[10]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(10));

-- Location: LABCELL_X1_Y5_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~50\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(10),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(10),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(12),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~50_combout\);

-- Location: FF_X1_Y5_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~50_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[5]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(11));

-- Location: LABCELL_X2_Y5_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(11),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\);

-- Location: FF_X2_Y5_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[11]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(11));

-- Location: MLABCELL_X3_Y5_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001100010101010000000001010101001111110101010100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(11),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~15_combout\);

-- Location: FF_X3_Y5_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~15_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(8));

-- Location: MLABCELL_X6_Y6_N51
\u0|mm_interconnect_0|cmd_mux_002|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\ = ( \u0|cpu|cpu|A_st_data\(8) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(8),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\);

-- Location: FF_X6_Y6_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~26_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(8));

-- Location: MLABCELL_X6_Y6_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(8),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[8]~25_combout\);

-- Location: FF_X4_Y7_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[28]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(28),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(28));

-- Location: FF_X2_Y7_N55
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(28),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(28));

-- Location: LABCELL_X1_Y7_N6
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~34\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(28),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(28),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(30),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~34_combout\);

-- Location: FF_X1_Y7_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~34_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(29));

-- Location: FF_X1_Y7_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(29),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(29));

-- Location: FF_X3_Y6_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~21_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(29),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(5));

-- Location: MLABCELL_X6_Y7_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(3),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[3]~3_combout\);

-- Location: FF_X6_Y5_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[4]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(4),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(4));

-- Location: MLABCELL_X6_Y5_N15
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\ = \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(4),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\);

-- Location: FF_X6_Y5_N16
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(4));

-- Location: LABCELL_X10_Y9_N45
\u0|mm_interconnect_0|rsp_mux_001|src_data[4]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(4) = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(4) & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(4) & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(4) & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(4) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(4),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(4),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(4));

-- Location: FF_X10_Y9_N46
\u0|cpu|cpu|i_readdata_d1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(4));

-- Location: FF_X25_Y10_N41
\u0|cpu|cpu|D_iw[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(25),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(25));

-- Location: MLABCELL_X25_Y10_N39
\u0|cpu|cpu|rf_b_rd_port_addr[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(25),
	combout => \u0|cpu|cpu|rf_b_rd_port_addr[3]~3_combout\);

-- Location: LABCELL_X24_Y9_N51
\u0|cpu|cpu|D_src2_reg[5]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111110010111100101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[5]~6_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(5),
	combout => \u0|cpu|cpu|D_src2_reg[5]~19_combout\);

-- Location: LABCELL_X17_Y6_N45
\u0|cpu|cpu|D_src2_reg[5]~20\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000000100101001000000111010101110000011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[5]~19_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(5),
	combout => \u0|cpu|cpu|D_src2_reg[5]~20_combout\);

-- Location: FF_X17_Y6_N47
\u0|cpu|cpu|E_src2_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[5]~20_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(5));

-- Location: MLABCELL_X15_Y5_N45
\u0|cpu|cpu|M_st_data[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(5),
	combout => \u0|cpu|cpu|M_st_data[13]~feeder_combout\);

-- Location: FF_X15_Y5_N47
\u0|cpu|cpu|M_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[13]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(13));

-- Location: FF_X15_Y5_N38
\u0|cpu|cpu|A_st_data[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(13));

-- Location: MLABCELL_X15_Y5_N36
\u0|mm_interconnect_0|cmd_mux_003|src_payload~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(13))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(13),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~31_combout\);

-- Location: M10K_X14_Y2_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y9_N9
\u0|mm_interconnect_0|rsp_mux_001|src_data[13]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(13) = (!\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(13) & (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(13) & ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(13) & (((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(13) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100110111000001010011011100000101001101110000010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(13),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(13),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(13));

-- Location: FF_X10_Y9_N10
\u0|cpu|cpu|i_readdata_d1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(13));

-- Location: FF_X28_Y9_N10
\u0|cpu|cpu|D_iw[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(20));

-- Location: MLABCELL_X25_Y10_N42
\u0|cpu|cpu|D_dst_regnum[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111111011111010111111101111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(20),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(25),
	combout => \u0|cpu|cpu|D_dst_regnum[3]~4_combout\);

-- Location: FF_X25_Y10_N44
\u0|cpu|cpu|E_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_dst_regnum[3]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_dst_regnum\(3));

-- Location: MLABCELL_X28_Y10_N42
\u0|cpu|cpu|M_dst_regnum[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(3),
	combout => \u0|cpu|cpu|M_dst_regnum[3]~feeder_combout\);

-- Location: FF_X28_Y10_N43
\u0|cpu|cpu|M_dst_regnum[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_dst_regnum[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_dst_regnum\(3));

-- Location: FF_X25_Y10_N59
\u0|cpu|cpu|A_dst_regnum_from_M[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_dst_regnum\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_dst_regnum_from_M\(3));

-- Location: MLABCELL_X25_Y10_N57
\u0|cpu|cpu|A_dst_regnum~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111111111001111111111111100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(3),
	combout => \u0|cpu|cpu|A_dst_regnum~3_combout\);

-- Location: FF_X16_Y9_N14
\u0|cpu|cpu|W_wr_data[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[18]~18_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(18));

-- Location: LABCELL_X16_Y9_N42
\u0|cpu|cpu|D_src1_reg[18]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100001111001100110000000001010101000011110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(18),
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(18),
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result\(18),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[18]~18_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[18]~13_combout\);

-- Location: FF_X16_Y9_N43
\u0|cpu|cpu|E_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[18]~13_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(18));

-- Location: FF_X17_Y7_N22
\u0|cpu|cpu|M_src1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(18));

-- Location: FF_X21_Y5_N14
\u0|cpu|cpu|A_shift_rot_result[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[18]~17_combout\,
	asdata => \u0|cpu|cpu|M_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(18));

-- Location: MLABCELL_X21_Y5_N30
\u0|cpu|cpu|A_shift_rot_result_nxt[19]~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001100000101111100111111010100000011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[23]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(15),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(20),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(18),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[19]~16_combout\);

-- Location: FF_X21_Y6_N7
\u0|cpu|cpu|M_src1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(19));

-- Location: FF_X21_Y5_N31
\u0|cpu|cpu|A_shift_rot_result[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[19]~16_combout\,
	asdata => \u0|cpu|cpu|M_src1\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(19));

-- Location: LABCELL_X18_Y7_N36
\u0|cpu|cpu|A_shift_rot_result_nxt[23]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011000000001111000001010011010100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(19),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[22]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(27),
	datae => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(24),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[23]~21_combout\);

-- Location: FF_X18_Y7_N37
\u0|cpu|cpu|A_shift_rot_result[23]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[23]~21_combout\,
	asdata => \u0|cpu|cpu|M_src1\(23),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[23]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y5_N18
\u0|cpu|cpu|A_shift_rot_result_nxt[22]~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000011110101010111111111001100110000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[23]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[26]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(21),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(18),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[22]~18_combout\);

-- Location: FF_X21_Y5_N20
\u0|cpu|cpu|A_shift_rot_result[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[22]~18_combout\,
	asdata => \u0|cpu|cpu|M_src1\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(22));

-- Location: MLABCELL_X21_Y5_N12
\u0|cpu|cpu|A_shift_rot_result_nxt[18]~17\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001010000001111110101000000110000010111110011111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(22),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(14),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(17),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(19),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[18]~17_combout\);

-- Location: FF_X21_Y5_N13
\u0|cpu|cpu|A_shift_rot_result[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[18]~17_combout\,
	asdata => \u0|cpu|cpu|M_src1\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[18]~DUPLICATE_q\);

-- Location: LABCELL_X22_Y7_N42
\u0|cpu|cpu|A_shift_rot_result_nxt[14]~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111110011000000111111001101010000010100000101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[18]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(13),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(10),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[15]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[14]~29_combout\);

-- Location: FF_X22_Y7_N43
\u0|cpu|cpu|A_shift_rot_result[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[14]~29_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(14));

-- Location: MLABCELL_X21_Y5_N42
\u0|cpu|cpu|A_shift_rot_result_nxt[15]~28\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100000000000110110101010100011011101010100001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(14),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(11),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(16),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(19),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[15]~28_combout\);

-- Location: FF_X21_Y5_N44
\u0|cpu|cpu|A_shift_rot_result[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[15]~28_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(15));

-- Location: MLABCELL_X21_Y5_N54
\u0|cpu|cpu|A_shift_rot_result_nxt[16]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100001010000100010101111110111011000010101011101101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(15),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(20),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(17),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[12]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[16]~12_combout\);

-- Location: FF_X21_Y5_N55
\u0|cpu|cpu|A_shift_rot_result[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[16]~12_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(16));

-- Location: MLABCELL_X21_Y5_N24
\u0|cpu|cpu|A_shift_rot_result_nxt[20]~19\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000001010001000100101111101110111000010100111011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(16),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(24),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(21),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(19),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[20]~19_combout\);

-- Location: FF_X21_Y6_N56
\u0|cpu|cpu|E_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[20]~15_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(20));

-- Location: FF_X21_Y6_N25
\u0|cpu|cpu|M_src1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(20));

-- Location: FF_X21_Y5_N25
\u0|cpu|cpu|A_shift_rot_result[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[20]~19_combout\,
	asdata => \u0|cpu|cpu|M_src1\(20),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(20));

-- Location: MLABCELL_X21_Y5_N0
\u0|cpu|cpu|A_shift_rot_result_nxt[21]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001101010101000011110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(20),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(25),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(22),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(17),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[21]~8_combout\);

-- Location: FF_X18_Y6_N28
\u0|cpu|cpu|M_src1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(21));

-- Location: FF_X21_Y5_N1
\u0|cpu|cpu|A_shift_rot_result[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[21]~8_combout\,
	asdata => \u0|cpu|cpu|M_src1\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(21));

-- Location: MLABCELL_X21_Y5_N36
\u0|cpu|cpu|A_shift_rot_result_nxt[17]~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(21),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(16),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(13),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(18),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[17]~23_combout\);

-- Location: FF_X19_Y9_N58
\u0|cpu|cpu|M_src1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(17));

-- Location: FF_X21_Y5_N37
\u0|cpu|cpu|A_shift_rot_result[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[17]~23_combout\,
	asdata => \u0|cpu|cpu|M_src1\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(17));

-- Location: LABCELL_X22_Y7_N6
\u0|cpu|cpu|A_shift_rot_result_nxt[13]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101000000000000111100110101001101011111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(17),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(14),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(12),
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[13]~31_combout\);

-- Location: MLABCELL_X28_Y10_N6
\u0|cpu|cpu|M_target_pcb[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[13]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|M_target_pcb[13]~feeder_combout\);

-- Location: FF_X28_Y10_N7
\u0|cpu|cpu|M_target_pcb[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[13]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(13));

-- Location: FF_X22_Y7_N7
\u0|cpu|cpu|A_shift_rot_result[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[13]~31_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(13));

-- Location: LABCELL_X22_Y7_N48
\u0|cpu|cpu|A_shift_rot_result_nxt[9]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100100010011101110010001001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(13),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(5),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(10),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(8),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[9]~27_combout\);

-- Location: FF_X22_Y7_N49
\u0|cpu|cpu|A_shift_rot_result[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[9]~27_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(9));

-- Location: LABCELL_X22_Y7_N36
\u0|cpu|cpu|A_shift_rot_result_nxt[8]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100010001101110110001000110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(7),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(12),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[8]~25_combout\);

-- Location: FF_X22_Y7_N38
\u0|cpu|cpu|A_shift_rot_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[8]~25_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(8));

-- Location: LABCELL_X22_Y7_N0
\u0|cpu|cpu|A_shift_rot_result_nxt[7]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(8),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[3]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(6),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(11),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[7]~7_combout\);

-- Location: LABCELL_X23_Y9_N57
\u0|cpu|cpu|M_target_pcb[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(7),
	combout => \u0|cpu|cpu|M_target_pcb[7]~feeder_combout\);

-- Location: FF_X23_Y9_N58
\u0|cpu|cpu|M_target_pcb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[7]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(7));

-- Location: FF_X22_Y7_N1
\u0|cpu|cpu|A_shift_rot_result[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[7]~7_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(7));

-- Location: LABCELL_X19_Y7_N54
\u0|cpu|cpu|A_shift_rot_result_nxt[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010011000111000001111111010000110100111101110011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(7),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(4),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(2),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[3]~5_combout\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[3]~3_combout\);

-- Location: FF_X19_Y7_N55
\u0|cpu|cpu|A_shift_rot_result[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[3]~3_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[3]~DUPLICATE_q\);

-- Location: FF_X15_Y7_N53
\u0|cpu|cpu|M_alu_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(3));

-- Location: FF_X11_Y9_N34
\u0|cpu|cpu|W_exception_reg_cause[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_exc_highest_pri_cause_code[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_exc_active_no_break~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_exception_reg_cause\(1));

-- Location: LABCELL_X11_Y9_N12
\u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(8),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	datac => \u0|cpu|cpu|ALT_INV_W_exception_reg_cause\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(9),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(6),
	combout => \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3_combout\);

-- Location: FF_X11_Y9_N13
\u0|cpu|cpu|M_control_reg_rddata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_control_reg_rddata_muxed[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_control_reg_rddata\(3));

-- Location: FF_X29_Y7_N1
\u0|cpu|cpu|M_pc_plus_one[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~1_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one[1]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y7_N0
\u0|cpu|cpu|M_inst_result[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010011000100110001110011011100110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(3),
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	datae => \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(3),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one[1]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|M_inst_result[3]~3_combout\);

-- Location: FF_X21_Y7_N59
\u0|cpu|cpu|A_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_inst_result[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(3));

-- Location: MLABCELL_X15_Y7_N36
\u0|mm_interconnect_0|cmd_mux_003|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\ = ( \u0|cpu|cpu|A_st_data\(3) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~3_combout\);

-- Location: M10K_X14_Y7_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

-- Location: LABCELL_X13_Y2_N21
\u0|sys_clk_timer|counter_snapshot[3]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[3]~3_combout\ = ( !\u0|sys_clk_timer|internal_counter\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(3),
	combout => \u0|sys_clk_timer|counter_snapshot[3]~3_combout\);

-- Location: FF_X13_Y2_N22
\u0|sys_clk_timer|counter_snapshot[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(3));

-- Location: LABCELL_X11_Y4_N3
\u0|sys_clk_timer|read_mux_out[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[3]~6_combout\ = ( \u0|sys_clk_timer|Equal6~2_combout\ & ( ((\u0|sys_clk_timer|Equal6~1_combout\ & !\u0|sys_clk_timer|period_l_register\(3))) # (\u0|sys_clk_timer|counter_snapshot\(3)) ) ) # ( 
-- !\u0|sys_clk_timer|Equal6~2_combout\ & ( (\u0|sys_clk_timer|Equal6~1_combout\ & !\u0|sys_clk_timer|period_l_register\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000010100000101000001010000111111110101000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_Equal6~1_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_period_l_register\(3),
	datad => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(3),
	dataf => \u0|sys_clk_timer|ALT_INV_Equal6~2_combout\,
	combout => \u0|sys_clk_timer|read_mux_out[3]~6_combout\);

-- Location: FF_X6_Y4_N8
\u0|sys_clk_timer|control_register[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|control_register\(3));

-- Location: LABCELL_X11_Y3_N30
\u0|sys_clk_timer|counter_snapshot[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[19]~feeder_combout\ = \u0|sys_clk_timer|internal_counter\(19)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_internal_counter\(19),
	combout => \u0|sys_clk_timer|counter_snapshot[19]~feeder_combout\);

-- Location: FF_X11_Y3_N32
\u0|sys_clk_timer|counter_snapshot[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[19]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(19));

-- Location: MLABCELL_X6_Y4_N6
\u0|sys_clk_timer|read_mux_out[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[3]~7_combout\ = ( \u0|sys_clk_timer|control_register\(3) & ( \u0|sys_clk_timer|counter_snapshot\(19) & ( (\u0|cpu|cpu|A_mem_baddr\(2) & !\u0|cpu|cpu|A_mem_baddr\(3)) ) ) ) # ( !\u0|sys_clk_timer|control_register\(3) & ( 
-- \u0|sys_clk_timer|counter_snapshot\(19) & ( (\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(3) & \u0|cpu|cpu|A_mem_baddr\(4))) ) ) ) # ( \u0|sys_clk_timer|control_register\(3) & ( !\u0|sys_clk_timer|counter_snapshot\(19) & ( 
-- (\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(3) & !\u0|cpu|cpu|A_mem_baddr\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010000000100000000000100000001000100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datae => \u0|sys_clk_timer|ALT_INV_control_register\(3),
	dataf => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(19),
	combout => \u0|sys_clk_timer|read_mux_out[3]~7_combout\);

-- Location: LABCELL_X10_Y4_N0
\u0|sys_clk_timer|read_mux_out[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out\(3) = ( \u0|sys_clk_timer|read_mux_out[3]~7_combout\ ) # ( !\u0|sys_clk_timer|read_mux_out[3]~7_combout\ & ( ((\u0|sys_clk_timer|period_h_register\(3) & \u0|sys_clk_timer|Equal6~0_combout\)) # 
-- (\u0|sys_clk_timer|read_mux_out[3]~6_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111100011111111111111111111100011111000111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_period_h_register\(3),
	datab => \u0|sys_clk_timer|ALT_INV_Equal6~0_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_read_mux_out[3]~6_combout\,
	datae => \u0|sys_clk_timer|ALT_INV_read_mux_out[3]~7_combout\,
	combout => \u0|sys_clk_timer|read_mux_out\(3));

-- Location: FF_X10_Y4_N1
\u0|sys_clk_timer|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(3));

-- Location: FF_X8_Y5_N35
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3));

-- Location: MLABCELL_X8_Y5_N30
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\ = \~GND~combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\);

-- Location: FF_X8_Y5_N32
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[3]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3));

-- Location: MLABCELL_X8_Y5_N33
\u0|mm_interconnect_0|rsp_mux|src_data[3]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~6_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & ( (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3))))) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(3) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011000000111100001100000010100000100000001010000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(3),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~6_combout\);

-- Location: FF_X6_Y4_N22
\u0|led_pio|data_out[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(3));

-- Location: LABCELL_X13_Y3_N33
\u0|led_pio|readdata[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(3) = ( !\u0|cpu|cpu|A_mem_baddr\(3) & ( (!\u0|cpu|cpu|A_mem_baddr\(2) & \u0|led_pio|data_out\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datac => \u0|led_pio|ALT_INV_data_out\(3),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|led_pio|readdata\(3));

-- Location: FF_X13_Y3_N34
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(3));

-- Location: LABCELL_X9_Y7_N45
\u0|mm_interconnect_0|rsp_mux|src_data[3]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( ((\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(3))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(3)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(3),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(3),
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\);

-- Location: MLABCELL_X8_Y7_N18
\u0|mm_interconnect_0|rsp_mux|src_data[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(3) = ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\ ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( 
-- \u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\ ) ) # ( \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[3]~6_combout\) # 
-- (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(3)) ) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\ & ( !\u0|mm_interconnect_0|rsp_mux|src_data[3]~7_combout\ & ( !\u0|mm_interconnect_0|rsp_mux|src_data[3]~6_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111101011111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(3),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~6_combout\,
	datae => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[3]~7_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(3));

-- Location: FF_X8_Y7_N19
\u0|cpu|cpu|d_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(3));

-- Location: MLABCELL_X8_Y7_N0
\u0|cpu|cpu|A_slow_inst_result_nxt[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101010001101000011111000100001011010110111010101111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datab => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(27),
	datac => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(11),
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(3),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(19),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3_combout\);

-- Location: FF_X8_Y7_N1
\u0|cpu|cpu|A_slow_inst_result[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[3]~3_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(3));

-- Location: MLABCELL_X21_Y7_N57
\u0|cpu|cpu|A_wr_data_unfiltered[3]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000100011111101111100100000011100001010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[3]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_inst_result\(3),
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(3),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[3]~4_combout\);

-- Location: FF_X16_Y9_N8
\u0|cpu|cpu|W_wr_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[3]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(3));

-- Location: LABCELL_X16_Y9_N6
\u0|cpu|cpu|D_src2_reg[3]~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100001111000000000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_W_wr_data\(3),
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result[3]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[3]~4_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[3]~15_combout\);

-- Location: MLABCELL_X15_Y7_N18
\u0|cpu|cpu|D_src2[3]~39\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100110001001100000000000000000001001100010011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[3]~15_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_src2[0]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(9),
	combout => \u0|cpu|cpu|D_src2[3]~39_combout\);

-- Location: MLABCELL_X15_Y7_N48
\u0|cpu|cpu|D_src2[3]~36\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010100010101010101010100010001000101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2[3]~39_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(3),
	combout => \u0|cpu|cpu|D_src2[3]~36_combout\);

-- Location: FF_X15_Y7_N49
\u0|cpu|cpu|E_src2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[3]~36_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(3));

-- Location: FF_X17_Y8_N14
\u0|cpu|cpu|M_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~1_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(3));

-- Location: FF_X13_Y7_N56
\u0|cpu|cpu|A_mem_baddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(3));

-- Location: MLABCELL_X6_Y7_N48
\u0|mm_interconnect_0|cmd_mux_002|src_data[39]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(39) = ( \u0|cpu|cpu|A_mem_baddr\(3) & ( ((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_ap_offset\(1))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(3) & ( (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|cpu|cpu|ic_fill_ap_offset\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39));

-- Location: FF_X6_Y7_N50
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(39),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(1));

-- Location: MLABCELL_X6_Y6_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[1]~1_combout\);

-- Location: FF_X2_Y6_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[20]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(20),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(20));

-- Location: LABCELL_X1_Y7_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(20),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(20),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(22),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~16_combout\);

-- Location: FF_X1_Y7_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~16_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(21));

-- Location: FF_X3_Y7_N58
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(21),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(21));

-- Location: MLABCELL_X3_Y7_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(21),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder_combout\);

-- Location: FF_X3_Y7_N25
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[21]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(21));

-- Location: LABCELL_X1_Y7_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~23\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(21),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(21),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(23),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~23_combout\);

-- Location: FF_X1_Y7_N38
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~23_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(22));

-- Location: LABCELL_X1_Y7_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(22),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\);

-- Location: FF_X1_Y7_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[22]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(22));

-- Location: LABCELL_X4_Y7_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(22),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\);

-- Location: FF_X4_Y7_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[19]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(19),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(19));

-- Location: MLABCELL_X3_Y7_N45
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[19]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(19),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\);

-- Location: FF_X3_Y7_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[19]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(19));

-- Location: LABCELL_X1_Y7_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~18\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(19),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(19),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(21),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~18_combout\);

-- Location: FF_X1_Y7_N56
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~18_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(20));

-- Location: FF_X3_Y7_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(20),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(20));

-- Location: FF_X6_Y6_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller|r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\);

-- Location: FF_X3_Y6_N58
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|dreg\(0));

-- Location: MLABCELL_X3_Y7_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111110101111101000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(18),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(19),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout\);

-- Location: FF_X3_Y7_N31
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|break_on_reset~q\);

-- Location: LABCELL_X4_Y8_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100000000111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(20),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_break_on_reset~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(21),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~0_combout\);

-- Location: FF_X4_Y8_N40
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|jtag_break~q\);

-- Location: MLABCELL_X8_Y8_N12
\u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111110011001111111111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_W_debug_mode~q\,
	datad => \u0|cpu|cpu|ALT_INV_latched_oci_tb_hbreak_req~q\,
	dataf => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	combout => \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout\);

-- Location: FF_X8_Y8_N14
\u0|cpu|cpu|latched_oci_tb_hbreak_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|latched_oci_tb_hbreak_req_next~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|latched_oci_tb_hbreak_req~q\);

-- Location: MLABCELL_X8_Y8_N15
\u0|cpu|cpu|hbreak_req~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110011001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_W_debug_mode~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_jtag_break~q\,
	dataf => \u0|cpu|cpu|ALT_INV_latched_oci_tb_hbreak_req~q\,
	combout => \u0|cpu|cpu|hbreak_req~1_combout\);

-- Location: LABCELL_X12_Y7_N6
\u0|cpu|cpu|hbreak_req~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_hbreak_req~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_hbreak_req~0_combout\,
	combout => \u0|cpu|cpu|hbreak_req~2_combout\);

-- Location: LABCELL_X13_Y8_N12
\u0|cpu|cpu|E_op_break~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_iw[16]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(15),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(13),
	combout => \u0|cpu|cpu|E_op_break~0_combout\);

-- Location: LABCELL_X13_Y8_N51
\u0|cpu|cpu|E_op_break\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(14),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_E_op_break~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(12),
	dataf => \u0|cpu|cpu|ALT_INV_Equal241~0_combout\,
	combout => \u0|cpu|cpu|E_op_break~combout\);

-- Location: FF_X13_Y8_N52
\u0|cpu|cpu|M_exc_break_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_op_break~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_exc_break_inst_pri15~q\);

-- Location: LABCELL_X12_Y7_N30
\u0|cpu|cpu|M_exc_break~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001110111011101110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	datab => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_exc_break_inst_pri15~q\,
	combout => \u0|cpu|cpu|M_exc_break~0_combout\);

-- Location: FF_X12_Y7_N32
\u0|cpu|cpu|A_exc_break\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_exc_break~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_exc_break~q\);

-- Location: MLABCELL_X28_Y10_N0
\u0|cpu|cpu|A_dst_regnum~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(2),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|A_dst_regnum~2_combout\);

-- Location: LABCELL_X13_Y9_N48
\u0|cpu|cpu|D_src2_reg[2]~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001001010010000000100101001000000111010101110000011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~13_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(2),
	combout => \u0|cpu|cpu|D_src2_reg[2]~14_combout\);

-- Location: FF_X13_Y9_N49
\u0|cpu|cpu|E_src2_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[2]~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(2));

-- Location: MLABCELL_X15_Y5_N27
\u0|cpu|cpu|M_st_data[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_src2_reg\(2),
	combout => \u0|cpu|cpu|M_st_data[10]~feeder_combout\);

-- Location: FF_X15_Y5_N29
\u0|cpu|cpu|M_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[10]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(10));

-- Location: FF_X15_Y5_N41
\u0|cpu|cpu|A_st_data[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(10));

-- Location: MLABCELL_X15_Y5_N39
\u0|mm_interconnect_0|cmd_mux_003|src_payload~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(10))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_st_data\(10),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~26_combout\);

-- Location: M10K_X26_Y2_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y6_N45
\u0|mm_interconnect_0|rsp_mux_001|src_data[10]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(10) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10) & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(10) & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(10) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100110111001101110011011100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(10),
	datab => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(10),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(10));

-- Location: FF_X11_Y6_N46
\u0|cpu|cpu|i_readdata_d1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(10));

-- Location: FF_X29_Y9_N52
\u0|cpu|cpu|D_iw[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(18));

-- Location: MLABCELL_X25_Y10_N0
\u0|cpu|cpu|D_dst_regnum[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101010101010111010101010101111111010101010111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(18),
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(23),
	combout => \u0|cpu|cpu|D_dst_regnum[1]~0_combout\);

-- Location: FF_X25_Y10_N2
\u0|cpu|cpu|E_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_dst_regnum[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_dst_regnum\(1));

-- Location: FF_X25_Y10_N17
\u0|cpu|cpu|M_dst_regnum[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_dst_regnum\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_dst_regnum\(1));

-- Location: FF_X25_Y10_N5
\u0|cpu|cpu|A_dst_regnum_from_M[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_dst_regnum\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_dst_regnum_from_M\(1));

-- Location: MLABCELL_X25_Y10_N3
\u0|cpu|cpu|A_dst_regnum~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|A_dst_regnum~1_combout\);

-- Location: FF_X18_Y9_N31
\u0|cpu|cpu|W_wr_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[2]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(2));

-- Location: LABCELL_X18_Y9_N0
\u0|cpu|cpu|D_src1_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110111011100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(2),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result[2]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[2]~0_combout\);

-- Location: FF_X18_Y9_N1
\u0|cpu|cpu|E_src1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[2]~0_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(2));

-- Location: LABCELL_X18_Y6_N39
\u0|cpu|cpu|E_logic_result[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010110000101100001011000010101010110010101100101011001010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(2),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(2),
	combout => \u0|cpu|cpu|E_logic_result[2]~0_combout\);

-- Location: FF_X31_Y8_N1
\u0|cpu|cpu|D_br_taken_waddr_partial[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~1_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(0));

-- Location: LABCELL_X33_Y8_N48
\u0|cpu|cpu|E_extra_pc[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(0),
	combout => \u0|cpu|cpu|E_extra_pc[0]~feeder_combout\);

-- Location: FF_X33_Y8_N56
\u0|cpu|cpu|D_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~1_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(0));

-- Location: FF_X33_Y8_N49
\u0|cpu|cpu|E_extra_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[0]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(0));

-- Location: MLABCELL_X15_Y8_N39
\u0|cpu|cpu|E_alu_result[2]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011101000000011001101010101011101111111010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_logic_result[2]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_cmp~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datae => \u0|cpu|cpu|ALT_INV_Add9~5_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(0),
	combout => \u0|cpu|cpu|E_alu_result\(2));

-- Location: LABCELL_X13_Y9_N0
\u0|cpu|cpu|M_alu_result[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(2),
	combout => \u0|cpu|cpu|M_alu_result[2]~feeder_combout\);

-- Location: FF_X13_Y9_N1
\u0|cpu|cpu|M_alu_result[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_alu_result[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result[2]~DUPLICATE_q\);

-- Location: LABCELL_X12_Y7_N36
\u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_exc_illegal_inst_pri15~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	dataf => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	combout => \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout\);

-- Location: FF_X12_Y7_N37
\u0|cpu|cpu|A_exc_illegal_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_exc_illegal_inst_pri15_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_exc_illegal_inst_pri15~q\);

-- Location: LABCELL_X11_Y9_N51
\u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_exc_trap_inst_pri15~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_exc_illegal_inst_pri15~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_norm_intr_pri5~q\,
	combout => \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0_combout\);

-- Location: FF_X11_Y9_N53
\u0|cpu|cpu|W_exception_reg_cause[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_exc_highest_pri_cause_code[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_exc_active_no_break~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_exception_reg_cause\(0));

-- Location: LABCELL_X11_Y9_N36
\u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(9),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	datac => \u0|cpu|cpu|ALT_INV_W_exception_reg_cause\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(8),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(6),
	combout => \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2_combout\);

-- Location: FF_X11_Y9_N38
\u0|cpu|cpu|M_control_reg_rddata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_control_reg_rddata_muxed[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_control_reg_rddata\(2));

-- Location: MLABCELL_X28_Y7_N57
\u0|cpu|cpu|M_pc_plus_one[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_E_pc\(0),
	combout => \u0|cpu|cpu|M_pc_plus_one[0]~0_combout\);

-- Location: FF_X28_Y7_N59
\u0|cpu|cpu|M_pc_plus_one[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_pc_plus_one[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(0));

-- Location: LABCELL_X11_Y9_N54
\u0|cpu|cpu|M_inst_result[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(2),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(0),
	combout => \u0|cpu|cpu|M_inst_result[2]~2_combout\);

-- Location: FF_X11_Y9_N56
\u0|cpu|cpu|A_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_inst_result[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(2));

-- Location: FF_X19_Y7_N1
\u0|cpu|cpu|A_shift_rot_result[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[2]~2_combout\,
	asdata => \u0|cpu|cpu|M_target_pcb\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result[2]~DUPLICATE_q\);

-- Location: MLABCELL_X8_Y5_N51
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\ = ( \~GND~combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_~GND~combout\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\);

-- Location: FF_X8_Y5_N53
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[2]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2));

-- Location: FF_X13_Y2_N49
\u0|sys_clk_timer|counter_snapshot[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(18),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(18));

-- Location: FF_X6_Y4_N59
\u0|sys_clk_timer|control_register[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|control_wr_strobe~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|control_register\(2));

-- Location: MLABCELL_X6_Y4_N57
\u0|sys_clk_timer|read_mux_out[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[2]~5_combout\ = ( \u0|sys_clk_timer|control_register\(2) & ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(3) & \u0|sys_clk_timer|counter_snapshot\(18))) ) ) ) # ( 
-- !\u0|sys_clk_timer|control_register\(2) & ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(3) & \u0|sys_clk_timer|counter_snapshot\(18))) ) ) ) # ( \u0|sys_clk_timer|control_register\(2) & ( 
-- !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|cpu|cpu|A_mem_baddr\(2) & !\u0|cpu|cpu|A_mem_baddr\(3)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010001000100010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(18),
	datae => \u0|sys_clk_timer|ALT_INV_control_register\(2),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|sys_clk_timer|read_mux_out[2]~5_combout\);

-- Location: LABCELL_X11_Y3_N36
\u0|sys_clk_timer|counter_snapshot[2]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[2]~2_combout\ = !\u0|sys_clk_timer|internal_counter[2]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|sys_clk_timer|ALT_INV_internal_counter[2]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|counter_snapshot[2]~2_combout\);

-- Location: FF_X11_Y3_N37
\u0|sys_clk_timer|counter_snapshot[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(2));

-- Location: LABCELL_X11_Y4_N51
\u0|sys_clk_timer|read_mux_out[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[2]~4_combout\ = ( \u0|sys_clk_timer|Equal6~1_combout\ & ( (!\u0|sys_clk_timer|period_l_register\(2)) # ((\u0|sys_clk_timer|counter_snapshot\(2) & \u0|sys_clk_timer|Equal6~2_combout\)) ) ) # ( 
-- !\u0|sys_clk_timer|Equal6~1_combout\ & ( (\u0|sys_clk_timer|counter_snapshot\(2) & \u0|sys_clk_timer|Equal6~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001110101011101010111010101110101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_period_l_register\(2),
	datab => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(2),
	datac => \u0|sys_clk_timer|ALT_INV_Equal6~2_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_Equal6~1_combout\,
	combout => \u0|sys_clk_timer|read_mux_out[2]~4_combout\);

-- Location: LABCELL_X10_Y4_N18
\u0|sys_clk_timer|read_mux_out[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out\(2) = ( \u0|sys_clk_timer|period_h_register\(2) & ( ((\u0|sys_clk_timer|read_mux_out[2]~4_combout\) # (\u0|sys_clk_timer|Equal6~0_combout\)) # (\u0|sys_clk_timer|read_mux_out[2]~5_combout\) ) ) # ( 
-- !\u0|sys_clk_timer|period_h_register\(2) & ( (\u0|sys_clk_timer|read_mux_out[2]~4_combout\) # (\u0|sys_clk_timer|read_mux_out[2]~5_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111101111111011111110111111101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_read_mux_out[2]~5_combout\,
	datab => \u0|sys_clk_timer|ALT_INV_Equal6~0_combout\,
	datac => \u0|sys_clk_timer|ALT_INV_read_mux_out[2]~4_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_period_h_register\(2),
	combout => \u0|sys_clk_timer|read_mux_out\(2));

-- Location: FF_X10_Y4_N19
\u0|sys_clk_timer|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(2));

-- Location: FF_X8_Y5_N50
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(2));

-- Location: MLABCELL_X8_Y5_N48
\u0|mm_interconnect_0|rsp_mux|src_data[2]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~4_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(2) & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) 
-- ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(2)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100100011001000110010001100100011001000000000001100100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(2),
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~4_combout\);

-- Location: MLABCELL_X15_Y7_N15
\u0|mm_interconnect_0|cmd_mux_003|src_payload~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\ = (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & \u0|cpu|cpu|A_st_data\(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_st_data\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~2_combout\);

-- Location: M10K_X14_Y10_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

-- Location: FF_X6_Y4_N1
\u0|led_pio|data_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(2));

-- Location: LABCELL_X9_Y7_N30
\u0|led_pio|readdata[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(2) = ( \u0|led_pio|data_out\(2) & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & !\u0|cpu|cpu|A_mem_baddr\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	dataf => \u0|led_pio|ALT_INV_data_out\(2),
	combout => \u0|led_pio|readdata\(2));

-- Location: FF_X9_Y7_N32
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(2));

-- Location: LABCELL_X9_Y7_N39
\u0|mm_interconnect_0|rsp_mux|src_data[2]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[2]~5_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( ((\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(2))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(2)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(2),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[2]~5_combout\);

-- Location: LABCELL_X9_Y7_N33
\u0|mm_interconnect_0|rsp_mux|src_data[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(2) = ( \u0|mm_interconnect_0|rsp_mux|src_data[2]~5_combout\ ) # ( !\u0|mm_interconnect_0|rsp_mux|src_data[2]~5_combout\ & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[2]~4_combout\) # 
-- ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(2) & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010111011101010101011101111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~4_combout\,
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[2]~5_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(2));

-- Location: FF_X9_Y7_N34
\u0|cpu|cpu|d_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(2));

-- Location: MLABCELL_X8_Y7_N45
\u0|cpu|cpu|A_slow_inst_result_nxt[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000011000100011100111111011101000000111101110111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(18),
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(26),
	datad => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(10),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(2),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2_combout\);

-- Location: FF_X8_Y7_N46
\u0|cpu|cpu|A_slow_inst_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[2]~2_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(2));

-- Location: LABCELL_X11_Y9_N21
\u0|cpu|cpu|A_wr_data_unfiltered[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010101000000110101010101010011010101011111001101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_inst_result\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[2]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_sel~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(2),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[2]~3_combout\);

-- Location: FF_X13_Y9_N2
\u0|cpu|cpu|M_alu_result[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_alu_result[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(2));

-- Location: LABCELL_X13_Y9_N42
\u0|cpu|cpu|D_src2_reg[2]~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111110001000011011111110100000001111100010000110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_wr_data\(2),
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(2),
	combout => \u0|cpu|cpu|D_src2_reg[2]~13_combout\);

-- Location: LABCELL_X13_Y9_N51
\u0|cpu|cpu|D_src2[2]~40\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111000000000000011100000000000001110000111100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~13_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2[0]~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	combout => \u0|cpu|cpu|D_src2[2]~40_combout\);

-- Location: LABCELL_X13_Y9_N6
\u0|cpu|cpu|D_src2[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010101000101010000010100000101010101010001010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2[2]~40_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(2),
	combout => \u0|cpu|cpu|D_src2[2]~0_combout\);

-- Location: FF_X13_Y9_N7
\u0|cpu|cpu|E_src2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[2]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(2));

-- Location: FF_X17_Y8_N11
\u0|cpu|cpu|M_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~5_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(2));

-- Location: FF_X13_Y7_N25
\u0|cpu|cpu|A_mem_baddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(2));

-- Location: MLABCELL_X6_Y10_N12
\u0|mm_interconnect_0|cmd_mux_003|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_data\(38) = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_baddr\(2) & ( (\u0|cpu|cpu|ic_fill_ap_offset\(0)) # (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( \u0|cpu|cpu|A_mem_baddr\(2) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & ( !\u0|cpu|cpu|A_mem_baddr\(2) & ( 
-- \u0|cpu|cpu|ic_fill_ap_offset\(0) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100110011001100110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(0),
	datae => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_data\(38));

-- Location: M10K_X26_Y3_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

-- Location: FF_X10_Y5_N22
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|jtag_uart|av_readdata[8]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8));

-- Location: LABCELL_X13_Y3_N36
\u0|sys_clk_timer|counter_snapshot[8]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[8]~5_combout\ = ( !\u0|sys_clk_timer|internal_counter\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|sys_clk_timer|ALT_INV_internal_counter\(8),
	combout => \u0|sys_clk_timer|counter_snapshot[8]~5_combout\);

-- Location: FF_X13_Y3_N38
\u0|sys_clk_timer|counter_snapshot[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[8]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(8));

-- Location: FF_X12_Y2_N13
\u0|sys_clk_timer|internal_counter[24]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|Add0~53_sumout\,
	asdata => \u0|sys_clk_timer|period_h_register\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|sys_clk_timer|always0~0_combout\,
	ena => \u0|sys_clk_timer|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|internal_counter[24]~DUPLICATE_q\);

-- Location: FF_X13_Y3_N41
\u0|sys_clk_timer|counter_snapshot[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter[24]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(24));

-- Location: LABCELL_X13_Y3_N54
\u0|sys_clk_timer|read_mux_out[8]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[8]~32_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( ((\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & ((!\u0|sys_clk_timer|period_l_register\(8)))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|period_h_register\(8)))))) ) ) # ( \u0|cpu|cpu|A_mem_baddr\(4) & ( ((!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & (\u0|sys_clk_timer|counter_snapshot\(8))) # (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- ((\u0|sys_clk_timer|counter_snapshot\(24))))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000000010100101111110110001101100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_period_h_register\(8),
	datac => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(8),
	datad => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(24),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datag => \u0|sys_clk_timer|ALT_INV_period_l_register\(8),
	combout => \u0|sys_clk_timer|read_mux_out[8]~32_combout\);

-- Location: FF_X13_Y3_N55
\u0|sys_clk_timer|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out[8]~32_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(8));

-- Location: FF_X10_Y5_N38
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8));

-- Location: LABCELL_X10_Y5_N36
\u0|mm_interconnect_0|rsp_mux|src_payload~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8) & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))))) ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(8) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(8)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110000000000101010000000000011111100000000001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(8),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(8),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\);

-- Location: LABCELL_X9_Y7_N3
\u0|mm_interconnect_0|rsp_mux|src_payload~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\ = ( \u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( ((!\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(8) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\))) # (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(8)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|rsp_mux|src_payload~22_combout\) # ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(8) & \u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110011111100001111001111110101111101111111010111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(8),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~22_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\);

-- Location: FF_X9_Y7_N5
\u0|cpu|cpu|d_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_payload~23_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(8));

-- Location: LABCELL_X9_Y7_N54
\u0|cpu|cpu|A_slow_inst_result_nxt[8]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(8),
	datab => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_slow_ld_data_fill_bit~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(24),
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~23_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_slow_inst_result[8]~1_combout\,
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[8]~25_combout\);

-- Location: FF_X9_Y7_N55
\u0|cpu|cpu|A_slow_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[8]~25_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(8));

-- Location: FF_X28_Y7_N19
\u0|cpu|cpu|M_pc_plus_one[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add7~29_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one[6]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y8_N51
\u0|cpu|cpu|A_inst_result[8]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pc_plus_one[6]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|A_inst_result[8]~feeder_combout\);

-- Location: FF_X18_Y8_N55
\u0|cpu|cpu|M_alu_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_alu_result\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(8));

-- Location: FF_X25_Y8_N53
\u0|cpu|cpu|A_inst_result[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[8]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(8));

-- Location: MLABCELL_X25_Y8_N12
\u0|cpu|cpu|A_wr_data_unfiltered[8]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000111000000000100011111111111010001111111111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(8),
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result[8]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(8),
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[8]~26_combout\);

-- Location: FF_X23_Y9_N34
\u0|cpu|cpu|W_wr_data[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[8]~26_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(8));

-- Location: LABCELL_X22_Y9_N6
\u0|cpu|cpu|D_src1_reg[8]~25\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101001100110000000000001111010101010011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_wr_data\(8),
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(8),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[8]~26_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[8]~25_combout\);

-- Location: FF_X22_Y9_N7
\u0|cpu|cpu|E_src1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[8]~25_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(8));

-- Location: LABCELL_X17_Y8_N27
\u0|cpu|cpu|Add9~33\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111110000000000000000000000000101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(8),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(8),
	cin => \u0|cpu|cpu|Add9~38\,
	sumout => \u0|cpu|cpu|Add9~33_sumout\,
	cout => \u0|cpu|cpu|Add9~34\);

-- Location: LABCELL_X17_Y9_N45
\u0|cpu|cpu|E_alu_result~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100010001001000010001000100000001000100100000000100010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(9),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(9),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~26_combout\);

-- Location: FF_X31_Y8_N22
\u0|cpu|cpu|D_br_taken_waddr_partial[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~37_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(7));

-- Location: LABCELL_X30_Y8_N36
\u0|cpu|cpu|E_extra_pc[7]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(7),
	combout => \u0|cpu|cpu|E_extra_pc[7]~feeder_combout\);

-- Location: FF_X31_Y8_N46
\u0|cpu|cpu|D_pc_plus_one[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~29_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(7));

-- Location: FF_X30_Y8_N37
\u0|cpu|cpu|E_extra_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[7]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(7));

-- Location: MLABCELL_X15_Y9_N33
\u0|cpu|cpu|E_alu_result[9]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101011111111100001111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add9~29_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~26_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(7),
	combout => \u0|cpu|cpu|E_alu_result\(9));

-- Location: FF_X22_Y9_N32
\u0|cpu|cpu|W_wr_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_wr_data_unfiltered[9]~28_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_wr_data\(9));

-- Location: LABCELL_X22_Y9_N30
\u0|cpu|cpu|D_src2_reg[9]~72\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100110001001111011100110111001101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(9),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[9]~28_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(9),
	combout => \u0|cpu|cpu|D_src2_reg[9]~72_combout\);

-- Location: MLABCELL_X15_Y9_N54
\u0|cpu|cpu|D_src2_reg[9]~73\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000110110001101100000000010101010001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_alu_result\(9),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[9]~72_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[9]~73_combout\);

-- Location: FF_X15_Y9_N56
\u0|cpu|cpu|E_src2_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[9]~73_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(9));

-- Location: FF_X15_Y5_N26
\u0|cpu|cpu|M_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_st_data[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|E_src2_reg\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_E_ctrl_mem8~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(9));

-- Location: FF_X15_Y5_N44
\u0|cpu|cpu|A_st_data[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(9));

-- Location: LABCELL_X13_Y6_N51
\u0|mm_interconnect_0|cmd_mux_003|src_payload~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\ = ( \u0|cpu|cpu|A_st_data\(9) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(9),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~27_combout\);

-- Location: M10K_X14_Y4_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

-- Location: LABCELL_X11_Y8_N45
\u0|mm_interconnect_0|rsp_mux_001|src_data[9]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(9) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(9) & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(9))) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(9) & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101010101011101110101010101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(9),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(9),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(9));

-- Location: FF_X11_Y8_N46
\u0|cpu|cpu|i_readdata_d1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(9));

-- Location: FF_X27_Y9_N49
\u0|cpu|cpu|D_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(21));

-- Location: LABCELL_X30_Y6_N21
\u0|cpu|cpu|D_br_pred_not_taken\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_br_cond_nxt~0_combout\,
	combout => \u0|cpu|cpu|D_br_pred_not_taken~combout\);

-- Location: FF_X30_Y8_N52
\u0|cpu|cpu|E_extra_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[6]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(6));

-- Location: LABCELL_X17_Y9_N0
\u0|cpu|cpu|E_alu_result~24\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100100001000100010001000100000001000000010001001000010010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(8),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(8),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|E_alu_result~24_combout\);

-- Location: LABCELL_X18_Y8_N12
\u0|cpu|cpu|E_alu_result[8]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_ctrl_retaddr~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_extra_pc\(6),
	datad => \u0|cpu|cpu|ALT_INV_Add9~33_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result~24_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(8));

-- Location: LABCELL_X22_Y9_N48
\u0|cpu|cpu|D_src2_reg[8]~68\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101010011010111111111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[8]~26_combout\,
	datab => \u0|cpu|cpu|ALT_INV_M_alu_result\(8),
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(8),
	combout => \u0|cpu|cpu|D_src2_reg[8]~68_combout\);

-- Location: MLABCELL_X21_Y9_N6
\u0|cpu|cpu|D_src2_reg[8]~69\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100100011000000010010001101000101011001110100010101100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result\(8),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[8]~68_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	combout => \u0|cpu|cpu|D_src2_reg[8]~69_combout\);

-- Location: FF_X21_Y9_N10
\u0|cpu|cpu|E_src2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[8]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[8]~69_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(8));

-- Location: FF_X17_Y8_N29
\u0|cpu|cpu|M_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~33_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(8));

-- Location: FF_X12_Y8_N11
\u0|cpu|cpu|A_mem_baddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(8));

-- Location: LABCELL_X12_Y8_N3
\u0|mm_interconnect_0|cmd_mux_002|src_data[44]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(44) = ( \u0|cpu|cpu|ic_fill_line\(3) & ( ((\u0|cpu|cpu|A_mem_baddr\(8) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) ) # ( 
-- !\u0|cpu|cpu|ic_fill_line\(3) & ( (\u0|cpu|cpu|A_mem_baddr\(8) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(8),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_line\(3),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44));

-- Location: FF_X12_Y8_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(44),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(6));

-- Location: MLABCELL_X6_Y7_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000010000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(6),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(7),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(4),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(5),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~0_combout\);

-- Location: MLABCELL_X6_Y7_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(3),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(2),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(0),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|Equal0~1_combout\);

-- Location: MLABCELL_X6_Y5_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~2_combout\);

-- Location: FF_X6_Y5_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~2_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(3),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(3));

-- Location: FF_X9_Y7_N47
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(3));

-- Location: LABCELL_X9_Y7_N42
\u0|mm_interconnect_0|rsp_mux_001|src_data[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(3) = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(3) & ( ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(3) & \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(3) & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(3) & 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(3),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(3),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(3));

-- Location: FF_X9_Y7_N43
\u0|cpu|cpu|i_readdata_d1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(3));

-- Location: LABCELL_X24_Y10_N6
\u0|cpu|cpu|M_regnum_b_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(0),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	datad => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(1),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	combout => \u0|cpu|cpu|M_regnum_b_cmp_F~0_combout\);

-- Location: MLABCELL_X28_Y10_N15
\u0|cpu|cpu|M_regnum_b_cmp_F~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100001111000011000000000000000000000000000000001100001111000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(4),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	dataf => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(3),
	combout => \u0|cpu|cpu|M_regnum_b_cmp_F~1_combout\);

-- Location: LABCELL_X24_Y10_N24
\u0|cpu|cpu|M_regnum_b_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100001000000000010000100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_dst_regnum\(2),
	datab => \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_F~0_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	datad => \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_F~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_wr_dst_reg~0_combout\,
	combout => \u0|cpu|cpu|M_regnum_b_cmp_F~combout\);

-- Location: FF_X24_Y10_N26
\u0|cpu|cpu|A_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_regnum_b_cmp_F~combout\,
	asdata => \u0|cpu|cpu|M_regnum_b_cmp_D~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|F_stall~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_regnum_b_cmp_D~q\);

-- Location: LABCELL_X24_Y10_N39
\u0|cpu|cpu|D_src2_reg[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000010100000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_regnum_b_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_D~q\,
	datad => \u0|cpu|cpu|ALT_INV_W_regnum_b_cmp_D~q\,
	combout => \u0|cpu|cpu|D_src2_reg[2]~0_combout\);

-- Location: LABCELL_X24_Y10_N0
\u0|cpu|cpu|D_src2_reg[2]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000110000001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal316~0_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[2]~4_combout\);

-- Location: LABCELL_X24_Y8_N45
\u0|cpu|cpu|D_src2_reg[6]~21\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(6),
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~7_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[6]~7_combout\,
	datae => \u0|cpu|cpu|ALT_INV_W_wr_data\(6),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~6_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[6]~21_combout\);

-- Location: LABCELL_X24_Y8_N9
\u0|cpu|cpu|D_src2_reg[6]~22\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110000001000010011000010101001101110001010100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[6]~21_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result\(6),
	combout => \u0|cpu|cpu|D_src2_reg[6]~22_combout\);

-- Location: FF_X19_Y8_N40
\u0|cpu|cpu|E_src2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[6]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[6]~22_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(6));

-- Location: FF_X17_Y8_N23
\u0|cpu|cpu|M_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~41_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(6));

-- Location: FF_X17_Y8_N41
\u0|cpu|cpu|A_mem_baddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(6));

-- Location: FF_X17_Y8_N49
\u0|cpu|cpu|M_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~49_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(15));

-- Location: FF_X15_Y8_N56
\u0|cpu|cpu|A_mem_baddr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(15));

-- Location: FF_X17_Y8_N53
\u0|cpu|cpu|M_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~45_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(16));

-- Location: FF_X15_Y8_N28
\u0|cpu|cpu|A_mem_baddr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(16));

-- Location: MLABCELL_X15_Y8_N54
\u0|mm_interconnect_0|router|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal2~1_combout\ = ( !\u0|cpu|cpu|A_mem_baddr\(15) & ( \u0|cpu|cpu|A_mem_baddr\(16) & ( (!\u0|cpu|cpu|A_mem_baddr\(6) & (!\u0|cpu|cpu|A_mem_baddr\(14) & !\u0|cpu|cpu|A_mem_baddr\(13))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000100000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(6),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(14),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(13),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(15),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(16),
	combout => \u0|mm_interconnect_0|router|Equal2~1_combout\);

-- Location: LABCELL_X10_Y6_N57
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) ) ) # ( 
-- !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0)) # ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\)) 
-- ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0) & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111100011111000100010001000100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X10_Y6_N58
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X10_Y6_N42
\u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1) & 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) $ (!\u0|led_pio|always0~0_combout\))) ) ) # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) & 
-- !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001001000010010000100100001001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|led_pio|ALT_INV_always0~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0_combout\);

-- Location: LABCELL_X9_Y6_N24
\u0|mm_interconnect_0|router|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal3~0_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|mm_interconnect_0|router|Equal2~1_combout\ & \u0|cpu|cpu|A_mem_baddr\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|mm_interconnect_0|router|Equal3~0_combout\);

-- Location: LABCELL_X10_Y6_N18
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0) & (\u0|mm_interconnect_0|led_pio_s1_translator|av_waitrequest_generated~0_combout\ & 
-- (\u0|mm_interconnect_0|router|Equal3~0_combout\ & !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0)))) ) ) ) # ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0)) # (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111010101000000001000000001111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datab => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_waitrequest_generated~0_combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal3~0_combout\,
	datad => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X10_Y6_N20
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1));

-- Location: LABCELL_X10_Y6_N3
\u0|led_pio|always0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|always0~0_combout\ = ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( (!\u0|cpu|cpu|A_mem_baddr\(4) & (\u0|mm_interconnect_0|router|Equal2~1_combout\ & (\u0|cpu|cpu|A_mem_baddr\(5) & 
-- \u0|mm_interconnect_0|router|Equal2~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|led_pio|always0~0_combout\);

-- Location: LABCELL_X10_Y6_N15
\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|led_pio|always0~0_combout\ & 
-- ((\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1)) # (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0))))) ) ) # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_translator|wait_latency_counter[0]~0_combout\ & (\u0|led_pio|always0~0_combout\ & ((!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0)) # 
-- (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100011000000000010001100000000000100110000000000010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0),
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|led_pio|ALT_INV_always0~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout\);

-- Location: LABCELL_X10_Y6_N0
\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]~0_combout\ & ( !\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter[0]~0_combout\,
	combout => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout\);

-- Location: FF_X10_Y6_N2
\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0));

-- Location: LABCELL_X10_Y6_N39
\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) & 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1) & \u0|led_pio|always0~0_combout\)) ) ) # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(0) & 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|wait_latency_counter\(1) & \u0|led_pio|always0~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000000000000101000000000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_wait_latency_counter\(1),
	datad => \u0|led_pio|ALT_INV_always0~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: LABCELL_X7_Y5_N30
\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg~0_combout\ & ( 
-- \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datae => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X7_Y5_N31
\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0));

-- Location: FF_X6_Y9_N59
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q\);

-- Location: MLABCELL_X6_Y9_N57
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][55]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & ( (\u0|cpu|cpu|d_write~DUPLICATE_q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout\);

-- Location: FF_X6_Y9_N7
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X10_Y6_N8
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LABCELL_X10_Y6_N6
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[1][55]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|cpu|cpu|d_write~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\,
	dataf => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X10_Y6_N9
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~1_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\ & ( (!\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0)) # 
-- ((\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\) # (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0))) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem~0_combout\ & ( 
-- (\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem_used\(0) & (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000010101111111111111010111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	combout => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X10_Y6_N10
\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\);

-- Location: MLABCELL_X6_Y9_N6
\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~1_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\ & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\ & ( 
-- ((\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE_q\)))) # 
-- (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0)) ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\ & ( \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\ & ( 
-- \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) ) ) ) # ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\ & ( !\u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|mem[0][55]~q\ & ( 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & ((!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\) # (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~DUPLICATE_q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111110001010101010101010101010111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datae => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|led_pio_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	combout => \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~1_combout\);

-- Location: LABCELL_X9_Y5_N9
\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\ = (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & 
-- !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\);

-- Location: FF_X9_Y5_N11
\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0));

-- Location: LABCELL_X9_Y5_N18
\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ = ( \u0|mm_interconnect_0|router|always1~0_combout\ & ( \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & ( 
-- (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & \u0|cpu|cpu|clr_break_line~q\) ) ) ) # ( \u0|mm_interconnect_0|router|always1~0_combout\ & ( !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & ( 
-- (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & (\u0|cpu|cpu|clr_break_line~q\ & (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ (\u0|cpu|cpu|d_write~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000001000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datac => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	dataf => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	combout => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\);

-- Location: LABCELL_X9_Y5_N6
\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\ = ( \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & ( 
-- (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1)) ) ) # ( 
-- !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & ( (\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]~0_combout\ & \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter[1]~0_combout\,
	datad => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	dataf => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\);

-- Location: FF_X9_Y5_N8
\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1));

-- Location: LABCELL_X9_Y5_N12
\u0|mm_interconnect_0|cmd_demux|sink_ready~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & ( (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & 
-- (\u0|cpu|cpu|clr_break_line~q\ & (\u0|mm_interconnect_0|router|always1~0_combout\ & !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1)))) ) ) ) # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( 
-- \u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & ( (\u0|cpu|cpu|clr_break_line~q\ & (\u0|mm_interconnect_0|router|always1~0_combout\ & !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1))) ) ) ) # 
-- ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) & ( (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & (\u0|cpu|cpu|clr_break_line~q\ & 
-- (\u0|mm_interconnect_0|router|always1~0_combout\ & !\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000100000000000000011000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datab => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	datad => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	datae => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	dataf => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\);

-- Location: LABCELL_X9_Y5_N24
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ ) # ( !\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & ( 
-- (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & ((!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0)) # (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110101000000001111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datac => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\,
	combout => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\);

-- Location: FF_X9_Y5_N26
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0));

-- Location: LABCELL_X9_Y5_N3
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\ = ( \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~2_combout\))) ) ) # ( !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001010101010100000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~2_combout\,
	datad => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\);

-- Location: FF_X9_Y5_N5
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X9_Y5_N29
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LABCELL_X9_Y5_N27
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][55]~q\) ) ) # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[1][55]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X9_Y5_N33
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~1_combout\ = ( \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- ((\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~q\))) # (\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X9_Y5_N35
\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X9_Y6_N8
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LABCELL_X9_Y6_N6
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]~q\ ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|cpu|cpu|d_write~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[1][55]~q\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X9_Y6_N9
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~1_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ((\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\))) # 
-- (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & (\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\)) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X9_Y6_N10
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\);

-- Location: FF_X9_Y5_N59
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LABCELL_X9_Y5_N57
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1)) # (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][55]~q\) ) ) 
-- # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(1) & \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[1][55]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: LABCELL_X9_Y5_N30
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~1_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\ ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(0) & (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem~0_combout\)) # 
-- (\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem_used\(0) & ((\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000111111001100000011111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~1_combout\);

-- Location: FF_X9_Y5_N32
\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LABCELL_X9_Y5_N36
\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~q\ & (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~q\ & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\)))) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( 
-- \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem[0][55]~q\ & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\))) ) ) ) # ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) 
-- & ( (!\u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|mem[0][55]~q\ & ((!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\))) ) 
-- ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( !\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & ( 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111110011111100111111000000000010101000101010001010100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	datab => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0_combout\);

-- Location: MLABCELL_X8_Y9_N9
\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~2_combout\ = ( \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~0_combout\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~1_combout\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~2_combout\);

-- Location: FF_X7_Y9_N59
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][55]~q\);

-- Location: LABCELL_X7_Y9_N57
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout\ = ( \u0|cpu|cpu|d_write~DUPLICATE_q\ & ( (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # 
-- (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & ((\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][55]~q\))) ) ) # ( !\u0|cpu|cpu|d_write~DUPLICATE_q\ & ( 
-- (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[1][55]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[1][55]~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout\);

-- Location: FF_X7_Y9_N16
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]~q\);

-- Location: LABCELL_X7_Y9_N15
\u0|mm_interconnect_0|rsp_mux|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & ( (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]~q\ & 
-- ((!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\) # (!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111110100000000011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][74]~q\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\);

-- Location: MLABCELL_X8_Y9_N33
\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3_combout\ = ( !\u0|mm_interconnect_0|rsp_mux|src_payload~0_combout\ & ( (\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~2_combout\ & 
-- ((!\u0|mm_interconnect_0|rsp_mux|WideOr1~1_combout\) # (!\u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001010000011110000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~1_combout\,
	datac => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~2_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3_combout\);

-- Location: LABCELL_X7_Y8_N21
\u0|mm_interconnect_0|cmd_demux|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( (!\u0|mm_interconnect_0|router|Equal1~0_combout\ & (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\)) # 
-- (\u0|mm_interconnect_0|router|Equal1~0_combout\ & (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\)))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|router|Equal1~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001101010000010100110101000001010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\);

-- Location: MLABCELL_X8_Y6_N12
\u0|mm_interconnect_0|cmd_demux|WideOr0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ = ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\ ) ) ) # 
-- ( \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( (\u0|mm_interconnect_0|router|Equal5~0_combout\ & \u0|jtag_uart|av_waitrequest~q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|mem_used\(1) & ( ((\u0|mm_interconnect_0|router|Equal5~0_combout\ & \u0|jtag_uart|av_waitrequest~q\)) # 
-- (\u0|mm_interconnect_0|cmd_demux|WideOr0~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100110111000001010000010100110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_Equal5~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~0_combout\,
	datac => \u0|jtag_uart|ALT_INV_av_waitrequest~q\,
	datae => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	combout => \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\);

-- Location: MLABCELL_X8_Y9_N48
\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ = ( \u0|cpu|cpu|clr_break_line~q\ & ( (((\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\) # 
-- (\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\)) # (\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\)) # (\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\,
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	combout => \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\);

-- Location: MLABCELL_X8_Y9_N30
\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\ = ( \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ & ( (!\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3_combout\ & 
-- ((\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) # (\u0|cpu|cpu|d_read~q\))) ) ) # ( !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~0_combout\ & ( 
-- (!\u0|mm_interconnect_0|cpu_data_master_agent|av_readdatavalid~3_combout\ & \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000110000111100000011000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_d_read~q\,
	datac => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~3_combout\,
	datad => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~0_combout\,
	combout => \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\);

-- Location: FF_X8_Y9_N32
\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\);

-- Location: MLABCELL_X8_Y9_N51
\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ = ( !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & ( \u0|cpu|cpu|d_read~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_d_read~q\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\);

-- Location: LABCELL_X7_Y9_N45
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\ = ( \u0|cpu|cpu|i_read~q\ & ( ((\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0))) # 
-- (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1)) ) ) # ( !\u0|cpu|cpu|i_read~q\ & ( (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_i_read~q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\);

-- Location: LABCELL_X7_Y9_N36
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- !\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) ) ) ) # ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1) & ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & (\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\ & (!\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & \u0|cpu|cpu|clr_break_line~q\))) ) ) ) # ( 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(1) & ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000001000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_WideOr1~combout\,
	datab => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datae => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X7_Y9_N37
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\);

-- Location: MLABCELL_X15_Y8_N30
\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ = ( \u0|cpu|cpu|clr_break_line~q\ & ( !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	dataf => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\);

-- Location: MLABCELL_X8_Y8_N30
\u0|mm_interconnect_0|cmd_demux_001|WideOr0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & 
-- (((\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ & \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))))) # (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) ) ) # 
-- ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\ & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001010000100010001101100000000000010100001000100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datac => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datae => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux_001|WideOr0~0_combout\);

-- Location: LABCELL_X9_Y8_N24
\u0|cpu|cpu|ic_fill_req_accepted~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000000000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_i_read~q\,
	dataf => \u0|cpu|cpu|ALT_INV_i_read_nxt~0_combout\,
	combout => \u0|cpu|cpu|ic_fill_req_accepted~0_combout\);

-- Location: LABCELL_X9_Y8_N48
\u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(0),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	combout => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\);

-- Location: FF_X9_Y8_N50
\u0|cpu|cpu|ic_fill_ap_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[0]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_cnt\(0));

-- Location: LABCELL_X9_Y8_N9
\u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(1),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(0),
	combout => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\);

-- Location: FF_X9_Y8_N11
\u0|cpu|cpu|ic_fill_ap_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_cnt\(1));

-- Location: LABCELL_X9_Y8_N6
\u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000101010100000000010101010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(0),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(2),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(1),
	combout => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\);

-- Location: FF_X9_Y8_N8
\u0|cpu|cpu|ic_fill_ap_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[2]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_cnt\(2));

-- Location: LABCELL_X9_Y8_N3
\u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000001010101000000000101010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_req_accepted~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(2),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(1),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(3),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(0),
	combout => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\);

-- Location: FF_X9_Y8_N5
\u0|cpu|cpu|ic_fill_ap_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_ap_cnt_nxt[3]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ic_fill_ap_offset[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_ap_cnt\(3));

-- Location: FF_X28_Y9_N43
\u0|cpu|cpu|ic_fill_initial_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_initial_offset\(0));

-- Location: MLABCELL_X28_Y9_N54
\u0|cpu|cpu|ic_fill_active_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000000001010000000000000000010100000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_i_readdatavalid_d1~q\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(0),
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(1),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	combout => \u0|cpu|cpu|ic_fill_active_nxt~0_combout\);

-- Location: MLABCELL_X28_Y9_N48
\u0|cpu|cpu|ic_fill_active_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111101111111011111100001111000011111110111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_active_nxt~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(2),
	datac => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_active~q\,
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|ic_fill_active_nxt~1_combout\);

-- Location: FF_X28_Y9_N49
\u0|cpu|cpu|ic_fill_active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_active_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_active~q\);

-- Location: LABCELL_X9_Y8_N39
\u0|cpu|cpu|i_read_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110100000000000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_ap_cnt\(3),
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_active~q\,
	datac => \u0|cpu|cpu|ALT_INV_i_read_nxt~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_WideOr0~0_combout\,
	combout => \u0|cpu|cpu|i_read_nxt~1_combout\);

-- Location: LABCELL_X9_Y8_N36
\u0|cpu|cpu|i_read_nxt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	datad => \u0|cpu|cpu|ALT_INV_i_read~q\,
	dataf => \u0|cpu|cpu|ALT_INV_i_read_nxt~1_combout\,
	combout => \u0|cpu|cpu|i_read_nxt~2_combout\);

-- Location: FF_X9_Y8_N37
\u0|cpu|cpu|i_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|i_read_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_read~q\);

-- Location: FF_X27_Y8_N26
\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|router_001|Equal1~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cpu_instruction_master_limiter|save_dest_id~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel\(0));

-- Location: LABCELL_X9_Y8_N18
\u0|mm_interconnect_0|cmd_mux_002|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\ & ( (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|cpu|cpu|i_read~q\ & 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel\(0)))) ) ) # ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\ & ( 
-- (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|cpu|cpu|i_read~q\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_i_read~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_channel\(0),
	dataf => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\);

-- Location: LABCELL_X7_Y8_N0
\u0|mm_interconnect_0|cmd_mux_002|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ = ( \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( !\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ ) ) # ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) # ((!\u0|mm_interconnect_0|router|Equal1~0_combout\) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010001010101010101000101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\);

-- Location: LABCELL_X4_Y4_N24
\u0|mm_interconnect_0|cmd_mux_002|update_grant~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\)) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & ((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & 
-- (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\))) # (\u0|mm_interconnect_0|cmd_mux_002|WideOr1~combout\ & (((!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111110000000100011111000000110011111100000011001111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\);

-- Location: FF_X4_Y4_N14
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1));

-- Location: MLABCELL_X6_Y7_N51
\u0|mm_interconnect_0|cmd_mux_002|src_data[38]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(38) = (!\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & (\u0|cpu|cpu|A_mem_baddr\(2)))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & 
-- (((\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & \u0|cpu|cpu|A_mem_baddr\(2))) # (\u0|cpu|cpu|ic_fill_ap_offset\(0))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_ap_offset\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38));

-- Location: FF_X6_Y7_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(38),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(0));

-- Location: LABCELL_X4_Y6_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010100001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(0),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_addr[0]~0_combout\);

-- Location: MLABCELL_X3_Y5_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~16\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000111100001111000001011100010100001111000011111100010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg[2]~DUPLICATE_q\,
	datag => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(3),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~16_combout\);

-- Location: FF_X3_Y5_N25
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~16_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y4_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(0),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[0]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_data[0]~0_combout\);

-- Location: FF_X2_Y6_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[23]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(23),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(23));

-- Location: FF_X3_Y7_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(24),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(24));

-- Location: LABCELL_X1_Y7_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(24),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(24),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(26),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~27_combout\);

-- Location: FF_X1_Y7_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~27_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(25));

-- Location: LABCELL_X1_Y7_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~42\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001010001010000000101000101001010111110111110101011111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(23),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(23),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(25),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~42_combout\);

-- Location: FF_X1_Y7_N20
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~42_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(24));

-- Location: FF_X1_Y7_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(24),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(24));

-- Location: LABCELL_X4_Y8_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(24),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|the_altera_std_synchronizer|ALT_INV_dreg\(0),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~0_combout\);

-- Location: FF_X4_Y8_N16
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|resetlatch~q\);

-- Location: LABCELL_X1_Y6_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~41\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001100110011001100000101000001010011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(34),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_resetlatch~q\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~41_combout\);

-- Location: FF_X1_Y6_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~41_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(33));

-- Location: FF_X2_Y6_N46
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(31),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[31]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y4_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~40\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100110011000011110011001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(31),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(33),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[31]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~40_combout\);

-- Location: FF_X2_Y4_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~40_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(32));

-- Location: MLABCELL_X3_Y4_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~36\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000000000000000010000000100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_splitter_nodes_receive_1\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~36_combout\);

-- Location: FF_X2_Y7_N32
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(30),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(30));

-- Location: LABCELL_X2_Y7_N30
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(30),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(30),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~37_combout\);

-- Location: LABCELL_X2_Y4_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~39\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011010001110100011111001111000000111100111101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~38_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(32),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr[19]~36_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~37_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(31),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~39_combout\);

-- Location: FF_X1_Y4_N50
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~39_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(31));

-- Location: LABCELL_X2_Y7_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(29),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\);

-- Location: FF_X2_Y7_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[29]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(29));

-- Location: LABCELL_X1_Y7_N9
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~35\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100100111000001010010011110001101101011111000110110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(31),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(29),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(29),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~35_combout\);

-- Location: FF_X1_Y7_N11
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~35_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(30));

-- Location: LABCELL_X1_Y7_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(30),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\);

-- Location: FF_X1_Y7_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[30]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(30));

-- Location: LABCELL_X2_Y6_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(30),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\);

-- Location: FF_X2_Y6_N58
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(27),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[27]~DUPLICATE_q\);

-- Location: FF_X2_Y7_N58
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(27),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(27));

-- Location: LABCELL_X1_Y7_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[27]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(27),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(29),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~31_combout\);

-- Location: FF_X1_Y7_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~31_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(28));

-- Location: LABCELL_X1_Y7_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(28),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\);

-- Location: FF_X1_Y7_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[28]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(28));

-- Location: LABCELL_X4_Y7_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(28),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\);

-- Location: FF_X4_Y7_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[25]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(25),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(25));

-- Location: FF_X1_Y7_N17
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(25),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(25));

-- Location: LABCELL_X2_Y7_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\);

-- Location: FF_X2_Y7_N59
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[25]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(25));

-- Location: LABCELL_X1_Y7_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~29\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(25),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(25),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(27),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~29_combout\);

-- Location: FF_X1_Y7_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~29_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(26));

-- Location: LABCELL_X1_Y7_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(26),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\);

-- Location: FF_X1_Y7_N14
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[26]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(26));

-- Location: FF_X3_Y6_N32
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~5_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(26),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(2));

-- Location: FF_X3_Y6_N34
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~9_sumout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(27),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(3));

-- Location: MLABCELL_X3_Y6_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000010000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(3),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(4),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(2),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~5_combout\);

-- Location: LABCELL_X1_Y6_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg~5_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_rd_d1~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|ALT_INV_q_a\(22),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~9_combout\);

-- Location: FF_X1_Y6_N22
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg~9_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg\(22));

-- Location: LABCELL_X2_Y7_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(22),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\);

-- Location: FF_X2_Y7_N14
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[22]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(22));

-- Location: LABCELL_X1_Y7_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~32\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010000010000010101001011101011111110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg\(22),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(22),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(24),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~32_combout\);

-- Location: FF_X1_Y7_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~32_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(23));

-- Location: LABCELL_X1_Y7_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(23),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\);

-- Location: FF_X1_Y7_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[23]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(23));

-- Location: MLABCELL_X3_Y6_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000010111111111111111100000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(35),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(23),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~0_combout\);

-- Location: FF_X3_Y6_N25
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_go~q\);

-- Location: LABCELL_X4_Y6_N3
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_go~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~1_combout\);

-- Location: FF_X4_Y6_N5
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~1_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(2),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(2));

-- Location: FF_X9_Y7_N40
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(2));

-- Location: LABCELL_X9_Y7_N36
\u0|mm_interconnect_0|rsp_mux_001|src_data[2]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(2) = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(2) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(2))) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(2) & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(2),
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(2),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(2));

-- Location: FF_X9_Y7_N37
\u0|cpu|cpu|i_readdata_d1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(2));

-- Location: FF_X25_Y10_N38
\u0|cpu|cpu|D_iw[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(26),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(26));

-- Location: MLABCELL_X25_Y10_N45
\u0|cpu|cpu|D_dst_regnum[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101111111010111110111111111011111111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(26),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(21),
	combout => \u0|cpu|cpu|D_dst_regnum[4]~1_combout\);

-- Location: LABCELL_X27_Y10_N48
\u0|cpu|cpu|D_regnum_b_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(22),
	datab => \u0|cpu|cpu|ALT_INV_D_dst_regnum[2]~3_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(25),
	datad => \u0|cpu|cpu|ALT_INV_D_dst_regnum[3]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_dst_regnum[0]~2_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(24),
	combout => \u0|cpu|cpu|D_regnum_b_cmp_F~0_combout\);

-- Location: LABCELL_X27_Y10_N36
\u0|cpu|cpu|D_regnum_b_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001000000001000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_dst_regnum[4]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(23),
	datac => \u0|cpu|cpu|ALT_INV_D_regnum_b_cmp_F~0_combout\,
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(26),
	datae => \u0|cpu|cpu|ALT_INV_D_dst_regnum[1]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_wr_dst_reg~combout\,
	combout => \u0|cpu|cpu|D_regnum_b_cmp_F~combout\);

-- Location: FF_X27_Y10_N37
\u0|cpu|cpu|E_regnum_b_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_regnum_b_cmp_F~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|F_stall~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_regnum_b_cmp_D~q\);

-- Location: LABCELL_X24_Y10_N45
\u0|cpu|cpu|D_src2_reg[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111111101111111011111110111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal316~0_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[2]~3_combout\);

-- Location: MLABCELL_X15_Y9_N21
\u0|cpu|cpu|D_src2_reg[1]~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111010101011111111100000101111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_alu_result\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[1]~11_combout\,
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[1]~12_combout\);

-- Location: FF_X15_Y9_N22
\u0|cpu|cpu|E_src2_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[1]~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(1));

-- Location: FF_X15_Y9_N5
\u0|cpu|cpu|M_st_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2_reg\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(1));

-- Location: FF_X15_Y9_N19
\u0|cpu|cpu|A_st_data[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\);

-- Location: LABCELL_X11_Y4_N21
\u0|mm_interconnect_0|cmd_mux_002|src_payload~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\ = ( \u0|cpu|cpu|A_st_data[1]~DUPLICATE_q\ & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data[1]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\);

-- Location: FF_X11_Y4_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(1));

-- Location: MLABCELL_X6_Y5_N57
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\);

-- Location: FF_X6_Y5_N58
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[1]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\(1));

-- Location: MLABCELL_X6_Y5_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111110000111100000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(1),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal1~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout\);

-- Location: FF_X6_Y5_N43
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata[1]~1_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(1),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(1));

-- Location: FF_X7_Y7_N22
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(1));

-- Location: LABCELL_X7_Y7_N18
\u0|mm_interconnect_0|rsp_mux_001|src_data[1]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(1) = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( ((\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(1))) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(1)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(1),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(1),
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(1));

-- Location: FF_X7_Y7_N19
\u0|cpu|cpu|i_readdata_d1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(1));

-- Location: LABCELL_X30_Y9_N36
\u0|cpu|cpu|D_iw[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(15),
	combout => \u0|cpu|cpu|D_iw[15]~feeder_combout\);

-- Location: FF_X30_Y9_N37
\u0|cpu|cpu|D_iw[15]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_iw[15]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[15]~DUPLICATE_q\);

-- Location: FF_X13_Y8_N17
\u0|cpu|cpu|E_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw[15]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(15));

-- Location: LABCELL_X13_Y8_N3
\u0|cpu|cpu|M_iw[15]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(15),
	combout => \u0|cpu|cpu|M_iw[15]~feeder_combout\);

-- Location: FF_X13_Y8_N5
\u0|cpu|cpu|M_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[15]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(15));

-- Location: FF_X13_Y8_N28
\u0|cpu|cpu|A_iw[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(15),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(15));

-- Location: FF_X13_Y8_N26
\u0|cpu|cpu|A_iw[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(16));

-- Location: FF_X13_Y8_N23
\u0|cpu|cpu|M_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_iw\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(12));

-- Location: FF_X13_Y8_N59
\u0|cpu|cpu|A_iw[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(12),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(12));

-- Location: LABCELL_X13_Y8_N57
\u0|cpu|cpu|A_op_eret~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000000000000000000010100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_iw\(13),
	datac => \u0|cpu|cpu|ALT_INV_A_iw\(15),
	datad => \u0|cpu|cpu|ALT_INV_A_iw\(16),
	datae => \u0|cpu|cpu|ALT_INV_A_iw\(12),
	combout => \u0|cpu|cpu|A_op_eret~0_combout\);

-- Location: MLABCELL_X15_Y8_N12
\u0|cpu|cpu|M_iw[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(11),
	combout => \u0|cpu|cpu|M_iw[11]~feeder_combout\);

-- Location: FF_X15_Y8_N14
\u0|cpu|cpu|M_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_iw[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_iw\(11));

-- Location: MLABCELL_X15_Y8_N15
\u0|cpu|cpu|A_iw[11]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_iw\(11),
	combout => \u0|cpu|cpu|A_iw[11]~feeder_combout\);

-- Location: FF_X15_Y8_N16
\u0|cpu|cpu|A_iw[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_iw[11]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(11));

-- Location: FF_X13_Y10_N29
\u0|cpu|cpu|A_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(0));

-- Location: FF_X13_Y10_N14
\u0|cpu|cpu|A_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(3));

-- Location: LABCELL_X13_Y10_N54
\u0|cpu|cpu|A_iw[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_iw\(2),
	combout => \u0|cpu|cpu|A_iw[2]~feeder_combout\);

-- Location: FF_X13_Y10_N56
\u0|cpu|cpu|A_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_iw[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(2));

-- Location: FF_X13_Y10_N20
\u0|cpu|cpu|A_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(1));

-- Location: LABCELL_X13_Y10_N57
\u0|cpu|cpu|A_iw[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_iw\(4),
	combout => \u0|cpu|cpu|A_iw[4]~feeder_combout\);

-- Location: FF_X13_Y10_N58
\u0|cpu|cpu|A_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_iw[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(4));

-- Location: LABCELL_X13_Y10_N18
\u0|cpu|cpu|A_op_eret~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100000000000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_iw\(3),
	datac => \u0|cpu|cpu|ALT_INV_A_iw\(2),
	datad => \u0|cpu|cpu|ALT_INV_A_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_iw\(4),
	combout => \u0|cpu|cpu|A_op_eret~1_combout\);

-- Location: LABCELL_X13_Y10_N27
\u0|cpu|cpu|A_op_eret~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_iw\(5),
	datab => \u0|cpu|cpu|ALT_INV_A_op_eret~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_A_iw\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_op_eret~1_combout\,
	combout => \u0|cpu|cpu|A_op_eret~2_combout\);

-- Location: FF_X12_Y7_N55
\u0|cpu|cpu|A_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(14));

-- Location: LABCELL_X12_Y7_N24
\u0|cpu|cpu|W_debug_mode_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111110111000001111000011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_op_eret~2_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_iw\(14),
	datac => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datae => \u0|cpu|cpu|ALT_INV_W_debug_mode~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|W_debug_mode_nxt~0_combout\);

-- Location: FF_X12_Y7_N25
\u0|cpu|cpu|W_debug_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_debug_mode_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_debug_mode~q\);

-- Location: FF_X1_Y4_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|W_debug_mode~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\);

-- Location: FF_X1_Y4_N47
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0));

-- Location: LABCELL_X1_Y4_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~56\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100011110001111110011111000111111001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][0]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_cdr~combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|ALT_INV_dreg\(0),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(35),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~56_combout\);

-- Location: FF_X1_Y4_N13
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|Mux37~0_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|virtual_state_uir~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|DRsize.100~q\);

-- Location: LABCELL_X1_Y4_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001101010011010100111111001111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr~56_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_DRsize.100~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(36),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~15_combout\);

-- Location: FF_X1_Y4_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(35));

-- Location: MLABCELL_X6_Y4_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010111111111000001011111111100000100110011000000010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(1),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~0_combout\);

-- Location: FF_X6_Y4_N52
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_error~q\);

-- Location: LABCELL_X1_Y6_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101001101010011010100000101000001010011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(35),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_Mux37~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~13_combout\);

-- Location: FF_X1_Y6_N50
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~13_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(34));

-- Location: LABCELL_X1_Y6_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(34),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout\);

-- Location: FF_X1_Y6_N41
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[34]~feeder_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(34));

-- Location: LABCELL_X4_Y8_N18
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(34),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\);

-- Location: MLABCELL_X6_Y4_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(0),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_ready~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(25),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout\);

-- Location: FF_X6_Y4_N16
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~q\);

-- Location: FF_X1_Y4_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|monitor_ready~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\);

-- Location: FF_X1_Y4_N8
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|din_s1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0));

-- Location: FF_X1_Y4_N23
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer2|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out\(0));

-- Location: LABCELL_X2_Y3_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0001000001010101000100010101000111011111010101011101110101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_ir_out\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11_combout\);

-- Location: FF_X2_Y3_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~11_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000101000000000000010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(7),
	datad => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: LABCELL_X2_Y3_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000001000000001100110111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\);

-- Location: FF_X1_Y3_N32
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: FF_X1_Y4_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|the_altera_std_synchronizer1|dreg\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ir_out\(1));

-- Location: LABCELL_X2_Y3_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000001000100000000111110110000000011111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(3),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_ir_out\(1),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2_combout\);

-- Location: FF_X2_Y3_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LABCELL_X2_Y3_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000010001111100011111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg_proc~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\);

-- Location: FF_X1_Y3_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LABCELL_X1_Y2_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~1_combout\);

-- Location: FF_X1_Y2_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LABCELL_X1_Y2_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000011000000000000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_reset_ena_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~2_combout\);

-- Location: MLABCELL_X3_Y3_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\);

-- Location: FF_X3_Y3_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LABCELL_X1_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X1_Y3_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: FF_X2_Y3_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]~7_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: LABCELL_X2_Y3_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000011111000011100001111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4_combout\);

-- Location: FF_X1_Y3_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LABCELL_X2_Y3_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~0_combout\);

-- Location: LABCELL_X1_Y1_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LABCELL_X1_Y1_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X1_Y1_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LABCELL_X1_Y1_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X1_Y1_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LABCELL_X1_Y1_N33
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X1_Y1_N34
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LABCELL_X1_Y1_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X1_Y1_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LABCELL_X1_Y2_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X1_Y2_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LABCELL_X1_Y2_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000100000100000001010000000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_minor_ver_reg\(0),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo_bypass_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~1_combout\);

-- Location: LABCELL_X1_Y2_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LABCELL_X4_Y1_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LABCELL_X2_Y1_N36
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\);

-- Location: MLABCELL_X3_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\);

-- Location: FF_X2_Y1_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y1_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110101110111110111010111011111011101011101111101110101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\);

-- Location: FF_X2_Y1_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LABCELL_X2_Y1_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010101011111010101011111111111110101010111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\);

-- Location: FF_X2_Y1_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LABCELL_X2_Y1_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000111100001111100011110000111101111111111111110111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\);

-- Location: FF_X2_Y1_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~DUPLICATE_q\);

-- Location: FF_X2_Y1_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y1_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101010101111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\);

-- Location: FF_X2_Y1_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LABCELL_X2_Y1_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: FF_X2_Y1_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LABCELL_X2_Y1_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001100100100011100110010010001110001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~1_combout\);

-- Location: LABCELL_X1_Y1_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LABCELL_X1_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: FF_X1_Y1_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X1_Y1_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: FF_X1_Y1_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LABCELL_X1_Y1_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X1_Y1_N46
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LABCELL_X1_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_hub_mode_reg[2]~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X1_Y1_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(0));

-- Location: LABCELL_X1_Y1_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X1_Y1_N40
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(1));

-- Location: FF_X2_Y1_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: LABCELL_X2_Y1_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000011011001000100001101100100010101010100010001010101010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(3),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout\);

-- Location: FF_X1_Y1_N55
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(2));

-- Location: FF_X1_Y1_N59
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric_ident_writedata\(3));

-- Location: LABCELL_X2_Y1_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000000000000010100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[4]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LABCELL_X2_Y1_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010101010100010001000100000100010001000100000000010001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LABCELL_X2_Y1_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100011011000110111011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~7_combout\,
	datad => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~8_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: MLABCELL_X3_Y2_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X2_Y1_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: LABCELL_X2_Y1_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000001110000011111110010111100101111011111110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~5_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: FF_X2_Y1_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: LABCELL_X2_Y1_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011101001000001001110100100010001000000000001000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[3]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~3_combout\);

-- Location: LABCELL_X2_Y1_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~3_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\);

-- Location: FF_X2_Y1_N52
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: LABCELL_X2_Y1_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg[0]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg~1_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|ALT_INV_sldfabric_ident_writedata\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\);

-- Location: FF_X2_Y1_N49
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LABCELL_X1_Y2_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_design_hash_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~4_combout\);

-- Location: MLABCELL_X3_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000110111001100110011011100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\);

-- Location: FF_X3_Y1_N38
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: MLABCELL_X3_Y1_N54
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\);

-- Location: FF_X3_Y1_N35
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~3_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: MLABCELL_X3_Y1_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000001100000001100000110000000110000011000000011000001100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\);

-- Location: FF_X3_Y1_N56
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~5_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: MLABCELL_X3_Y1_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100010011001100110011011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\);

-- Location: FF_X3_Y1_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y1_N45
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011110000000000000000000011110000111100000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\);

-- Location: FF_X3_Y1_N37
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~4_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~DUPLICATE_q\);

-- Location: MLABCELL_X3_Y1_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100010101010101100101011000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\);

-- Location: FF_X3_Y1_N44
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~0_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: MLABCELL_X3_Y1_N39
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: MLABCELL_X3_Y1_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0100010000000000000011110000000000000100000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	datac => \ALT_INV_altera_internal_jtag~TDIUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datag => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: MLABCELL_X3_Y2_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111111111110101011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\);

-- Location: FF_X3_Y1_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: MLABCELL_X3_Y1_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000011110101010101011111010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[4]~DUPLICATE_q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: MLABCELL_X3_Y1_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111110111010101010101010101010111010101110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~5_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~6_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X3_Y1_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: FF_X3_Y1_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter~2_combout\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: MLABCELL_X3_Y1_N57
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~3_combout\);

-- Location: MLABCELL_X3_Y1_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001100000011000000110000001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~3_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: FF_X3_Y1_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: MLABCELL_X3_Y1_N51
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000100010100010000010001000010001001100110001000100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(0),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~0_combout\);

-- Location: MLABCELL_X3_Y1_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001110100011000000111010001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_word_counter\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR~0_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\);

-- Location: FF_X3_Y1_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LABCELL_X1_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|ALT_INV_WORD_SR\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(1),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~2_combout\);

-- Location: LABCELL_X4_Y2_N51
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_td_shift\(0),
	combout => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~feeder_combout\);

-- Location: FF_X4_Y2_N52
\u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|tdo~q\);

-- Location: MLABCELL_X3_Y2_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(0),
	datac => \u0|jtag_uart|niosII_microprocessor_jtag_uart_alt_jtag_atlantic|ALT_INV_tdo~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(5),
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~3_combout\);

-- Location: LABCELL_X1_Y2_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101100110011001100110011001110000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~2_combout\,
	datae => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~3_combout\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irsr_reg[0]~DUPLICATE_q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\);

-- Location: FF_X1_Y2_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAP\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(8),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: LABCELL_X1_Y2_N48
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_tdo~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~_wirecell_combout\);

-- Location: LABCELL_X2_Y7_N21
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_jdo\(16),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\);

-- Location: FF_X2_Y7_N22
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[16]~feeder_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~1_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg[18]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|break_readreg\(16));

-- Location: FF_X2_Y6_N16
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(16),
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~1_combout\,
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[8]~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonDReg[16]~DUPLICATE_q\);

-- Location: LABCELL_X2_Y4_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_break|ALT_INV_break_readreg\(16),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|ALT_INV_sr\(18),
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|niosII_microprocessor_cpu_cpu_debug_slave_phy|ALT_INV_virtual_state_sdr~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[16]~DUPLICATE_q\,
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[2][1]~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~26_combout\);

-- Location: FF_X2_Y4_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAP\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr~26_combout\,
	sclr => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~17_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr[19]~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(17));

-- Location: FF_X3_Y5_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_tck|sr\(17),
	sload => VCC,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|update_jdo_strobe~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(17));

-- Location: FF_X3_Y6_N2
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_wirecell_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|jdo\(17),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|take_action_ocimem_a~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|MonAReg\(10));

-- Location: MLABCELL_X3_Y6_N54
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonAReg\(10),
	cin => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~18\,
	sumout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|Add0~1_sumout\);

-- Location: LABCELL_X4_Y7_N24
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_Add0~1_sumout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_MonDReg[8]~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout\);

-- Location: FF_X4_Y7_N25
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~0_combout\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_debug_slave_wrapper|the_niosII_microprocessor_cpu_cpu_debug_slave_sysclk|ALT_INV_take_action_ocimem_a~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|jtag_ram_wr~q\);

-- Location: MLABCELL_X6_Y7_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011010100110101001101010011010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_wr~q\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~1_combout\);

-- Location: FF_X4_Y6_N28
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[8]~feeder_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(8),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(8));

-- Location: MLABCELL_X8_Y7_N39
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout\ = ( \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_readdata\(8),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout\);

-- Location: FF_X8_Y7_N40
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[8]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(8));

-- Location: LABCELL_X9_Y7_N0
\u0|mm_interconnect_0|rsp_mux_001|src_data[8]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(8) = (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(8) & (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(8) & (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\))) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(8) & (((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(8) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101010111000000110101011100000011010101110000001101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(8),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(8),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(8));

-- Location: FF_X9_Y7_N1
\u0|cpu|cpu|i_readdata_d1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(8));

-- Location: FF_X30_Y9_N7
\u0|cpu|cpu|D_iw[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[19]~DUPLICATE_q\);

-- Location: LABCELL_X19_Y8_N54
\u0|cpu|cpu|E_src2[13]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw[19]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_src2[13]~feeder_combout\);

-- Location: FF_X19_Y8_N55
\u0|cpu|cpu|E_src2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_src2[13]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_src2_reg[13]~81_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|E_src2[12]~4_combout\,
	sload => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(13));

-- Location: FF_X17_Y8_N44
\u0|cpu|cpu|M_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~57_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(13));

-- Location: FF_X16_Y8_N4
\u0|cpu|cpu|A_mem_baddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(13));

-- Location: MLABCELL_X15_Y8_N27
\u0|mm_interconnect_0|router|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|Equal1~0_combout\ = ( \u0|cpu|cpu|A_mem_baddr\(16) & ( !\u0|cpu|cpu|A_mem_baddr\(12) & ( (!\u0|cpu|cpu|A_mem_baddr\(13) & (\u0|cpu|cpu|A_mem_baddr\(11) & (!\u0|cpu|cpu|A_mem_baddr\(14) & !\u0|cpu|cpu|A_mem_baddr\(15)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(13),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(11),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(14),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(15),
	datae => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(16),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(12),
	combout => \u0|mm_interconnect_0|router|Equal1~0_combout\);

-- Location: LABCELL_X7_Y8_N45
\u0|mm_interconnect_0|cmd_demux|src3_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ = ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( (!\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & !\u0|mm_interconnect_0|router|Equal1~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\);

-- Location: MLABCELL_X8_Y8_N57
\u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & !\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0)) ) ) # ( 
-- !\u0|mm_interconnect_0|cmd_demux_001|src1_valid~0_combout\ & ( (\u0|mm_interconnect_0|cmd_demux|src3_valid~0_combout\ & ((!\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(0)) # (\u0|mm_interconnect_0|cmd_mux_003|arb|top_priority_reg\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010101010100000101010101010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src3_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_003|arb|ALT_INV_top_priority_reg\(1),
	dataf => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\);

-- Location: FF_X8_Y8_N10
\u0|mm_interconnect_0|cmd_mux_003|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_003|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_003|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0));

-- Location: LABCELL_X10_Y8_N48
\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\ = (\u0|cpu|cpu|d_write~DUPLICATE_q\ & !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem_used[1]~DUPLICATE_q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem_used[1]~DUPLICATE_q\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\);

-- Location: LABCELL_X7_Y8_N27
\u0|onchip_mem|wren~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|onchip_mem|wren~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ & ( \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( 
-- (!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & (!\u0|mm_interconnect_0|router|Equal1~0_combout\ & \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~5_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000011001100000000000000000000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	datac => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~5_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_src_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	combout => \u0|onchip_mem|wren~0_combout\);

-- Location: MLABCELL_X8_Y8_N45
\u0|mm_interconnect_0|cmd_mux_003|src_payload~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( \u0|cpu|cpu|A_st_data\(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_st_data\(7),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~7_combout\);

-- Location: M10K_X14_Y8_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

-- Location: LABCELL_X10_Y8_N54
\u0|mm_interconnect_0|rsp_mux_001|src_data[7]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(7) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(7) & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(7) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(7) & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(7) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(7),
	datac => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(7),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(7));

-- Location: FF_X10_Y8_N55
\u0|cpu|cpu|i_readdata_d1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(7));

-- Location: FF_X30_Y9_N1
\u0|cpu|cpu|D_iw[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[17]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y10_N24
\u0|cpu|cpu|D_dst_regnum[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110101111111010111010111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[17]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(22),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\,
	combout => \u0|cpu|cpu|D_dst_regnum[0]~2_combout\);

-- Location: FF_X25_Y10_N26
\u0|cpu|cpu|E_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_dst_regnum[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_dst_regnum\(0));

-- Location: FF_X25_Y10_N8
\u0|cpu|cpu|M_dst_regnum[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_dst_regnum\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_dst_regnum\(0));

-- Location: FF_X25_Y9_N47
\u0|cpu|cpu|A_dst_regnum_from_M[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_dst_regnum\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_dst_regnum_from_M\(0));

-- Location: MLABCELL_X25_Y9_N45
\u0|cpu|cpu|A_dst_regnum~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_dst_regnum_from_M\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|A_dst_regnum~0_combout\);

-- Location: MLABCELL_X21_Y8_N48
\u0|cpu|cpu|D_src1_reg[10]~26\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010011100000000001001111010101000100111010101010010011111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	datac => \u0|cpu|cpu|ALT_INV_M_alu_result\(10),
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_W_wr_data\(10),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~27_combout\,
	combout => \u0|cpu|cpu|D_src1_reg[10]~26_combout\);

-- Location: FF_X21_Y8_N49
\u0|cpu|cpu|E_src1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[10]~26_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(10),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(10));

-- Location: MLABCELL_X25_Y9_N39
\u0|cpu|cpu|M_target_pcb[10]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(10),
	combout => \u0|cpu|cpu|M_target_pcb[10]~feeder_combout\);

-- Location: FF_X25_Y9_N40
\u0|cpu|cpu|M_target_pcb[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[10]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(10));

-- Location: MLABCELL_X28_Y7_N48
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_target_pcb\(10),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(8),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8_combout\);

-- Location: FF_X28_Y7_N49
\u0|cpu|cpu|A_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(8));

-- Location: FF_X29_Y8_N4
\u0|cpu|cpu|M_pipe_flush_waddr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(8));

-- Location: LABCELL_X30_Y8_N6
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000011010011000100111101110000011100110111110001111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~33_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(8),
	datae => \u0|cpu|cpu|ALT_INV_D_pc\(8),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~10_combout\);

-- Location: LABCELL_X30_Y8_N12
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100000000111100111101110111011101110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(8),
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(10),
	datad => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(8),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[5]~10_combout\,
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\);

-- Location: FF_X30_Y8_N34
\u0|cpu|cpu|F_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[5]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(8));

-- Location: FF_X30_Y8_N1
\u0|cpu|cpu|D_pc[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(8));

-- Location: MLABCELL_X28_Y9_N27
\u0|cpu|cpu|ic_tag_wraddress_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010010111110101111100001010000010100101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(5),
	datae => \u0|cpu|cpu|ALT_INV_D_pc\(8),
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout\);

-- Location: FF_X27_Y9_N38
\u0|cpu|cpu|ic_fill_line[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|ic_tag_wraddress_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_line\(5));

-- Location: FF_X27_Y9_N31
\u0|cpu|cpu|D_iw[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(24),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(24));

-- Location: MLABCELL_X25_Y10_N27
\u0|cpu|cpu|D_dst_regnum[2]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101011111011111010101111101111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_retaddr~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(24),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[19]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_implicit_dst_eretaddr~q\,
	combout => \u0|cpu|cpu|D_dst_regnum[2]~3_combout\);

-- Location: FF_X25_Y10_N29
\u0|cpu|cpu|E_dst_regnum[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_dst_regnum[2]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_dst_regnum\(2));

-- Location: MLABCELL_X25_Y10_N6
\u0|cpu|cpu|E_regnum_a_cmp_F~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000110000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(2),
	datab => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(3),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(30),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(29),
	combout => \u0|cpu|cpu|E_regnum_a_cmp_F~1_combout\);

-- Location: MLABCELL_X25_Y10_N30
\u0|cpu|cpu|E_regnum_a_cmp_F~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000000010001000000000001000010000000000010001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_wr_dst_reg~combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(28),
	datad => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(1),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(27),
	combout => \u0|cpu|cpu|E_regnum_a_cmp_F~0_combout\);

-- Location: MLABCELL_X25_Y10_N54
\u0|cpu|cpu|E_regnum_a_cmp_F\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000001010101000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_F~1_combout\,
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(31),
	datad => \u0|cpu|cpu|ALT_INV_E_dst_regnum\(4),
	dataf => \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_F~0_combout\,
	combout => \u0|cpu|cpu|E_regnum_a_cmp_F~combout\);

-- Location: FF_X25_Y10_N55
\u0|cpu|cpu|M_regnum_a_cmp_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_regnum_a_cmp_F~combout\,
	asdata => \u0|cpu|cpu|E_regnum_a_cmp_D~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|F_stall~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_regnum_a_cmp_D~q\);

-- Location: LABCELL_X24_Y10_N3
\u0|cpu|cpu|E_src1[24]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111101011111010111110101111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_regnum_a_cmp_D~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\,
	combout => \u0|cpu|cpu|E_src1[24]~1_combout\);

-- Location: LABCELL_X22_Y9_N12
\u0|cpu|cpu|D_src1_reg[9]~27\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000000101011101110000010100100010101011110111011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[9]~28_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_alu_result\(9),
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(9),
	combout => \u0|cpu|cpu|D_src1_reg[9]~27_combout\);

-- Location: FF_X22_Y9_N13
\u0|cpu|cpu|E_src1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[9]~27_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1\(9));

-- Location: LABCELL_X24_Y8_N57
\u0|cpu|cpu|M_target_pcb[9]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(9),
	combout => \u0|cpu|cpu|M_target_pcb[9]~feeder_combout\);

-- Location: FF_X24_Y8_N58
\u0|cpu|cpu|M_target_pcb[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_target_pcb[9]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(9));

-- Location: MLABCELL_X28_Y7_N33
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100001001100010011000100110001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(7),
	dataf => \u0|cpu|cpu|ALT_INV_M_target_pcb\(9),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7_combout\);

-- Location: FF_X28_Y7_N34
\u0|cpu|cpu|A_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(7));

-- Location: FF_X30_Y8_N47
\u0|cpu|cpu|D_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(7));

-- Location: LABCELL_X30_Y8_N42
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000101010010011000110111000011001001110110101110101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Add3~29_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datae => \u0|cpu|cpu|ALT_INV_D_pc\(7),
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(7),
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~8_combout\);

-- Location: FF_X30_Y8_N50
\u0|cpu|cpu|M_pipe_flush_waddr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(7));

-- Location: LABCELL_X30_Y8_N24
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100110011000011110000000001010101001100110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(7),
	datab => \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[4]~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(7),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(9),
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\);

-- Location: FF_X30_Y8_N10
\u0|cpu|cpu|F_pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[4]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(7));

-- Location: FF_X30_Y8_N46
\u0|cpu|cpu|D_pc[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(7),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc[7]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N45
\u0|cpu|cpu|ic_tag_wraddress_nxt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_line\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_pc[7]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout\);

-- Location: FF_X28_Y8_N47
\u0|cpu|cpu|ic_fill_line[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_line\(4));

-- Location: FF_X29_Y6_N4
\u0|cpu|cpu|D_iw[16]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[16]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y6_N54
\u0|cpu|cpu|D_ctrl_illegal~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000010010100000100000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_illegal~10_combout\);

-- Location: LABCELL_X23_Y6_N0
\u0|cpu|cpu|D_ctrl_illegal~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111001101111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~10_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~8_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~5_combout\,
	combout => \u0|cpu|cpu|D_ctrl_illegal~6_combout\);

-- Location: FF_X23_Y6_N1
\u0|cpu|cpu|E_ctrl_illegal\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_illegal~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_illegal~q\);

-- Location: FF_X12_Y7_N59
\u0|cpu|cpu|M_exc_illegal_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_illegal~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_exc_illegal_inst_pri15~q\);

-- Location: LABCELL_X27_Y6_N3
\u0|cpu|cpu|D_ctrl_unimp_trap~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000000000000010100000000000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_unimp_trap~0_combout\);

-- Location: LABCELL_X27_Y6_N30
\u0|cpu|cpu|D_ctrl_unimp_trap\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000001011111111100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal150~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_unimp_trap~combout\);

-- Location: FF_X27_Y6_N31
\u0|cpu|cpu|E_ctrl_unimp_trap\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_unimp_trap~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_unimp_trap~q\);

-- Location: FF_X12_Y7_N41
\u0|cpu|cpu|M_exc_unimp_inst_pri15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_unimp_trap~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_exc_unimp_inst_pri15~q\);

-- Location: LABCELL_X12_Y7_N39
\u0|cpu|cpu|M_exc_any~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000110000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_exc_illegal_inst_pri15~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_exc_break_inst_pri15~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_exc_unimp_inst_pri15~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_exc_trap_inst_pri15~q\,
	combout => \u0|cpu|cpu|M_exc_any~0_combout\);

-- Location: LABCELL_X12_Y7_N9
\u0|cpu|cpu|M_exc_any\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111010111110101111101011111010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_exc_any~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	combout => \u0|cpu|cpu|M_exc_any~combout\);

-- Location: MLABCELL_X28_Y7_N36
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110011001100111111001100111111111111110011111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(13),
	dataf => \u0|cpu|cpu|ALT_INV_M_target_pcb\(15),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14_combout\);

-- Location: FF_X28_Y7_N38
\u0|cpu|cpu|A_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~14_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(13));

-- Location: FF_X30_Y9_N8
\u0|cpu|cpu|D_iw[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(19),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(19));

-- Location: LABCELL_X30_Y9_N3
\u0|cpu|cpu|F_pc_nxt[13]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(19),
	datac => \u0|cpu|cpu|ALT_INV_Add1~5_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_D_pc\(13),
	datae => \u0|cpu|cpu|ALT_INV_Add3~57_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	combout => \u0|cpu|cpu|F_pc_nxt[13]~10_combout\);

-- Location: LABCELL_X16_Y8_N39
\u0|cpu|cpu|M_pipe_flush_waddr[13]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(13),
	combout => \u0|cpu|cpu|M_pipe_flush_waddr[13]~0_combout\);

-- Location: FF_X16_Y8_N40
\u0|cpu|cpu|M_pipe_flush_waddr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_pipe_flush_waddr[13]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(13));

-- Location: LABCELL_X30_Y9_N18
\u0|cpu|cpu|F_pc_nxt[13]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010101000111011011011100111111100001000000110010100110001011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(13),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(15),
	datae => \u0|cpu|cpu|ALT_INV_F_pc_nxt[13]~10_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(13),
	combout => \u0|cpu|cpu|F_pc_nxt[13]~11_combout\);

-- Location: FF_X30_Y9_N19
\u0|cpu|cpu|F_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[13]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(13));

-- Location: FF_X33_Y8_N2
\u0|cpu|cpu|D_pc[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(13));

-- Location: FF_X27_Y8_N50
\u0|cpu|cpu|ic_fill_tag[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_tag\(4));

-- Location: FF_X27_Y8_N56
\u0|cpu|cpu|ic_fill_tag[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_tag\(5));

-- Location: LABCELL_X27_Y8_N27
\u0|mm_interconnect_0|router_001|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router_001|Equal1~0_combout\ = ( !\u0|cpu|cpu|ic_fill_tag\(3) & ( !\u0|cpu|cpu|ic_fill_tag\(2) & ( (!\u0|cpu|cpu|ic_fill_tag\(4) & (\u0|cpu|cpu|ic_fill_tag\(0) & (!\u0|cpu|cpu|ic_fill_tag\(1) & \u0|cpu|cpu|ic_fill_tag\(5)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(4),
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(1),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(5),
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(3),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(2),
	combout => \u0|mm_interconnect_0|router_001|Equal1~0_combout\);

-- Location: LABCELL_X9_Y8_N15
\u0|mm_interconnect_0|cmd_mux_003|src_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ = ( \u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1) & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|cpu|cpu|i_read~q\ & 
-- \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1))) ) ) # ( !\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_dest_id\(1) & ( (!\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|cpu|cpu|i_read~q\ & 
-- (\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(1) & !\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000000000000100000000000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_i_read~q\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(1),
	datad => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	dataf => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_dest_id\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\);

-- Location: LABCELL_X7_Y8_N42
\u0|mm_interconnect_0|cmd_mux_003|WideOr1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ = ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( (!\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ & (((\u0|mm_interconnect_0|router|Equal1~0_combout\) # 
-- (\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\)) # (\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\))) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_003|src_valid~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000001110000111100000111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datab => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_src_valid~0_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\);

-- Location: LABCELL_X7_Y9_N33
\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~0_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_003|WideOr1~combout\ & 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_WideOr1~combout\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem~1_combout\,
	dataf => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	combout => \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\);

-- Location: FF_X7_Y9_N35
\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X7_Y9_N54
\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ = ( \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][56]~q\ & ( (\u0|mm_interconnect_0|onchip_mem_s1_translator|read_latency_shift_reg\(0) & 
-- \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][74]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|onchip_mem_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][74]~q\,
	dataf => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\);

-- Location: LABCELL_X11_Y6_N36
\u0|mm_interconnect_0|rsp_mux_001|src_data[6]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(6) = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6) & ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\) # 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6) & ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ ) ) ) # ( \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(6) & ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(6) & ( 
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100110011001100110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datae => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(6),
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(6),
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(6));

-- Location: FF_X11_Y6_N37
\u0|cpu|cpu|i_readdata_d1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(6));

-- Location: FF_X31_Y8_N19
\u0|cpu|cpu|D_br_taken_waddr_partial[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~29_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(6));

-- Location: LABCELL_X30_Y8_N3
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100001111001100110000111100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(6),
	datab => \u0|cpu|cpu|ALT_INV_Add3~25_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(6),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~6_combout\);

-- Location: FF_X28_Y7_N20
\u0|cpu|cpu|M_pc_plus_one[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add7~29_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(6));

-- Location: MLABCELL_X28_Y7_N30
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010010001000110011001000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_target_pcb\(8),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(6),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6_combout\);

-- Location: FF_X28_Y7_N32
\u0|cpu|cpu|A_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(6));

-- Location: FF_X22_Y8_N31
\u0|cpu|cpu|M_pipe_flush_waddr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(6));

-- Location: LABCELL_X30_Y8_N30
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001000100001111110100010000001100011101110011111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[3]~6_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(6),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(6),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(8),
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\);

-- Location: FF_X30_Y8_N29
\u0|cpu|cpu|F_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[3]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(6));

-- Location: FF_X30_Y8_N16
\u0|cpu|cpu|D_pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(6));

-- Location: MLABCELL_X28_Y8_N51
\u0|cpu|cpu|ic_tag_wraddress_nxt~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(6),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_line\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout\);

-- Location: FF_X28_Y8_N53
\u0|cpu|cpu|ic_fill_line[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_line\(3));

-- Location: FF_X29_Y6_N43
\u0|cpu|cpu|D_iw[14]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(14),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw[14]~DUPLICATE_q\);

-- Location: FF_X27_Y6_N28
\u0|cpu|cpu|E_iw[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw[14]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(14));

-- Location: LABCELL_X13_Y8_N45
\u0|cpu|cpu|E_ctrl_invalidate_i~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000001000000001000000100100000000000010010000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_E_iw[16]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(15),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(11),
	combout => \u0|cpu|cpu|E_ctrl_invalidate_i~0_combout\);

-- Location: LABCELL_X13_Y8_N42
\u0|cpu|cpu|E_ctrl_invalidate_i~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(14),
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_invalidate_i~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal241~0_combout\,
	combout => \u0|cpu|cpu|E_ctrl_invalidate_i~1_combout\);

-- Location: FF_X13_Y8_N43
\u0|cpu|cpu|M_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_ctrl_invalidate_i~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_invalidate_i~q\);

-- Location: FF_X25_Y8_N49
\u0|cpu|cpu|A_ctrl_invalidate_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_invalidate_i~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_invalidate_i~q\);

-- Location: MLABCELL_X28_Y8_N3
\u0|cpu|cpu|ic_tag_clr_valid_bits_nxt\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	dataf => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	combout => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\);

-- Location: LABCELL_X27_Y11_N42
\u0|cpu|cpu|ic_tag_clr_valid_bits~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits_nxt~combout\,
	combout => \u0|cpu|cpu|ic_tag_clr_valid_bits~0_combout\);

-- Location: FF_X27_Y11_N44
\u0|cpu|cpu|ic_tag_clr_valid_bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_clr_valid_bits~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_clr_valid_bits~q\);

-- Location: LABCELL_X27_Y11_N45
\u0|cpu|cpu|ic_tag_wren\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_i_readdatavalid_d1~q\,
	dataf => \u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits~q\,
	combout => \u0|cpu|cpu|ic_tag_wren~combout\);

-- Location: LABCELL_X27_Y8_N12
\u0|cpu|cpu|ic_tag_wraddress_nxt~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100100111001001110010011100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datab => \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(5),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~6_combout\);

-- Location: FF_X27_Y8_N13
\u0|cpu|cpu|ic_tag_wraddress[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt~6_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_wraddress\(0));

-- Location: MLABCELL_X28_Y8_N15
\u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100111001100110010011100110011001001110011001100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datab => \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~5_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(6),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7_combout\);

-- Location: FF_X28_Y8_N16
\u0|cpu|cpu|ic_tag_wraddress[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt[1]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_wraddress\(1));

-- Location: MLABCELL_X28_Y8_N30
\u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001100000011110000110000001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	datac => \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(7),
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8_combout\);

-- Location: FF_X28_Y8_N31
\u0|cpu|cpu|ic_tag_wraddress[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt[2]~8_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_wraddress\(2));

-- Location: FF_X25_Y8_N52
\u0|cpu|cpu|A_inst_result[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[8]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(8),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result[8]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N48
\u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000111101111000000011110111100000001111011110000000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result[8]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~3_combout\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9_combout\);

-- Location: FF_X28_Y8_N50
\u0|cpu|cpu|ic_tag_wraddress[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt[3]~9_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_wraddress\(3));

-- Location: FF_X25_Y8_N4
\u0|cpu|cpu|A_inst_result[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_inst_result[9]~feeder_combout\,
	asdata => \u0|cpu|cpu|M_alu_result\(9),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|A_inst_result[11]~0_combout\,
	sload => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result[9]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N42
\u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100100111001100110010011100110011001001110011001100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datab => \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result[9]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10_combout\);

-- Location: FF_X28_Y8_N43
\u0|cpu|cpu|ic_tag_wraddress[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt[4]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_wraddress\(4));

-- Location: MLABCELL_X28_Y8_N36
\u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000110000001111111111111111111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(10),
	datae => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	dataf => \u0|cpu|cpu|ALT_INV_ic_tag_wraddress_nxt~1_combout\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11_combout\);

-- Location: FF_X28_Y8_N37
\u0|cpu|cpu|ic_tag_wraddress[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt[5]~11_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_tag_wraddress\(5));

-- Location: LABCELL_X27_Y11_N12
\u0|cpu|cpu|ic_fill_valid_bits_nxt~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000000000111111111111111111000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(0),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~6_combout\);

-- Location: LABCELL_X27_Y11_N0
\u0|cpu|cpu|ic_fill_dp_offset_en~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	dataf => \u0|cpu|cpu|ALT_INV_i_readdatavalid_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout\);

-- Location: LABCELL_X27_Y11_N36
\u0|cpu|cpu|ic_fill_valid_bits_en\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_en~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_ic_tag_clr_valid_bits_nxt~combout\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\);

-- Location: FF_X27_Y11_N14
\u0|cpu|cpu|ic_fill_valid_bits[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~6_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(0));

-- Location: LABCELL_X27_Y11_N51
\u0|cpu|cpu|ic_fill_valid_bits_nxt~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000111111111111111100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~4_combout\);

-- Location: FF_X27_Y11_N53
\u0|cpu|cpu|ic_fill_valid_bits[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(1));

-- Location: LABCELL_X27_Y11_N21
\u0|cpu|cpu|ic_fill_valid_bits_nxt~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000011111111001000001111111100100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(2),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~7_combout\);

-- Location: FF_X27_Y11_N23
\u0|cpu|cpu|ic_fill_valid_bits[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(2));

-- Location: LABCELL_X27_Y11_N18
\u0|cpu|cpu|ic_fill_valid_bits_nxt~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001011111111000000101111111100000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~5_combout\);

-- Location: FF_X27_Y11_N20
\u0|cpu|cpu|ic_fill_valid_bits[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(3));

-- Location: LABCELL_X27_Y11_N39
\u0|cpu|cpu|ic_fill_valid_bits_nxt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000011111111010000001111111101000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~2_combout\);

-- Location: FF_X27_Y11_N41
\u0|cpu|cpu|ic_fill_valid_bits[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(4));

-- Location: LABCELL_X27_Y11_N3
\u0|cpu|cpu|ic_fill_valid_bits_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000110000101110100011000010111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(5),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~0_combout\);

-- Location: FF_X27_Y11_N5
\u0|cpu|cpu|ic_fill_valid_bits[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(5));

-- Location: LABCELL_X27_Y11_N6
\u0|cpu|cpu|ic_fill_valid_bits_nxt~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000111111111111111100000011000000000000001100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(6),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~3_combout\);

-- Location: FF_X27_Y11_N8
\u0|cpu|cpu|ic_fill_valid_bits[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(6));

-- Location: LABCELL_X27_Y11_N54
\u0|cpu|cpu|ic_fill_valid_bits_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011111111111111111100000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[1]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[2]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset_nxt[0]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_valid_bits\(7),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	combout => \u0|cpu|cpu|ic_fill_valid_bits_nxt~1_combout\);

-- Location: FF_X27_Y11_N56
\u0|cpu|cpu|ic_fill_valid_bits[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_valid_bits_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ic_tag_clr_valid_bits_nxt~combout\,
	ena => \u0|cpu|cpu|ic_fill_valid_bits_en~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_valid_bits\(7));

-- Location: M10K_X26_Y11_N0
\u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_cpu:cpu|niosII_microprocessor_cpu_cpu:cpu|niosII_microprocessor_cpu_cpu_ic_tag_module:niosII_microprocessor_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_ldj1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "old",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 6,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 40,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 63,
	port_a_logical_ram_depth => 64,
	port_a_logical_ram_width => 14,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 6,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 40,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 63,
	port_b_logical_ram_depth => 64,
	port_b_logical_ram_width => 14,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock0",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|cpu|cpu|ic_tag_wren~combout\,
	portbre => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	portadatain => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X29_Y9_N44
\u0|cpu|cpu|F_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(2));

-- Location: LABCELL_X29_Y9_N30
\u0|cpu|cpu|F_ic_valid~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000110000001100000011000000110000110011111111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(9),
	datab => \u0|cpu|cpu|ALT_INV_F_pc\(2),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(8),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(7),
	datae => \u0|cpu|cpu|ALT_INV_F_pc\(1),
	dataf => \u0|cpu|cpu|ALT_INV_F_pc\(0),
	datag => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(6),
	combout => \u0|cpu|cpu|F_ic_valid~4_combout\);

-- Location: LABCELL_X29_Y9_N36
\u0|cpu|cpu|F_ic_valid~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000001111001100000000111101110100000011111111110000001111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	datab => \u0|cpu|cpu|ALT_INV_F_pc\(2),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(12),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_valid~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_F_pc\(1),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(11),
	datag => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(10),
	combout => \u0|cpu|cpu|F_ic_valid~0_combout\);

-- Location: LABCELL_X27_Y9_N15
\u0|cpu|cpu|F_ic_hit~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000010100000101000000001010000010100000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc\(13),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(12),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	combout => \u0|cpu|cpu|F_ic_hit~1_combout\);

-- Location: LABCELL_X29_Y9_N18
\u0|cpu|cpu|F_ic_hit\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000000000000000000000000000000000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_valid~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_hit~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_F_ic_hit~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_F_pc[14]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \u0|cpu|cpu|F_ic_hit~combout\);

-- Location: FF_X29_Y9_N19
\u0|cpu|cpu|D_iw_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ic_hit~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw_valid~q\);

-- Location: MLABCELL_X28_Y9_N39
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw_valid~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_kill~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_issue~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_br_pred_taken~0_combout\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~0_combout\);

-- Location: LABCELL_X29_Y8_N18
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111001000100010001000001010010111110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_pc\(5),
	datac => \u0|cpu|cpu|ALT_INV_Add3~21_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(5),
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~4_combout\);

-- Location: FF_X24_Y8_N28
\u0|cpu|cpu|M_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(5));

-- Location: MLABCELL_X28_Y7_N3
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100001000100110011000100010011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(5),
	dataf => \u0|cpu|cpu|ALT_INV_M_target_pcb\(7),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5_combout\);

-- Location: FF_X28_Y7_N4
\u0|cpu|cpu|A_pipe_flush_waddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(5));

-- Location: LABCELL_X29_Y9_N54
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011000011110101001111110000010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[2]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(7),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(5),
	dataf => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(5),
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\);

-- Location: FF_X29_Y9_N47
\u0|cpu|cpu|F_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[2]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(5));

-- Location: FF_X29_Y9_N1
\u0|cpu|cpu|D_pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(5));

-- Location: MLABCELL_X28_Y8_N33
\u0|cpu|cpu|ic_tag_wraddress_nxt~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(5),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_line\(2),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout\);

-- Location: FF_X28_Y8_N35
\u0|cpu|cpu|ic_fill_line[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_line\(2));

-- Location: FF_X31_Y8_N13
\u0|cpu|cpu|D_br_taken_waddr_partial[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~17_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(4));

-- Location: LABCELL_X31_Y9_N51
\u0|cpu|cpu|E_extra_pc[4]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(4),
	combout => \u0|cpu|cpu|E_extra_pc[4]~feeder_combout\);

-- Location: FF_X31_Y9_N53
\u0|cpu|cpu|E_extra_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[4]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(4));

-- Location: FF_X31_Y9_N50
\u0|cpu|cpu|M_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(4));

-- Location: MLABCELL_X28_Y7_N0
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_target_pcb\(6),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(4),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4_combout\);

-- Location: FF_X28_Y7_N1
\u0|cpu|cpu|A_pipe_flush_waddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(4));

-- Location: LABCELL_X31_Y9_N12
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100000011110011110000001111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_pc\(4),
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(4),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(10),
	datae => \u0|cpu|cpu|ALT_INV_Add3~17_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~2_combout\);

-- Location: LABCELL_X31_Y9_N6
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100000000010101010000111100110011111111110101010100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(4),
	datab => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(4),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(6),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[1]~2_combout\,
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\);

-- Location: FF_X31_Y9_N28
\u0|cpu|cpu|F_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[1]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(4));

-- Location: FF_X33_Y8_N11
\u0|cpu|cpu|D_pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(4));

-- Location: MLABCELL_X28_Y8_N12
\u0|cpu|cpu|ic_tag_wraddress_nxt~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(4),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_line\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout\);

-- Location: FF_X28_Y8_N14
\u0|cpu|cpu|ic_fill_line[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_line\(1));

-- Location: FF_X31_Y8_N10
\u0|cpu|cpu|D_br_taken_waddr_partial[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~13_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(3));

-- Location: LABCELL_X31_Y9_N21
\u0|cpu|cpu|E_extra_pc[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(3),
	combout => \u0|cpu|cpu|E_extra_pc[3]~feeder_combout\);

-- Location: FF_X31_Y9_N59
\u0|cpu|cpu|D_pc_plus_one[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|Add3~13_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc_plus_one\(3));

-- Location: FF_X31_Y9_N22
\u0|cpu|cpu|E_extra_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_extra_pc[3]~feeder_combout\,
	asdata => \u0|cpu|cpu|D_pc_plus_one\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|D_br_pred_not_taken~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_extra_pc\(3));

-- Location: LABCELL_X24_Y6_N33
\u0|cpu|cpu|M_pipe_flush_waddr[3]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_E_extra_pc\(3),
	combout => \u0|cpu|cpu|M_pipe_flush_waddr[3]~feeder_combout\);

-- Location: FF_X24_Y6_N34
\u0|cpu|cpu|M_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_pipe_flush_waddr[3]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(3));

-- Location: LABCELL_X31_Y9_N24
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001011111001100000011000001010000010111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Add3~13_sumout\,
	datab => \u0|cpu|cpu|ALT_INV_D_pc\(3),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(9),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(3),
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~0_combout\);

-- Location: FF_X28_Y7_N17
\u0|cpu|cpu|M_target_pcb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_target_pcb\(5));

-- Location: MLABCELL_X28_Y7_N12
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101111111111000110111111111100011011111111110001101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_target_pcb\(5),
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(3),
	datad => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3_combout\);

-- Location: FF_X28_Y7_N13
\u0|cpu|cpu|A_pipe_flush_waddr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(3));

-- Location: LABCELL_X31_Y9_N54
\u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001110111011101110100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(3),
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_F_ic_tag_rd_addr_nxt[0]~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(5),
	datae => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(3),
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	combout => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\);

-- Location: FF_X31_Y9_N10
\u0|cpu|cpu|F_pc[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc[3]~DUPLICATE_q\);

-- Location: FF_X33_Y8_N5
\u0|cpu|cpu|D_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc[3]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(3));

-- Location: MLABCELL_X28_Y8_N6
\u0|cpu|cpu|ic_tag_wraddress_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000110011111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_line\(0),
	dataf => \u0|cpu|cpu|ALT_INV_D_pc\(3),
	combout => \u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout\);

-- Location: FF_X28_Y8_N8
\u0|cpu|cpu|ic_fill_line[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_tag_wraddress_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_line\(0));

-- Location: FF_X30_Y6_N35
\u0|cpu|cpu|D_iw[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(4));

-- Location: MLABCELL_X28_Y6_N36
\u0|cpu|cpu|Equal96~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(2),
	combout => \u0|cpu|cpu|Equal96~0_combout\);

-- Location: LABCELL_X27_Y6_N33
\u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000000000001010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout\);

-- Location: FF_X25_Y7_N52
\u0|cpu|cpu|E_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_jmp_indirect_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_jmp_indirect~q\);

-- Location: FF_X25_Y7_N40
\u0|cpu|cpu|M_ctrl_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_jmp_indirect~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_jmp_indirect~q\);

-- Location: MLABCELL_X28_Y7_N42
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000001000010011000000100001001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(2),
	datad => \u0|cpu|cpu|ALT_INV_M_target_pcb\(4),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2_combout\);

-- Location: FF_X28_Y7_N43
\u0|cpu|cpu|A_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(2));

-- Location: LABCELL_X31_Y9_N33
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001101000100000000110111011111001111010001001100111101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(2),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(2),
	dataf => \u0|cpu|cpu|ALT_INV_Add3~9_sumout\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~8_combout\);

-- Location: FF_X16_Y9_N52
\u0|cpu|cpu|M_pipe_flush_waddr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(2));

-- Location: LABCELL_X29_Y9_N15
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000011110000111100110011001100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(2),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(4),
	datae => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~9_combout\);

-- Location: LABCELL_X29_Y9_N42
\u0|cpu|cpu|F_pc[2]~feeder\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~9_combout\,
	combout => \u0|cpu|cpu|F_pc[2]~feeder_combout\);

-- Location: FF_X29_Y9_N43
\u0|cpu|cpu|F_pc[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc[2]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc[2]~DUPLICATE_q\);

-- Location: FF_X31_Y9_N46
\u0|cpu|cpu|D_pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc[2]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(2));

-- Location: FF_X28_Y9_N59
\u0|cpu|cpu|ic_fill_initial_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_initial_offset\(2));

-- Location: MLABCELL_X28_Y9_N6
\u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110001001000001111110111101100001100010010000011111101111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(2),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(1),
	datae => \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(2),
	combout => \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout\);

-- Location: FF_X27_Y11_N25
\u0|cpu|cpu|ic_fill_dp_offset[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|ic_fill_dp_offset_nxt[2]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_dp_offset\(2));

-- Location: FF_X30_Y6_N58
\u0|cpu|cpu|D_iw[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(0));

-- Location: LABCELL_X30_Y6_N24
\u0|cpu|cpu|E_ctrl_br_cond_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000001010000000000000000000000010000010100000101000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(5),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout\);

-- Location: FF_X30_Y6_N25
\u0|cpu|cpu|E_ctrl_br_cond\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_ctrl_br_cond_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_br_cond~q\);

-- Location: FF_X24_Y6_N13
\u0|cpu|cpu|E_iw[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(21),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(21));

-- Location: FF_X24_Y10_N59
\u0|cpu|cpu|E_valid_from_D\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_valid~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_valid_from_D~q\);

-- Location: LABCELL_X24_Y10_N27
\u0|cpu|cpu|E_valid\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_valid_from_D~q\,
	combout => \u0|cpu|cpu|E_valid~combout\);

-- Location: LABCELL_X17_Y7_N39
\u0|cpu|cpu|Add9~61\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_alu_subtract~q\,
	cin => \u0|cpu|cpu|Add9~74\,
	sumout => \u0|cpu|cpu|Add9~61_sumout\);

-- Location: LABCELL_X16_Y8_N6
\u0|cpu|cpu|Equal331~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101001110000001000011110000001110000010000101110000011000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(19),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(18),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(19),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(18),
	combout => \u0|cpu|cpu|Equal331~4_combout\);

-- Location: LABCELL_X19_Y9_N0
\u0|cpu|cpu|Equal331~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010110000000001111110000000011111100100000101010100001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(17),
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(27),
	datac => \u0|cpu|cpu|ALT_INV_E_src1[27]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(17),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|Equal331~7_combout\);

-- Location: LABCELL_X17_Y7_N42
\u0|cpu|cpu|Equal331~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111001001100010011000100001000001001110010001100100011000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(23),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(24),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(24),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(23),
	combout => \u0|cpu|cpu|Equal331~6_combout\);

-- Location: LABCELL_X17_Y7_N48
\u0|cpu|cpu|Equal331~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001001110000000010111110000000011111010100001001100100000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(22),
	datab => \u0|cpu|cpu|ALT_INV_E_src1[20]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(22),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(20),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|Equal331~5_combout\);

-- Location: LABCELL_X23_Y6_N24
\u0|cpu|cpu|Equal331~8\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal331~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_logic_result[25]~5_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal331~7_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal331~6_combout\,
	datae => \u0|cpu|cpu|ALT_INV_Equal331~5_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_result[26]~4_combout\,
	combout => \u0|cpu|cpu|Equal331~8_combout\);

-- Location: LABCELL_X17_Y7_N54
\u0|cpu|cpu|Equal331~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001001100010011000001100001000001110010001100100010001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(28),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(30),
	datae => \u0|cpu|cpu|ALT_INV_E_src1\(30),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1[28]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal331~0_combout\);

-- Location: LABCELL_X18_Y6_N30
\u0|cpu|cpu|Equal331~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011101110111111011101110000010000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(6),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(6),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(0),
	datae => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|Equal331~1_combout\);

-- Location: LABCELL_X18_Y6_N0
\u0|cpu|cpu|Equal331~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_result[21]~2_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Equal331~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_logic_result[31]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_logic_result[2]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_logic_result[1]~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal331~1_combout\,
	combout => \u0|cpu|cpu|Equal331~2_combout\);

-- Location: LABCELL_X23_Y8_N48
\u0|cpu|cpu|Equal331~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011011100101110101000000001000001110100111011000000001000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(29),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(16),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(29),
	datae => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(16),
	combout => \u0|cpu|cpu|Equal331~3_combout\);

-- Location: FF_X24_Y6_N38
\u0|cpu|cpu|E_compare_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_logic_op_raw[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_compare_op\(0));

-- Location: FF_X24_Y6_N56
\u0|cpu|cpu|E_compare_op[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_logic_op_raw[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_compare_op\(1));

-- Location: LABCELL_X24_Y6_N0
\u0|cpu|cpu|E_br_result~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal331~15_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Equal331~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal331~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal331~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_compare_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_compare_op\(1),
	combout => \u0|cpu|cpu|E_br_result~0_combout\);

-- Location: LABCELL_X24_Y6_N12
\u0|cpu|cpu|M_pipe_flush_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000010100000000000001010011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_ctrl_br_cond~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(21),
	datac => \u0|cpu|cpu|ALT_INV_E_br_result~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_valid~combout\,
	datae => \u0|cpu|cpu|ALT_INV_Add9~61_sumout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_pipe_flush_nxt~0_combout\,
	datag => \u0|cpu|cpu|ALT_INV_E_br_result~0_combout\,
	combout => \u0|cpu|cpu|M_pipe_flush_nxt~0_combout\);

-- Location: LABCELL_X24_Y6_N9
\u0|cpu|cpu|M_pipe_flush~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush_nxt~0_combout\,
	combout => \u0|cpu|cpu|M_pipe_flush~0_combout\);

-- Location: FF_X24_Y6_N10
\u0|cpu|cpu|M_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_pipe_flush~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush~q\);

-- Location: LABCELL_X29_Y9_N9
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_pipe_flush~q\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[2]~4_combout\);

-- Location: LABCELL_X33_Y8_N57
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101000011110011010111110000001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_pc\(0),
	dataf => \u0|cpu|cpu|ALT_INV_Add3~1_sumout\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~2_combout\);

-- Location: FF_X27_Y7_N41
\u0|cpu|cpu|M_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(0));

-- Location: MLABCELL_X28_Y7_N27
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000001010000010100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(0),
	dataf => \u0|cpu|cpu|ALT_INV_M_target_pcb\(2),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0_combout\);

-- Location: FF_X28_Y7_N28
\u0|cpu|cpu|A_pipe_flush_waddr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(0));

-- Location: LABCELL_X27_Y7_N39
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101001000110110011110001001110011011010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(2),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[0]~2_combout\,
	datae => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(0),
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout\);

-- Location: FF_X29_Y9_N13
\u0|cpu|cpu|F_pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[0]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(0));

-- Location: FF_X31_Y8_N4
\u0|cpu|cpu|D_br_taken_waddr_partial[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add0~5_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_br_taken_waddr_partial\(1));

-- Location: FF_X31_Y9_N17
\u0|cpu|cpu|D_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc\(1));

-- Location: LABCELL_X31_Y9_N0
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100110011000011110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_br_taken_waddr_partial\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_pc\(1),
	datac => \u0|cpu|cpu|ALT_INV_Add3~5_sumout\,
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~6_combout\);

-- Location: FF_X29_Y7_N2
\u0|cpu|cpu|M_pc_plus_one[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add7~1_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pc_plus_one\(1));

-- Location: MLABCELL_X28_Y7_N45
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010001100000001001000110000000100100011000000010010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_target_pcb\(3),
	datad => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(1),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1_combout\);

-- Location: FF_X27_Y7_N29
\u0|cpu|cpu|A_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(1));

-- Location: FF_X27_Y7_N26
\u0|cpu|cpu|M_pipe_flush_waddr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(1));

-- Location: LABCELL_X27_Y7_N27
\u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010011111100000101001100001111010100111111111101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[1]~6_combout\,
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(3),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(1),
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(1),
	combout => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\);

-- Location: FF_X29_Y9_N7
\u0|cpu|cpu|F_pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_data_rd_addr_nxt[1]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(1));

-- Location: FF_X31_Y9_N16
\u0|cpu|cpu|D_pc[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_pc\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_pc[1]~DUPLICATE_q\);

-- Location: FF_X28_Y9_N55
\u0|cpu|cpu|ic_fill_initial_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_pc[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_initial_offset\(1));

-- Location: MLABCELL_X28_Y9_N45
\u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100100001111011010010000111101101001000011110110100100001111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(1),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(1),
	combout => \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout\);

-- Location: FF_X27_Y11_N28
\u0|cpu|cpu|ic_fill_dp_offset[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|ic_fill_dp_offset_nxt[1]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_dp_offset\(1));

-- Location: FF_X28_Y6_N53
\u0|cpu|cpu|D_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(2));

-- Location: FF_X28_Y6_N40
\u0|cpu|cpu|E_iw[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_iw\(2),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_iw\(2));

-- Location: LABCELL_X13_Y9_N33
\u0|cpu|cpu|E_ctrl_st~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(2),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(0),
	combout => \u0|cpu|cpu|E_ctrl_st~0_combout\);

-- Location: FF_X13_Y9_N34
\u0|cpu|cpu|M_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_ctrl_st~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_st~q\);

-- Location: MLABCELL_X8_Y9_N0
\u0|cpu|cpu|av_start_wr\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_M_valid~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_stall~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_sel_data_master~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_st~q\,
	combout => \u0|cpu|cpu|av_start_wr~combout\);

-- Location: MLABCELL_X8_Y9_N6
\u0|cpu|cpu|d_read_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010111011101111111011101110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~2_combout\,
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~0_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_d_read~q\,
	combout => \u0|cpu|cpu|d_read_nxt~0_combout\);

-- Location: FF_X8_Y9_N5
\u0|cpu|cpu|d_write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|d_write_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_write~q\);

-- Location: MLABCELL_X8_Y9_N18
\u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\ = ( \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & ( (!\u0|cpu|cpu|d_read~q\ & 
-- !\u0|cpu|cpu|clr_break_line~q\) ) ) ) # ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( \u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & ( (!\u0|cpu|cpu|d_read~q\ & !\u0|cpu|cpu|clr_break_line~q\) ) ) ) # ( 
-- \u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & ( (!\u0|cpu|cpu|d_read~q\ & !\u0|cpu|cpu|clr_break_line~q\) ) ) ) # ( 
-- !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg~0_combout\ & ( !\u0|mm_interconnect_0|cmd_demux|WideOr0~1_combout\ & ( (!\u0|cpu|cpu|d_read~q\ & ((!\u0|cpu|cpu|clr_break_line~q\) # 
-- ((!\u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ & !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010000000110011000000000011001100000000001100110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_sink_ready~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_d_read~q\,
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	datae => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_WideOr0~1_combout\,
	combout => \u0|mm_interconnect_0|cpu_data_master_translator|av_waitrequest~0_combout\);

-- Location: MLABCELL_X8_Y9_N3
\u0|cpu|cpu|d_write_nxt\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011111010101010101111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_av_start_wr~combout\,
	datac => \u0|cpu|cpu|ALT_INV_d_read_nxt~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_d_write~q\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\,
	combout => \u0|cpu|cpu|d_write_nxt~combout\);

-- Location: FF_X8_Y9_N4
\u0|cpu|cpu|d_write~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|d_write_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_write~DUPLICATE_q\);

-- Location: FF_X6_Y9_N44
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~q\);

-- Location: MLABCELL_X6_Y9_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111101000100000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_WideOr1~combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~0_combout\);

-- Location: FF_X6_Y9_N43
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|write~DUPLICATE_q\);

-- Location: MLABCELL_X6_Y7_N24
\u0|mm_interconnect_0|cmd_mux_002|src_payload~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\ = ( \u0|cpu|cpu|W_debug_mode~q\ & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|cpu|cpu|ALT_INV_W_debug_mode~q\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\);

-- Location: FF_X6_Y7_N26
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|debugaccess\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|debugaccess~q\);

-- Location: MLABCELL_X6_Y7_N15
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_debugaccess~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ociram_wr_en~0_combout\);

-- Location: MLABCELL_X6_Y5_N39
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_ocireg~0_combout\);

-- Location: FF_X6_Y4_N35
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_payload~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|writedata\(3));

-- Location: MLABCELL_X6_Y4_N36
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_take_action_ocireg~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_writedata\(3),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\);

-- Location: FF_X6_Y4_N37
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_single_step_mode~q\);

-- Location: LABCELL_X12_Y7_N42
\u0|cpu|cpu|wait_for_one_post_bret_inst~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001010101010001000100010001000100010101000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datab => \u0|cpu|cpu|ALT_INV_W_debug_mode~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datae => \u0|cpu|cpu|ALT_INV_wait_for_one_post_bret_inst~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout\);

-- Location: FF_X12_Y7_N43
\u0|cpu|cpu|wait_for_one_post_bret_inst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|wait_for_one_post_bret_inst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|wait_for_one_post_bret_inst~q\);

-- Location: LABCELL_X12_Y7_N51
\u0|cpu|cpu|hbreak_req~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001000100000000000100010000000000010000000000000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_single_step_mode~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_wait_for_one_post_bret_inst~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	combout => \u0|cpu|cpu|hbreak_req~0_combout\);

-- Location: LABCELL_X12_Y7_N12
\u0|cpu|cpu|M_valid~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101000100000000010100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	datab => \u0|cpu|cpu|ALT_INV_hbreak_req~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_hbreak_req~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_exc_allowed~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_exc_any~0_combout\,
	combout => \u0|cpu|cpu|M_valid~0_combout\);

-- Location: LABCELL_X17_Y5_N21
\u0|cpu|cpu|Equal324~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111011101110111011101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	combout => \u0|cpu|cpu|Equal324~0_combout\);

-- Location: LABCELL_X17_Y5_N57
\u0|cpu|cpu|Equal324~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(2),
	datad => \u0|cpu|cpu|ALT_INV_Equal324~0_combout\,
	combout => \u0|cpu|cpu|Equal324~1_combout\);

-- Location: FF_X17_Y5_N59
\u0|cpu|cpu|M_shift_by_4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal324~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(0));

-- Location: FF_X17_Y5_N5
\u0|cpu|cpu|A_shift_by_4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(0));

-- Location: LABCELL_X17_Y5_N12
\u0|cpu|cpu|E_shift_by_4[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111100000011111111110000001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(2),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	combout => \u0|cpu|cpu|E_shift_by_4[2]~0_combout\);

-- Location: FF_X17_Y5_N14
\u0|cpu|cpu|M_shift_by_4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_shift_by_4[2]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(2));

-- Location: FF_X17_Y5_N49
\u0|cpu|cpu|M_shift_by_4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(3));

-- Location: LABCELL_X17_Y5_N15
\u0|cpu|cpu|E_shift_by_4[4]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001110111000000000111011100000000011101110000000001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(2),
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	combout => \u0|cpu|cpu|E_shift_by_4[4]~1_combout\);

-- Location: FF_X17_Y5_N17
\u0|cpu|cpu|M_shift_by_4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_shift_by_4[4]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(4));

-- Location: LABCELL_X17_Y5_N0
\u0|cpu|cpu|A_shift_by_4_nxt~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(6),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt~6_combout\);

-- Location: LABCELL_X17_Y5_N18
\u0|cpu|cpu|E_shift_by_4[5]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	datab => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	combout => \u0|cpu|cpu|E_shift_by_4[5]~2_combout\);

-- Location: LABCELL_X17_Y5_N54
\u0|cpu|cpu|E_shift_by_4[6]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(2),
	dataf => \u0|cpu|cpu|ALT_INV_E_shift_by_4[5]~2_combout\,
	combout => \u0|cpu|cpu|E_shift_by_4[6]~3_combout\);

-- Location: FF_X17_Y5_N56
\u0|cpu|cpu|M_shift_by_4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_shift_by_4[6]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(6));

-- Location: FF_X17_Y5_N2
\u0|cpu|cpu|A_shift_by_4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt~6_combout\,
	asdata => \u0|cpu|cpu|M_shift_by_4\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(6));

-- Location: FF_X17_Y5_N19
\u0|cpu|cpu|M_shift_by_4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_shift_by_4[5]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(5));

-- Location: LABCELL_X17_Y5_N6
\u0|cpu|cpu|A_shift_by_4_nxt[5]~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(6),
	dataf => \u0|cpu|cpu|ALT_INV_M_shift_by_4\(5),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt[5]~5_combout\);

-- Location: LABCELL_X17_Y5_N45
\u0|cpu|cpu|A_shift_by_4[1]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111101010101010101011111111111111111010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	combout => \u0|cpu|cpu|A_shift_by_4[1]~0_combout\);

-- Location: FF_X17_Y5_N8
\u0|cpu|cpu|A_shift_by_4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt[5]~5_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_shift_by_4[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(5));

-- Location: LABCELL_X17_Y5_N9
\u0|cpu|cpu|A_shift_by_4_nxt[4]~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_shift_by_4\(4),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(5),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt[4]~4_combout\);

-- Location: FF_X17_Y5_N11
\u0|cpu|cpu|A_shift_by_4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt[4]~4_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_shift_by_4[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(4));

-- Location: LABCELL_X17_Y5_N36
\u0|cpu|cpu|A_shift_by_4_nxt[3]~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_shift_by_4\(3),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(4),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt[3]~3_combout\);

-- Location: FF_X17_Y5_N38
\u0|cpu|cpu|A_shift_by_4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt[3]~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_shift_by_4[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(3));

-- Location: LABCELL_X17_Y5_N39
\u0|cpu|cpu|A_shift_by_4_nxt[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101001011111000010100101111100001010010111110000101001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_shift_by_4\(2),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(3),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt[2]~2_combout\);

-- Location: FF_X17_Y5_N41
\u0|cpu|cpu|A_shift_by_4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_shift_by_4[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(2));

-- Location: FF_X17_Y5_N22
\u0|cpu|cpu|M_shift_by_4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal324~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_4\(1));

-- Location: LABCELL_X17_Y5_N24
\u0|cpu|cpu|A_shift_by_4_nxt[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001111111111111111110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(2),
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_shift_by_4\(1),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt[1]~1_combout\);

-- Location: FF_X17_Y5_N26
\u0|cpu|cpu|A_shift_by_4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_4_nxt[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_shift_by_4[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_4\(1));

-- Location: LABCELL_X17_Y5_N3
\u0|cpu|cpu|A_shift_by_4_nxt[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000011011000010100001101101001110010111110100111001011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datac => \u0|cpu|cpu|ALT_INV_M_shift_by_4\(0),
	datad => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_by_4\(1),
	combout => \u0|cpu|cpu|A_shift_by_4_nxt[0]~0_combout\);

-- Location: LABCELL_X13_Y7_N18
\u0|cpu|cpu|A_shift_rot_stall_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101011111111100000100000011000101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1_nxt[0]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_mem_stall~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_valid~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_shift_by_4_nxt[0]~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_ctrl_shift_logical~1_combout\,
	combout => \u0|cpu|cpu|A_shift_rot_stall_nxt~0_combout\);

-- Location: FF_X13_Y7_N20
\u0|cpu|cpu|A_shift_rot_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_stall_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_stall~q\);

-- Location: FF_X18_Y7_N5
\u0|cpu|cpu|M_shift_by_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2[1]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_1\(1));

-- Location: LABCELL_X18_Y7_N0
\u0|cpu|cpu|E_shift_by_1[2]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2[1]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|E_shift_by_1[2]~0_combout\);

-- Location: FF_X18_Y7_N2
\u0|cpu|cpu|M_shift_by_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_shift_by_1[2]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_1\(2));

-- Location: LABCELL_X18_Y7_N57
\u0|cpu|cpu|A_shift_by_1_nxt[2]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datae => \u0|cpu|cpu|ALT_INV_M_shift_by_1\(2),
	combout => \u0|cpu|cpu|A_shift_by_1_nxt[2]~2_combout\);

-- Location: FF_X18_Y7_N58
\u0|cpu|cpu|A_shift_by_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_1_nxt[2]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_1\(2));

-- Location: LABCELL_X18_Y7_N12
\u0|cpu|cpu|A_shift_by_1_nxt[1]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datac => \u0|cpu|cpu|ALT_INV_M_shift_by_1\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(2),
	combout => \u0|cpu|cpu|A_shift_by_1_nxt[1]~1_combout\);

-- Location: FF_X18_Y7_N14
\u0|cpu|cpu|A_shift_by_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_1_nxt[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_1\(1));

-- Location: LABCELL_X19_Y7_N24
\u0|cpu|cpu|Equal321~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2[1]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|Equal321~0_combout\);

-- Location: FF_X19_Y7_N25
\u0|cpu|cpu|M_shift_by_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Equal321~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_shift_by_1\(0));

-- Location: LABCELL_X18_Y7_N15
\u0|cpu|cpu|A_shift_by_1_nxt[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(1),
	dataf => \u0|cpu|cpu|ALT_INV_M_shift_by_1\(0),
	combout => \u0|cpu|cpu|A_shift_by_1_nxt[0]~0_combout\);

-- Location: FF_X18_Y7_N17
\u0|cpu|cpu|A_shift_by_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_by_1_nxt[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_by_1\(0));

-- Location: LABCELL_X19_Y7_N48
\u0|cpu|cpu|A_shift_rot_result_nxt[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101000100111111111110010011100000000001001110101010100100111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_shift_by_1\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(4),
	datac => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(1),
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot_right~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_fill_bit4[0]~2_combout\,
	combout => \u0|cpu|cpu|A_shift_rot_result_nxt[0]~0_combout\);

-- Location: FF_X19_Y7_N7
\u0|cpu|cpu|M_src1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_src1\(0));

-- Location: FF_X19_Y7_N50
\u0|cpu|cpu|A_shift_rot_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_shift_rot_result_nxt[0]~0_combout\,
	asdata => \u0|cpu|cpu|M_src1\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_shift_rot_result\(0));

-- Location: LABCELL_X12_Y4_N45
\u0|led_pio|readdata[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|led_pio|readdata\(0) = (!\u0|cpu|cpu|A_mem_baddr\(2) & (!\u0|cpu|cpu|A_mem_baddr\(3) & \u0|led_pio|data_out\(0)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|led_pio|ALT_INV_data_out\(0),
	combout => \u0|led_pio|readdata\(0));

-- Location: FF_X12_Y4_N46
\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X8_Y7_N57
\u0|mm_interconnect_0|rsp_mux|src_data[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\ = ( \u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( ((\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(0))) # (\u0|mm_interconnect_0|led_pio_s1_translator|av_readdata_pre\(0)) ) ) # ( !\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & ( 
-- (\u0|mm_interconnect_0|rsp_demux_002|src0_valid~0_combout\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100001111010111110000111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src0_valid~0_combout\,
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\);

-- Location: LABCELL_X10_Y5_N3
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\ = \u0|jtag_uart|ien_AF~q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|jtag_uart|ALT_INV_ien_AF~q\,
	combout => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\);

-- Location: FF_X10_Y5_N5
\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[0]~feeder_combout\,
	asdata => \u0|jtag_uart|the_niosII_microprocessor_jtag_uart_scfifo_r|rfifo|auto_generated|dpfifo|FIFOram|altsyncram1|q_b\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|jtag_uart|read_0~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0));

-- Location: LABCELL_X11_Y3_N39
\u0|sys_clk_timer|counter_snapshot[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|counter_snapshot[0]~0_combout\ = !\u0|sys_clk_timer|internal_counter[0]~DUPLICATE_q\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_internal_counter[0]~DUPLICATE_q\,
	combout => \u0|sys_clk_timer|counter_snapshot[0]~0_combout\);

-- Location: FF_X11_Y3_N40
\u0|sys_clk_timer|counter_snapshot[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|counter_snapshot[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(0));

-- Location: LABCELL_X11_Y4_N45
\u0|sys_clk_timer|read_mux_out[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[0]~0_combout\ = ( \u0|sys_clk_timer|Equal6~1_combout\ & ( (!\u0|sys_clk_timer|period_l_register\(0)) # ((\u0|sys_clk_timer|Equal6~2_combout\ & \u0|sys_clk_timer|counter_snapshot\(0))) ) ) # ( 
-- !\u0|sys_clk_timer|Equal6~1_combout\ & ( (\u0|sys_clk_timer|Equal6~2_combout\ & \u0|sys_clk_timer|counter_snapshot\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111110101010101011111010101010101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|sys_clk_timer|ALT_INV_period_l_register\(0),
	datac => \u0|sys_clk_timer|ALT_INV_Equal6~2_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(0),
	dataf => \u0|sys_clk_timer|ALT_INV_Equal6~1_combout\,
	combout => \u0|sys_clk_timer|read_mux_out[0]~0_combout\);

-- Location: FF_X12_Y4_N32
\u0|sys_clk_timer|counter_snapshot[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|internal_counter\(16),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|sys_clk_timer|snap_strobe~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|counter_snapshot\(16));

-- Location: LABCELL_X12_Y4_N30
\u0|sys_clk_timer|read_mux_out[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out[0]~1_combout\ = ( \u0|sys_clk_timer|counter_snapshot\(16) & ( \u0|sys_clk_timer|timeout_occurred~q\ & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & ((!\u0|cpu|cpu|A_mem_baddr\(2) & ((!\u0|cpu|cpu|A_mem_baddr\(4)))) # 
-- (\u0|cpu|cpu|A_mem_baddr\(2) & ((\u0|cpu|cpu|A_mem_baddr\(4)) # (\u0|sys_clk_timer|control_register\(0)))))) ) ) ) # ( !\u0|sys_clk_timer|counter_snapshot\(16) & ( \u0|sys_clk_timer|timeout_occurred~q\ & ( (!\u0|cpu|cpu|A_mem_baddr\(3) & 
-- (!\u0|cpu|cpu|A_mem_baddr\(4) & ((!\u0|cpu|cpu|A_mem_baddr\(2)) # (\u0|sys_clk_timer|control_register\(0))))) ) ) ) # ( \u0|sys_clk_timer|counter_snapshot\(16) & ( !\u0|sys_clk_timer|timeout_occurred~q\ & ( (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (!\u0|cpu|cpu|A_mem_baddr\(3) & ((\u0|cpu|cpu|A_mem_baddr\(4)) # (\u0|sys_clk_timer|control_register\(0))))) ) ) ) # ( !\u0|sys_clk_timer|counter_snapshot\(16) & ( !\u0|sys_clk_timer|timeout_occurred~q\ & ( (\u0|cpu|cpu|A_mem_baddr\(2) & 
-- (\u0|sys_clk_timer|control_register\(0) & (!\u0|cpu|cpu|A_mem_baddr\(3) & !\u0|cpu|cpu|A_mem_baddr\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000000000000100000101000010110000000000001011000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(2),
	datab => \u0|sys_clk_timer|ALT_INV_control_register\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datae => \u0|sys_clk_timer|ALT_INV_counter_snapshot\(16),
	dataf => \u0|sys_clk_timer|ALT_INV_timeout_occurred~q\,
	combout => \u0|sys_clk_timer|read_mux_out[0]~1_combout\);

-- Location: LABCELL_X11_Y4_N0
\u0|sys_clk_timer|read_mux_out[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|sys_clk_timer|read_mux_out\(0) = ( \u0|sys_clk_timer|read_mux_out[0]~1_combout\ ) # ( !\u0|sys_clk_timer|read_mux_out[0]~1_combout\ & ( ((\u0|sys_clk_timer|period_h_register\(0) & \u0|sys_clk_timer|Equal6~0_combout\)) # 
-- (\u0|sys_clk_timer|read_mux_out[0]~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001111111111000000111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|sys_clk_timer|ALT_INV_period_h_register\(0),
	datac => \u0|sys_clk_timer|ALT_INV_Equal6~0_combout\,
	datad => \u0|sys_clk_timer|ALT_INV_read_mux_out[0]~0_combout\,
	dataf => \u0|sys_clk_timer|ALT_INV_read_mux_out[0]~1_combout\,
	combout => \u0|sys_clk_timer|read_mux_out\(0));

-- Location: FF_X11_Y4_N1
\u0|sys_clk_timer|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|sys_clk_timer|read_mux_out\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|sys_clk_timer|readdata\(0));

-- Location: FF_X10_Y5_N2
\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|sys_clk_timer|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0));

-- Location: LABCELL_X10_Y5_N0
\u0|mm_interconnect_0|rsp_mux|src_data[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\ = ( \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & 
-- (!\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|av_readdata_pre\(0) & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0))))) ) ) # ( 
-- !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|rsp_mux|src_payload~1_combout\ & ((!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0)) # 
-- (!\u0|mm_interconnect_0|sys_clk_timer_s1_translator|av_readdata_pre\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110010001000110011001000100011000000100000001100000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~1_combout\,
	datac => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_av_readdata_pre\(0),
	datad => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_av_readdata_pre\(0),
	dataf => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\);

-- Location: FF_X21_Y9_N2
\u0|cpu|cpu|A_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data\(0));

-- Location: MLABCELL_X21_Y9_N42
\u0|mm_interconnect_0|cmd_mux_003|src_payload~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\ = ( \u0|cpu|cpu|A_st_data\(0) & ( \u0|mm_interconnect_0|cmd_mux_003|saved_grant\(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_st_data\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_003|ALT_INV_saved_grant\(0),
	combout => \u0|mm_interconnect_0|cmd_mux_003|src_payload~0_combout\);

-- Location: M10K_X14_Y11_N0
\u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init3 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "niosII_microprocessor_onchip_mem.hex",
	init_file_layout => "port_a",
	logical_ram_name => "niosII_microprocessor:u0|niosII_microprocessor_onchip_mem:onchip_mem|altsyncram:the_altsyncram|altsyncram_u7k1:auto_generated|ALTSYNCRAM",
	operation_mode => "single_port",
	port_a_address_clear => "none",
	port_a_address_width => 13,
	port_a_byte_enable_mask_width => 1,
	port_a_byte_size => 1,
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 5120,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_width => 13,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \u0|onchip_mem|wren~0_combout\,
	portare => VCC,
	clk0 => \CLOCK_50~inputCLKENA0_outclk\,
	ena0 => \u0|rst_controller|ALT_INV_r_early_rst~q\,
	portadatain => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portabyteenamasks => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTABYTEENAMASKS_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \u0|onchip_mem|the_altsyncram|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

-- Location: MLABCELL_X8_Y7_N54
\u0|mm_interconnect_0|rsp_mux|src_data[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|src_data\(0) = ( \u0|onchip_mem|the_altsyncram|auto_generated|q_a\(0) & ( ((!\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\) # (\u0|mm_interconnect_0|rsp_demux_003|src0_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) ) ) # ( !\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(0) & ( (!\u0|mm_interconnect_0|rsp_mux|src_data[0]~0_combout\) # (\u0|mm_interconnect_0|rsp_mux|src_data[0]~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111001111110011111100111111001111110011111111111111001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~1_combout\,
	datac => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_data[0]~0_combout\,
	datad => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|src_data\(0));

-- Location: FF_X8_Y7_N55
\u0|cpu|cpu|d_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux|src_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_readdata_d1\(0));

-- Location: MLABCELL_X8_Y7_N12
\u0|cpu|cpu|A_slow_inst_result_nxt[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000100110100011001010111000010101001101111001110110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_ld_align_sh8~q\,
	datab => \u0|cpu|cpu|ALT_INV_A_ld_align_sh16~q\,
	datac => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(8),
	datad => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(16),
	datae => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(0),
	dataf => \u0|cpu|cpu|ALT_INV_d_readdata_d1\(24),
	combout => \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0_combout\);

-- Location: FF_X8_Y7_N13
\u0|cpu|cpu|A_slow_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_slow_inst_result_nxt[0]~0_combout\,
	asdata => \u0|mm_interconnect_0|rsp_mux|src_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => \u0|cpu|cpu|A_ctrl_ld32~q\,
	ena => \u0|cpu|cpu|A_ctrl_ld~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_slow_inst_result\(0));

-- Location: LABCELL_X16_Y7_N51
\u0|cpu|cpu|A_wr_data_unfiltered[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100000011000000111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_inst_result\(0),
	datab => \u0|cpu|cpu|ALT_INV_A_shift_rot_result\(0),
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_shift_rot~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_A_slow_inst_result\(0),
	dataf => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[10]~0_combout\,
	combout => \u0|cpu|cpu|A_wr_data_unfiltered[0]~1_combout\);

-- Location: MLABCELL_X21_Y6_N0
\u0|cpu|cpu|D_src1_reg[13]~31\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001001100010000110100111101110000011111000111001101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_a|the_altsyncram|auto_generated|ALT_INV_q_b\(13),
	datab => \u0|cpu|cpu|ALT_INV_E_src1[24]~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_E_src1[24]~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_alu_result\(13),
	datae => \u0|cpu|cpu|ALT_INV_A_wr_data_unfiltered[13]~32_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_W_wr_data\(13),
	combout => \u0|cpu|cpu|D_src1_reg[13]~31_combout\);

-- Location: FF_X21_Y6_N1
\u0|cpu|cpu|E_src1[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src1_reg[13]~31_combout\,
	asdata => \u0|cpu|cpu|E_alu_result\(13),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|Equal315~0_combout\,
	sload => \u0|cpu|cpu|D_src1_hazard_E~combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src1[13]~DUPLICATE_q\);

-- Location: FF_X29_Y8_N31
\u0|cpu|cpu|M_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_extra_pc\(11),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_pipe_flush_waddr\(11));

-- Location: MLABCELL_X28_Y7_N6
\u0|cpu|cpu|A_pipe_flush_waddr_nxt~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010010001100100011001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_ctrl_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_target_pcb\(13),
	dataf => \u0|cpu|cpu|ALT_INV_M_pc_plus_one\(11),
	combout => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12_combout\);

-- Location: FF_X28_Y7_N7
\u0|cpu|cpu|A_pipe_flush_waddr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_waddr_nxt~12_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|M_exc_break~0_combout\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush_waddr\(11));

-- Location: FF_X30_Y9_N2
\u0|cpu|cpu|D_iw[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(17),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(17));

-- Location: LABCELL_X30_Y9_N30
\u0|cpu|cpu|F_pc_nxt[11]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011010001100101011110001010100110111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_pc\(11),
	datad => \u0|cpu|cpu|ALT_INV_Add1~17_sumout\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(17),
	dataf => \u0|cpu|cpu|ALT_INV_Add3~49_sumout\,
	combout => \u0|cpu|cpu|F_pc_nxt[11]~6_combout\);

-- Location: LABCELL_X30_Y9_N48
\u0|cpu|cpu|F_pc_nxt[11]~7\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110101111100000011010100001111001101011111111100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1[13]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_M_pipe_flush_waddr\(11),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_ic_data_rd_addr_nxt[2]~3_combout\,
	datae => \u0|cpu|cpu|ALT_INV_A_pipe_flush_waddr\(11),
	dataf => \u0|cpu|cpu|ALT_INV_F_pc_nxt[11]~6_combout\,
	combout => \u0|cpu|cpu|F_pc_nxt[11]~7_combout\);

-- Location: FF_X30_Y9_N50
\u0|cpu|cpu|F_pc[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_pc_nxt[11]~7_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(11));

-- Location: LABCELL_X30_Y9_N9
\u0|cpu|cpu|F_ic_hit~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc\(11),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(9),
	datad => \u0|cpu|cpu|ALT_INV_F_pc\(10),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|cpu|cpu|F_ic_hit~0_combout\);

-- Location: MLABCELL_X28_Y9_N30
\u0|cpu|cpu|F_issue~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000101010101010000010101010101000000000101010100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_kill~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_F_older_non_sequential~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_issue~q\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal96~12_combout\,
	combout => \u0|cpu|cpu|F_issue~0_combout\);

-- Location: LABCELL_X29_Y9_N48
\u0|cpu|cpu|F_issue\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000010000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_ic_hit~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_F_ic_hit~1_combout\,
	datac => \u0|cpu|cpu|ALT_INV_F_issue~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_pc[14]~DUPLICATE_q\,
	datae => \u0|cpu|cpu|ALT_INV_F_ic_valid~0_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_tag|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	combout => \u0|cpu|cpu|F_issue~combout\);

-- Location: FF_X29_Y9_N49
\u0|cpu|cpu|D_issue\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_issue~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_issue~q\);

-- Location: LABCELL_X29_Y6_N57
\u0|cpu|cpu|D_ctrl_late_result~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	dataf => \u0|cpu|cpu|ALT_INV_Equal150~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_late_result~0_combout\);

-- Location: LABCELL_X29_Y6_N12
\u0|cpu|cpu|D_ctrl_late_result~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011111010101110101111101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_ld~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_late_result~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_late_result~1_combout\);

-- Location: FF_X29_Y6_N13
\u0|cpu|cpu|E_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_late_result~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_late_result~q\);

-- Location: LABCELL_X24_Y10_N42
\u0|cpu|cpu|D_data_depend~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000101111001000100010111100100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datab => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_regnum_a_cmp_D~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_ctrl_late_result~q\,
	combout => \u0|cpu|cpu|D_data_depend~0_combout\);

-- Location: FF_X24_Y10_N56
\u0|cpu|cpu|M_ctrl_late_result\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_late_result~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_late_result~q\);

-- Location: LABCELL_X24_Y10_N18
\u0|cpu|cpu|D_valid\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000100010000000100010001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_issue~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_data_depend~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_data_depend~1_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_ctrl_late_result~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	combout => \u0|cpu|cpu|D_valid~combout\);

-- Location: LABCELL_X24_Y10_N12
\u0|cpu|cpu|E_valid_jmp_indirect~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_valid~combout\,
	datad => \u0|cpu|cpu|ALT_INV_E_ctrl_jmp_indirect_nxt~0_combout\,
	combout => \u0|cpu|cpu|E_valid_jmp_indirect~0_combout\);

-- Location: FF_X24_Y10_N13
\u0|cpu|cpu|E_valid_jmp_indirect\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_valid_jmp_indirect~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_valid_jmp_indirect~q\);

-- Location: MLABCELL_X28_Y8_N0
\u0|cpu|cpu|ic_fill_prevent_refill_nxt\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_ctrl_invalidate_i~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_prevent_refill~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~combout\,
	combout => \u0|cpu|cpu|ic_fill_prevent_refill_nxt~combout\);

-- Location: FF_X28_Y8_N1
\u0|cpu|cpu|ic_fill_prevent_refill\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|ic_fill_prevent_refill_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_prevent_refill~q\);

-- Location: LABCELL_X27_Y8_N3
\u0|cpu|cpu|F_ic_fill_same_tag_line~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc\(10),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(9),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(1),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(0),
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~2_combout\);

-- Location: LABCELL_X27_Y8_N0
\u0|cpu|cpu|F_ic_fill_same_tag_line~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000001100110000000000110000110000000000110011000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_F_pc\(13),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(12),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(3),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(4),
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~3_combout\);

-- Location: LABCELL_X27_Y8_N39
\u0|cpu|cpu|F_ic_fill_same_tag_line~4\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001000010000000000000000000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(5),
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_tag\(2),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(14),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~2_combout\,
	datae => \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~3_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_pc[11]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~4_combout\);

-- Location: FF_X31_Y9_N11
\u0|cpu|cpu|F_pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|F_ic_tag_rd_addr_nxt[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|F_pc\(3));

-- Location: LABCELL_X31_Y9_N42
\u0|cpu|cpu|F_ic_fill_same_tag_line~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001100000100100000110000010010000011000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_line\(1),
	datab => \u0|cpu|cpu|ALT_INV_F_pc\(3),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(0),
	datad => \u0|cpu|cpu|ALT_INV_F_pc\(4),
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~1_combout\);

-- Location: LABCELL_X27_Y9_N42
\u0|cpu|cpu|F_ic_fill_same_tag_line~5\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_ic_fill_line\(2),
	datac => \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~4_combout\,
	datad => \u0|cpu|cpu|ALT_INV_F_pc[5]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~1_combout\,
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~5_combout\);

-- Location: MLABCELL_X28_Y8_N9
\u0|cpu|cpu|F_ic_fill_same_tag_line~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000001010000101000000101000000001010000001010000101000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_F_pc\(7),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(6),
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_line\(4),
	dataf => \u0|cpu|cpu|ALT_INV_ic_fill_line\(3),
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~0_combout\);

-- Location: LABCELL_X27_Y9_N45
\u0|cpu|cpu|F_ic_fill_same_tag_line\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000101001010000000010100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_line\(5),
	datac => \u0|cpu|cpu|ALT_INV_F_pc\(8),
	datad => \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~5_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_F_ic_fill_same_tag_line~0_combout\,
	combout => \u0|cpu|cpu|F_ic_fill_same_tag_line~combout\);

-- Location: FF_X27_Y9_N46
\u0|cpu|cpu|D_ic_fill_same_tag_line\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ic_fill_same_tag_line~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ic_fill_same_tag_line~q\);

-- Location: MLABCELL_X28_Y9_N3
\u0|cpu|cpu|D_ic_fill_starting~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011110000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_prevent_refill~q\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_active~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ic_fill_same_tag_line~q\,
	combout => \u0|cpu|cpu|D_ic_fill_starting~0_combout\);

-- Location: MLABCELL_X28_Y9_N0
\u0|cpu|cpu|D_ic_fill_starting\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_valid_jmp_indirect~q\,
	datab => \u0|cpu|cpu|ALT_INV_D_kill~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw_valid~q\,
	combout => \u0|cpu|cpu|D_ic_fill_starting~combout\);

-- Location: FF_X28_Y9_N14
\u0|cpu|cpu|D_ic_fill_starting_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_ic_fill_starting~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ic_fill_starting_d1~q\);

-- Location: MLABCELL_X28_Y9_N42
\u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010111011100010001011101110001000101110111000100010111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_ic_fill_dp_offset\(0),
	datab => \u0|cpu|cpu|ALT_INV_D_ic_fill_starting_d1~q\,
	datad => \u0|cpu|cpu|ALT_INV_ic_fill_initial_offset\(0),
	combout => \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout\);

-- Location: FF_X27_Y11_N34
\u0|cpu|cpu|ic_fill_dp_offset[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|ic_fill_dp_offset_nxt[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ic_fill_dp_offset_en~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|ic_fill_dp_offset\(0));

-- Location: FF_X27_Y10_N52
\u0|cpu|cpu|D_iw[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(3),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(3));

-- Location: LABCELL_X24_Y6_N36
\u0|cpu|cpu|D_logic_op_raw[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datac => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_logic_op_raw[0]~0_combout\);

-- Location: LABCELL_X24_Y6_N39
\u0|cpu|cpu|D_logic_op[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_D_logic_op_raw[0]~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~1_combout\,
	combout => \u0|cpu|cpu|D_logic_op[0]~1_combout\);

-- Location: FF_X24_Y6_N40
\u0|cpu|cpu|E_logic_op[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_logic_op[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_logic_op\(0));

-- Location: LABCELL_X17_Y9_N48
\u0|cpu|cpu|Equal331~9\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001001100010011000001100001000001110010001100100010001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(3),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(5),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(5),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(3),
	combout => \u0|cpu|cpu|Equal331~9_combout\);

-- Location: LABCELL_X17_Y9_N30
\u0|cpu|cpu|Equal331~12\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000100010000010101010101011101010101001001001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(10),
	datac => \u0|cpu|cpu|ALT_INV_E_src1\(9),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(9),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(10),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|Equal331~12_combout\);

-- Location: LABCELL_X17_Y9_N36
\u0|cpu|cpu|Equal331~14\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111000001001001010101010100000101010101010000010010010100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(13),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(13),
	datae => \u0|cpu|cpu|ALT_INV_E_src2[12]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(12),
	combout => \u0|cpu|cpu|Equal331~14_combout\);

-- Location: LABCELL_X17_Y9_N24
\u0|cpu|cpu|Equal331~11\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001111101011100001110101111100010001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src1\(8),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(4),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_src2\(4),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(8),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	combout => \u0|cpu|cpu|Equal331~11_combout\);

-- Location: LABCELL_X17_Y9_N54
\u0|cpu|cpu|Equal331~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100001000100010000010101010101011101010101001001001100010000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(11),
	datac => \u0|cpu|cpu|ALT_INV_E_src2\(7),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(7),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(11),
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	combout => \u0|cpu|cpu|Equal331~10_combout\);

-- Location: LABCELL_X19_Y8_N24
\u0|cpu|cpu|Equal331~13\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110001110000010000011110000001110000001001001110000010100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	datab => \u0|cpu|cpu|ALT_INV_E_src1\(15),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_src1\(14),
	datae => \u0|cpu|cpu|ALT_INV_E_src2\(15),
	dataf => \u0|cpu|cpu|ALT_INV_E_src2\(14),
	combout => \u0|cpu|cpu|Equal331~13_combout\);

-- Location: LABCELL_X17_Y9_N18
\u0|cpu|cpu|Equal331~15\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal331~9_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Equal331~12_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal331~14_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal331~11_combout\,
	datae => \u0|cpu|cpu|ALT_INV_Equal331~10_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_Equal331~13_combout\,
	combout => \u0|cpu|cpu|Equal331~15_combout\);

-- Location: LABCELL_X24_Y6_N3
\u0|cpu|cpu|E_br_result~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001111111111111111100000000000000001111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal331~15_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Equal331~8_combout\,
	datac => \u0|cpu|cpu|ALT_INV_Equal331~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal331~2_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_compare_op\(1),
	dataf => \u0|cpu|cpu|ALT_INV_E_compare_op\(0),
	combout => \u0|cpu|cpu|E_br_result~1_combout\);

-- Location: LABCELL_X18_Y6_N6
\u0|cpu|cpu|E_logic_result[0]~6\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010010100000101101001010000010100001111010110100000111101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_src2\(0),
	datac => \u0|cpu|cpu|ALT_INV_E_logic_op\(1),
	datad => \u0|cpu|cpu|ALT_INV_E_logic_op\(0),
	dataf => \u0|cpu|cpu|ALT_INV_E_src1\(0),
	combout => \u0|cpu|cpu|E_logic_result[0]~6_combout\);

-- Location: LABCELL_X18_Y6_N9
\u0|cpu|cpu|E_alu_result[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001111110000111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_Add9~65_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_logic~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_alu_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_logic_result[0]~6_combout\,
	combout => \u0|cpu|cpu|E_alu_result[0]~1_combout\);

-- Location: LABCELL_X24_Y6_N48
\u0|cpu|cpu|E_alu_result[0]\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000111010001110111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_br_result~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~61_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_br_result~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_ctrl_cmp~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result[0]~1_combout\,
	combout => \u0|cpu|cpu|E_alu_result\(0));

-- Location: FF_X24_Y6_N50
\u0|cpu|cpu|M_alu_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_alu_result\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_alu_result\(0));

-- Location: FF_X11_Y7_N37
\u0|cpu|cpu|A_iw[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_iw\(6),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_iw\(6));

-- Location: LABCELL_X11_Y7_N9
\u0|cpu|cpu|W_estatus_reg_pie_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1_nxt~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_iw\(7),
	dataf => \u0|cpu|cpu|ALT_INV_A_iw\(6),
	combout => \u0|cpu|cpu|W_estatus_reg_pie_nxt~0_combout\);

-- Location: LABCELL_X11_Y7_N6
\u0|cpu|cpu|W_estatus_reg_pie_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110001101000001011000110100100111101011110010011110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_exc_active_no_break~combout\,
	datab => \u0|cpu|cpu|ALT_INV_W_estatus_reg_pie_nxt~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\,
	datad => \u0|cpu|cpu|ALT_INV_W_estatus_reg_pie~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_inst_result\(0),
	combout => \u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout\);

-- Location: FF_X11_Y7_N7
\u0|cpu|cpu|W_estatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_estatus_reg_pie_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_estatus_reg_pie~q\);

-- Location: LABCELL_X11_Y7_N42
\u0|cpu|cpu|W_bstatus_reg_pie_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000101101111100000000111111110000001011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_iw[6]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_W_ienable_reg_irq1_nxt~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_inst_result\(0),
	datad => \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_iw\(7),
	combout => \u0|cpu|cpu|W_bstatus_reg_pie_nxt~0_combout\);

-- Location: LABCELL_X11_Y7_N15
\u0|cpu|cpu|W_bstatus_reg_pie_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	datac => \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie_nxt~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_break~q\,
	combout => \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout\);

-- Location: FF_X11_Y7_N17
\u0|cpu|cpu|W_bstatus_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_bstatus_reg_pie~q\);

-- Location: LABCELL_X11_Y7_N24
\u0|cpu|cpu|D_control_reg_rddata_muxed[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000100000000000000010000000000000101010000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(8),
	datab => \u0|cpu|cpu|ALT_INV_D_iw[7]~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_W_estatus_reg_pie~q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(9),
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(6),
	dataf => \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~q\,
	datag => \u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\,
	combout => \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~2_combout\);

-- Location: FF_X11_Y9_N44
\u0|cpu|cpu|E_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|D_control_reg_rddata_muxed[0]~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_control_reg_rddata\(0));

-- Location: LABCELL_X11_Y9_N39
\u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001011000011110000101100001111000011010000111100001101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_E_iw\(9),
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(7),
	datac => \u0|cpu|cpu|ALT_INV_E_control_reg_rddata\(0),
	datad => \u0|cpu|cpu|ALT_INV_E_iw\(8),
	dataf => \u0|cpu|cpu|ALT_INV_E_iw\(6),
	combout => \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout\);

-- Location: FF_X11_Y9_N41
\u0|cpu|cpu|M_control_reg_rddata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_control_reg_rddata_muxed[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_control_reg_rddata\(0));

-- Location: LABCELL_X11_Y9_N27
\u0|cpu|cpu|M_inst_result[0]~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010000001100010001000000110001000100000011000100010000001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_alu_result\(0),
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_control_reg_rddata\(0),
	datad => \u0|cpu|cpu|ALT_INV_M_ctrl_rd_ctl_reg~q\,
	combout => \u0|cpu|cpu|M_inst_result[0]~0_combout\);

-- Location: FF_X11_Y9_N28
\u0|cpu|cpu|A_inst_result[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_inst_result[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_inst_result\(0));

-- Location: FF_X11_Y7_N16
\u0|cpu|cpu|W_bstatus_reg_pie~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_bstatus_reg_pie_nxt~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_bstatus_reg_pie~DUPLICATE_q\);

-- Location: LABCELL_X11_Y7_N51
\u0|cpu|cpu|A_wrctl_status\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_iw\(7),
	datab => \u0|cpu|cpu|ALT_INV_A_iw\(9),
	datac => \u0|cpu|cpu|ALT_INV_A_iw\(6),
	datad => \u0|cpu|cpu|ALT_INV_A_iw\(8),
	dataf => \u0|cpu|cpu|ALT_INV_A_ctrl_wrctl_inst~q\,
	combout => \u0|cpu|cpu|A_wrctl_status~combout\);

-- Location: LABCELL_X12_Y7_N54
\u0|cpu|cpu|W_status_reg_pie_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000110000001101010000010111110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_inst_result\(0),
	datab => \u0|cpu|cpu|ALT_INV_W_bstatus_reg_pie~DUPLICATE_q\,
	datac => \u0|cpu|cpu|ALT_INV_A_op_eret~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_estatus_reg_pie~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_iw\(14),
	dataf => \u0|cpu|cpu|ALT_INV_A_wrctl_status~combout\,
	combout => \u0|cpu|cpu|W_status_reg_pie_nxt~1_combout\);

-- Location: LABCELL_X12_Y7_N3
\u0|cpu|cpu|W_status_reg_pie_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111100000000001111110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_op_eret~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_wrctl_status~combout\,
	combout => \u0|cpu|cpu|W_status_reg_pie_nxt~0_combout\);

-- Location: LABCELL_X12_Y7_N0
\u0|cpu|cpu|W_status_reg_pie_nxt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000111111111000100011111111100010000111100000001000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_status_reg_pie_nxt~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_A_valid_from_M~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	datad => \u0|cpu|cpu|ALT_INV_W_status_reg_pie_nxt~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	combout => \u0|cpu|cpu|W_status_reg_pie_nxt~2_combout\);

-- Location: FF_X12_Y7_N2
\u0|cpu|cpu|W_status_reg_pie\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|W_status_reg_pie_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|W_status_reg_pie~q\);

-- Location: LABCELL_X11_Y7_N21
\u0|cpu|cpu|norm_intr_req~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_W_status_reg_pie~q\,
	datac => \u0|cpu|cpu|ALT_INV_W_ipending_reg_irq16~q\,
	dataf => \u0|cpu|cpu|ALT_INV_W_ipending_reg_irq1~q\,
	combout => \u0|cpu|cpu|norm_intr_req~0_combout\);

-- Location: FF_X11_Y7_N22
\u0|cpu|cpu|M_norm_intr_req\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|norm_intr_req~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_norm_intr_req~q\);

-- Location: LABCELL_X31_Y8_N51
\u0|cpu|cpu|D_ctrl_flush_pipe_always~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000011111001111000001111100000000000001100000000000000110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[16]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	combout => \u0|cpu|cpu|D_ctrl_flush_pipe_always~1_combout\);

-- Location: LABCELL_X29_Y6_N18
\u0|cpu|cpu|D_ctrl_flush_pipe_always~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000000010100000101000001010000010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(16),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(14),
	combout => \u0|cpu|cpu|D_ctrl_flush_pipe_always~0_combout\);

-- Location: LABCELL_X29_Y6_N48
\u0|cpu|cpu|D_ctrl_flush_pipe_always~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000001001100010000000100110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	datab => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_flush_pipe_always~2_combout\);

-- Location: LABCELL_X23_Y6_N12
\u0|cpu|cpu|D_ctrl_flush_pipe_always~3\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111011111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_unimp_trap~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_flush_pipe_always~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~8_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~1_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_illegal~0_combout\,
	combout => \u0|cpu|cpu|D_ctrl_flush_pipe_always~3_combout\);

-- Location: FF_X23_Y6_N13
\u0|cpu|cpu|E_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_flush_pipe_always~3_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_flush_pipe_always~q\);

-- Location: FF_X12_Y7_N7
\u0|cpu|cpu|M_ctrl_flush_pipe_always\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_ctrl_flush_pipe_always~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_flush_pipe_always~q\);

-- Location: LABCELL_X12_Y7_N18
\u0|cpu|cpu|A_pipe_flush_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110100001111000011010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_norm_intr_req~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_exc_any~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_exc_allowed~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_ctrl_flush_pipe_always~q\,
	dataf => \u0|cpu|cpu|ALT_INV_hbreak_req~2_combout\,
	combout => \u0|cpu|cpu|A_pipe_flush_nxt~0_combout\);

-- Location: FF_X12_Y7_N20
\u0|cpu|cpu|A_pipe_flush\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_pipe_flush_nxt~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_pipe_flush~q\);

-- Location: FF_X24_Y10_N28
\u0|cpu|cpu|M_valid_from_E\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_valid~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_valid_from_E~q\);

-- Location: LABCELL_X12_Y7_N48
\u0|cpu|cpu|M_exc_allowed~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_A_pipe_flush~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_valid_from_E~q\,
	combout => \u0|cpu|cpu|M_exc_allowed~0_combout\);

-- Location: FF_X12_Y7_N50
\u0|cpu|cpu|A_exc_allowed\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_exc_allowed~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_exc_allowed~q\);

-- Location: FF_X12_Y7_N22
\u0|cpu|cpu|A_wr_dst_reg_from_M\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_wr_dst_reg~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_wr_dst_reg_from_M~q\);

-- Location: LABCELL_X11_Y7_N12
\u0|cpu|cpu|A_wr_dst_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000011111111110000001111111111000000111111111100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_A_exc_allowed~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_exc_any~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_wr_dst_reg_from_M~q\,
	combout => \u0|cpu|cpu|A_wr_dst_reg~0_combout\);

-- Location: LABCELL_X12_Y9_N15
\u0|cpu|cpu|D_src2[4]~38\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001110000110000001111000001000000011100001100000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[4]~17_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datac => \u0|cpu|cpu|ALT_INV_E_src2[0]~2_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(10),
	datae => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	combout => \u0|cpu|cpu|D_src2[4]~38_combout\);

-- Location: LABCELL_X12_Y9_N54
\u0|cpu|cpu|D_src2[4]~37\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110111000000000011011100000000111100110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_src2_choose_imm~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~3_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2[4]~38_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_alu_result\(4),
	dataf => \u0|cpu|cpu|ALT_INV_D_src2_reg[2]~4_combout\,
	combout => \u0|cpu|cpu|D_src2[4]~37_combout\);

-- Location: FF_X12_Y9_N55
\u0|cpu|cpu|E_src2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2[4]~37_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2\(4));

-- Location: FF_X17_Y8_N16
\u0|cpu|cpu|M_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~9_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(4));

-- Location: FF_X13_Y8_N40
\u0|cpu|cpu|A_mem_baddr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(4),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(4));

-- Location: LABCELL_X9_Y6_N12
\u0|mm_interconnect_0|router|always1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|router|always1~0_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( \u0|cpu|cpu|A_mem_baddr\(5) & ( (\u0|cpu|cpu|A_mem_baddr\(4) & (!\u0|cpu|cpu|A_mem_baddr\(3) & 
-- (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\ & \u0|mm_interconnect_0|router|Equal2~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	datab => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datac => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	combout => \u0|mm_interconnect_0|router|always1~0_combout\);

-- Location: LABCELL_X9_Y5_N51
\u0|mm_interconnect_0|cmd_demux|sink_ready~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\ = ( !\u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|mem_used\(1) & ( \u0|cpu|cpu|clr_break_line~q\ & ( (\u0|mm_interconnect_0|router|always1~0_combout\ & 
-- (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(1) & (!\u0|mm_interconnect_0|sysid_control_slave_translator|wait_latency_counter\(0) $ (!\u0|cpu|cpu|d_write~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100010000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router|ALT_INV_always1~0_combout\,
	datab => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(1),
	datac => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_wait_latency_counter\(0),
	datad => \u0|cpu|cpu|ALT_INV_d_write~DUPLICATE_q\,
	datae => \u0|mm_interconnect_0|sysid_control_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|cpu|cpu|ALT_INV_clr_break_line~q\,
	combout => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\);

-- Location: FF_X9_Y5_N50
\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_demux|sink_ready~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0));

-- Location: LABCELL_X9_Y5_N0
\u0|mm_interconnect_0|rsp_mux|WideOr1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\ = ( !\u0|mm_interconnect_0|sys_clk_timer_s1_translator|read_latency_shift_reg\(0) & ( (!\u0|mm_interconnect_0|sysid_control_slave_translator|read_latency_shift_reg\(0) & 
-- (!\u0|mm_interconnect_0|led_pio_s1_translator|read_latency_shift_reg\(0) & !\u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|read_latency_shift_reg\(0))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000000000000101000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|sysid_control_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|led_pio_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	datad => \u0|mm_interconnect_0|jtag_uart_avalon_jtag_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|sys_clk_timer_s1_translator|ALT_INV_read_latency_shift_reg\(0),
	combout => \u0|mm_interconnect_0|rsp_mux|WideOr1~0_combout\);

-- Location: MLABCELL_X8_Y9_N54
\u0|cpu|cpu|av_ld_data_transfer~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110000000000000010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_d_read~q\,
	datac => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~1_combout\,
	datad => \u0|mm_interconnect_0|rsp_mux|ALT_INV_src_payload~0_combout\,
	datae => \u0|mm_interconnect_0|rsp_mux|ALT_INV_WideOr1~1_combout\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_av_readdatavalid~0_combout\,
	combout => \u0|cpu|cpu|av_ld_data_transfer~0_combout\);

-- Location: FF_X8_Y9_N55
\u0|cpu|cpu|av_ld_aligning_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|av_ld_data_transfer~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|av_ld_aligning_data~q\);

-- Location: FF_X8_Y9_N37
\u0|cpu|cpu|A_ctrl_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_ctrl_st~q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_ctrl_st~q\);

-- Location: LABCELL_X13_Y9_N39
\u0|cpu|cpu|E_ctrl_ld_st~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011111100111111001100110011001100111111001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_E_iw\(2),
	datac => \u0|cpu|cpu|ALT_INV_E_iw\(4),
	datae => \u0|cpu|cpu|ALT_INV_E_iw\(1),
	combout => \u0|cpu|cpu|E_ctrl_ld_st~0_combout\);

-- Location: FF_X13_Y9_N40
\u0|cpu|cpu|M_ctrl_ld_st\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|E_ctrl_ld_st~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sclr => \u0|cpu|cpu|ALT_INV_E_iw\(0),
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_ctrl_ld_st~q\);

-- Location: MLABCELL_X8_Y9_N39
\u0|cpu|cpu|M_data_master_start_stall\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_M_ctrl_ld_st~q\,
	datad => \u0|cpu|cpu|ALT_INV_M_valid~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_M_sel_data_master~q\,
	combout => \u0|cpu|cpu|M_data_master_start_stall~combout\);

-- Location: FF_X8_Y9_N41
\u0|cpu|cpu|A_data_master_started_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_data_master_start_stall~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_data_master_started_stall~q\);

-- Location: MLABCELL_X8_Y9_N36
\u0|cpu|cpu|A_mem_stall_nxt~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000110101111111110011010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_av_ld_data_transfer~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_av_ld_aligning_data~q\,
	datac => \u0|cpu|cpu|ALT_INV_A_ctrl_ld32~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_st~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_data_master_started_stall~q\,
	combout => \u0|cpu|cpu|A_mem_stall_nxt~0_combout\);

-- Location: MLABCELL_X8_Y9_N15
\u0|cpu|cpu|A_mem_stall_nxt~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_sel_data_master~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_valid~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_M_ctrl_ld_st~q\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_stall~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	combout => \u0|cpu|cpu|A_mem_stall_nxt~1_combout\);

-- Location: MLABCELL_X8_Y9_N42
\u0|cpu|cpu|A_mem_stall_nxt~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101011111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_stall_nxt~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_d_read_nxt~0_combout\,
	datac => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_av_waitrequest~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_ctrl_st~q\,
	datae => \u0|cpu|cpu|ALT_INV_A_mem_stall~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_stall_nxt~1_combout\,
	combout => \u0|cpu|cpu|A_mem_stall_nxt~2_combout\);

-- Location: FF_X8_Y9_N43
\u0|cpu|cpu|A_mem_stall\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|A_mem_stall_nxt~2_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_stall~q\);

-- Location: MLABCELL_X8_Y6_N21
\u0|cpu|cpu|A_stall\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|cpu|cpu|ALT_INV_A_mem_stall~q\,
	dataf => \u0|cpu|cpu|ALT_INV_A_shift_rot_stall~q\,
	combout => \u0|cpu|cpu|A_stall~combout\);

-- Location: FF_X12_Y11_N40
\u0|cpu|cpu|M_sel_data_master\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|M_sel_data_master~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_sel_data_master~q\);

-- Location: MLABCELL_X8_Y9_N12
\u0|cpu|cpu|d_read_nxt\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000000000000000111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_M_sel_data_master~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_valid~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_stall~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_ctrl_ld~q\,
	dataf => \u0|cpu|cpu|ALT_INV_d_read_nxt~0_combout\,
	combout => \u0|cpu|cpu|d_read_nxt~combout\);

-- Location: FF_X8_Y9_N14
\u0|cpu|cpu|d_read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|d_read_nxt~combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|d_read~q\);

-- Location: MLABCELL_X8_Y9_N27
\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ = ( !\u0|cpu|cpu|d_write~q\ & ( \u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ ) ) # ( !\u0|cpu|cpu|d_write~q\ & ( 
-- !\u0|mm_interconnect_0|cpu_data_master_translator|read_accepted~q\ & ( !\u0|cpu|cpu|d_read~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|ALT_INV_d_read~q\,
	datae => \u0|cpu|cpu|ALT_INV_d_write~q\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_read_accepted~q\,
	combout => \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\);

-- Location: LABCELL_X7_Y8_N51
\u0|mm_interconnect_0|cmd_demux|src2_valid~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ = ( \u0|mm_interconnect_0|router|Equal1~0_combout\ & ( !\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\);

-- Location: LABCELL_X9_Y8_N21
\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ = (\u0|mm_interconnect_0|router_001|Equal1~0_combout\ & (\u0|cpu|cpu|i_read~q\ & ((!\u0|mm_interconnect_0|cpu_instruction_master_limiter|has_pending_responses~q\) # 
-- (\u0|mm_interconnect_0|cpu_instruction_master_limiter|last_channel\(0)))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010001000100000001000100010000000100010001000000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|router_001|ALT_INV_Equal1~0_combout\,
	datab => \u0|cpu|cpu|ALT_INV_i_read~q\,
	datac => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_has_pending_responses~q\,
	datad => \u0|mm_interconnect_0|cpu_instruction_master_limiter|ALT_INV_last_channel\(0),
	combout => \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\);

-- Location: LABCELL_X4_Y4_N45
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\ 
-- & ((\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( 
-- (!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ & ((\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\)))) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- (((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ 
-- & (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ & ((\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\)))) # (\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ & 
-- (((\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|write~0_combout\)))) ) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0) & ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( 
-- (!\u0|mm_interconnect_0|cmd_mux_002|packet_in_progress~q\ & ((\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\) # (\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010100011001100000011101000110000001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_packet_in_progress~q\,
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_write~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\);

-- Location: FF_X4_Y4_N58
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1));

-- Location: LABCELL_X4_Y4_N12
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ = ( \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ( \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1) ) ) # ( \u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & ( 
-- !\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1) & ( (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0) & !\u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101000001010000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~1_combout\,
	datae => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(1),
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\);

-- Location: LABCELL_X4_Y4_N54
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\ = ( !\u0|mm_interconnect_0|cmd_mux_002|arb|grant[1]~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_grant[1]~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\);

-- Location: FF_X4_Y4_N56
\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0));

-- Location: LABCELL_X4_Y4_N57
\u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\ = ( \u0|mm_interconnect_0|cmd_demux|src2_valid~1_combout\ & ( (!\u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(0)) # ((!\u0|mm_interconnect_0|cmd_demux_001|src0_valid~0_combout\ & 
-- \u0|mm_interconnect_0|cmd_mux_002|arb|top_priority_reg\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010101010111110101010101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(0),
	datac => \u0|mm_interconnect_0|cmd_demux_001|ALT_INV_src0_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|arb|ALT_INV_top_priority_reg\(1),
	dataf => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~1_combout\,
	combout => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\);

-- Location: FF_X4_Y4_N47
\u0|mm_interconnect_0|cmd_mux_002|saved_grant[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cmd_mux_002|arb|grant[0]~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cmd_mux_002|update_grant~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0));

-- Location: LABCELL_X7_Y8_N3
\u0|mm_interconnect_0|cmd_mux_002|src_data[41]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_mux_002|src_data\(41) = ( \u0|cpu|cpu|A_mem_baddr\(5) & ( ((\u0|cpu|cpu|ic_fill_line\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1))) # (\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0)) ) ) # ( 
-- !\u0|cpu|cpu|A_mem_baddr\(5) & ( (\u0|cpu|cpu|ic_fill_line\(0) & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100110011001111110011001100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datac => \u0|cpu|cpu|ALT_INV_ic_fill_line\(0),
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	combout => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41));

-- Location: FF_X7_Y8_N4
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cmd_mux_002|src_data\(41),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|address\(3));

-- Location: MLABCELL_X6_Y7_N42
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(3),
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(2),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_ociram_wr_en~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(0),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(1),
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\);

-- Location: FF_X6_Y5_N32
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable[0]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|take_action_oci_intr_mask_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_ienable\(0));

-- Location: MLABCELL_X6_Y5_N33
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_ienable\(0),
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal1~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|oci_reg_readdata~0_combout\);

-- Location: MLABCELL_X6_Y5_N0
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_oci_reg_readdata~0_combout\,
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_avalon_reg|ALT_INV_Equal0~1_combout\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_oci_debug|ALT_INV_monitor_error~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~0_combout\);

-- Location: FF_X6_Y5_N1
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata~0_combout\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|niosII_microprocessor_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated|q_a\(0),
	sload => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(0));

-- Location: FF_X8_Y7_N58
\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|readdata\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(0));

-- Location: MLABCELL_X8_Y7_N30
\u0|mm_interconnect_0|rsp_mux_001|src_data[0]\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_mux_001|src_data\(0) = ( \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( ((\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(0) & \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|av_readdata_pre\(0)) ) ) # ( !\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & ( (\u0|onchip_mem|the_altsyncram|auto_generated|q_a\(0) & 
-- \u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001101010111010101110101011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_av_readdata_pre\(0),
	datab => \u0|onchip_mem|the_altsyncram|auto_generated|ALT_INV_q_a\(0),
	datac => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	dataf => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	combout => \u0|mm_interconnect_0|rsp_mux_001|src_data\(0));

-- Location: FF_X8_Y7_N31
\u0|cpu|cpu|i_readdata_d1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|rsp_mux_001|src_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdata_d1\(0));

-- Location: LABCELL_X29_Y10_N0
\u0|cpu|cpu|F_ctrl_b_is_dst~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100111111111111111110001100110011000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(5),
	datab => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(1),
	datac => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(3),
	datad => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(4),
	datae => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|ALT_INV_q_b\(2),
	combout => \u0|cpu|cpu|F_ctrl_b_is_dst~0_combout\);

-- Location: FF_X29_Y10_N1
\u0|cpu|cpu|D_ctrl_b_is_dst\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|F_ctrl_b_is_dst~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_ctrl_b_is_dst~q\);

-- Location: LABCELL_X24_Y10_N51
\u0|cpu|cpu|D_data_depend~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001011110010111100101111001011110010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	datab => \u0|cpu|cpu|ALT_INV_M_regnum_b_cmp_D~q\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_a_not_src~q\,
	dataf => \u0|cpu|cpu|ALT_INV_M_regnum_a_cmp_D~q\,
	combout => \u0|cpu|cpu|D_data_depend~1_combout\);

-- Location: LABCELL_X24_Y10_N54
\u0|cpu|cpu|F_stall~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000000000111100110000000011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_data_depend~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_D_data_depend~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_A_stall~combout\,
	datad => \u0|cpu|cpu|ALT_INV_M_pipe_flush~q\,
	datae => \u0|cpu|cpu|ALT_INV_M_ctrl_late_result~q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_issue~q\,
	combout => \u0|cpu|cpu|F_stall~0_combout\);

-- Location: FF_X28_Y6_N7
\u0|cpu|cpu|D_iw[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(1),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(1));

-- Location: MLABCELL_X28_Y6_N12
\u0|cpu|cpu|D_ctrl_alu_force_xor~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000100000011000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|D_ctrl_alu_force_xor~2_combout\);

-- Location: LABCELL_X29_Y6_N36
\u0|cpu|cpu|D_ctrl_alu_subtract~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010001000000000001000100010001000001000101000100000100010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(12),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(11),
	datad => \u0|cpu|cpu|ALT_INV_D_iw[14]~DUPLICATE_q\,
	dataf => \u0|cpu|cpu|ALT_INV_D_iw[15]~DUPLICATE_q\,
	combout => \u0|cpu|cpu|D_ctrl_alu_subtract~0_combout\);

-- Location: MLABCELL_X28_Y6_N15
\u0|cpu|cpu|D_ctrl_alu_subtract~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000100000000001000010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(1),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(4),
	datac => \u0|cpu|cpu|ALT_INV_D_iw[2]~DUPLICATE_q\,
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(3),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(0),
	combout => \u0|cpu|cpu|D_ctrl_alu_subtract~2_combout\);

-- Location: MLABCELL_X28_Y6_N3
\u0|cpu|cpu|D_ctrl_alu_subtract~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100111111001100110011001111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_force_xor~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_subtract~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_Equal96~0_combout\,
	datae => \u0|cpu|cpu|ALT_INV_D_iw\(13),
	dataf => \u0|cpu|cpu|ALT_INV_D_ctrl_alu_subtract~2_combout\,
	combout => \u0|cpu|cpu|D_ctrl_alu_subtract~1_combout\);

-- Location: FF_X28_Y6_N4
\u0|cpu|cpu|E_ctrl_alu_subtract\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_ctrl_alu_subtract~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_ctrl_alu_subtract~q\);

-- Location: FF_X17_Y8_N19
\u0|cpu|cpu|M_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|Add9~13_sumout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_mem_baddr\(5));

-- Location: FF_X12_Y8_N55
\u0|cpu|cpu|A_mem_baddr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_mem_baddr\(5),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_mem_baddr\(5));

-- Location: LABCELL_X9_Y6_N36
\u0|mm_interconnect_0|cmd_demux|src2_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ = ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( \u0|cpu|cpu|A_mem_baddr\(4) & ( (\u0|mm_interconnect_0|router|Equal2~1_combout\ & ((!\u0|cpu|cpu|A_mem_baddr\(5)) # ((\u0|cpu|cpu|A_mem_baddr\(3)) 
-- # (\u0|mm_interconnect_0|cpu_data_master_translator|uav_read~0_combout\)))) ) ) ) # ( \u0|mm_interconnect_0|router|Equal2~0_combout\ & ( !\u0|cpu|cpu|A_mem_baddr\(4) & ( \u0|mm_interconnect_0|router|Equal2~1_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000010001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(5),
	datab => \u0|mm_interconnect_0|router|ALT_INV_Equal2~1_combout\,
	datac => \u0|mm_interconnect_0|cpu_data_master_translator|ALT_INV_uav_read~0_combout\,
	datad => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(3),
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal2~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_A_mem_baddr\(4),
	combout => \u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\);

-- Location: LABCELL_X7_Y8_N6
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\ = ( \u0|mm_interconnect_0|router|Equal1~0_combout\ & ( \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\) ) ) ) # ( !\u0|mm_interconnect_0|router|Equal1~0_combout\ & ( \u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ 
-- & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\) ) ) ) # ( \u0|mm_interconnect_0|router|Equal1~0_combout\ & ( 
-- !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & (((!\u0|mm_interconnect_0|cmd_demux|src2_valid~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(0))) # 
-- (\u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\))) ) ) ) # ( !\u0|mm_interconnect_0|router|Equal1~0_combout\ & ( !\u0|mm_interconnect_0|cpu_data_master_agent|cp_valid~combout\ & ( 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~0_combout\ & \u0|mm_interconnect_0|cmd_mux_002|src_valid~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110010001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|cmd_demux|ALT_INV_src2_valid~0_combout\,
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem~0_combout\,
	datac => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_src_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(0),
	datae => \u0|mm_interconnect_0|router|ALT_INV_Equal1~0_combout\,
	dataf => \u0|mm_interconnect_0|cpu_data_master_agent|ALT_INV_cp_valid~combout\,
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\);

-- Location: MLABCELL_X6_Y9_N51
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010111110000010101011111000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_read~q\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|ALT_INV_rf_source_valid~0_combout\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~0_combout\);

-- Location: FF_X6_Y9_N53
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|read~q\);

-- Location: MLABCELL_X6_Y8_N12
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_address\(8),
	datae => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_jtag_ram_access~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~0_combout\);

-- Location: MLABCELL_X6_Y9_N48
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_read~q\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\);

-- Location: FF_X6_Y9_N49
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready~q\);

-- Location: MLABCELL_X6_Y9_N27
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111101110111111111110111011111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_read~q\,
	datab => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_avalon_ociram_readdata_ready~q\,
	datac => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~0_combout\,
	datad => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	dataf => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|ALT_INV_write~q\,
	combout => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~1_combout\);

-- Location: FF_X6_Y9_N29
\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\);

-- Location: MLABCELL_X6_Y9_N30
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0) & 
-- (((!\u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|waitrequest~q\ & \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|rf_source_valid~0_combout\)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1)))) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(0) & ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001000110011000000100011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|the_niosII_microprocessor_cpu_cpu_nios2_oci|the_niosII_microprocessor_cpu_cpu_nios2_ocimem|ALT_INV_waitrequest~q\,
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent|ALT_INV_rf_source_valid~0_combout\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(0),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\);

-- Location: FF_X6_Y9_N32
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1));

-- Location: FF_X6_Y9_N5
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\);

-- Location: MLABCELL_X6_Y9_N3
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout\ = ( \u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (!\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1)) # 
-- (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\) ) ) # ( !\u0|mm_interconnect_0|cmd_mux_002|saved_grant\(1) & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used\(1) & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[1][74]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001111001100111111111100110011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem_used\(1),
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[1][74]~q\,
	dataf => \u0|mm_interconnect_0|cmd_mux_002|ALT_INV_saved_grant\(1),
	combout => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout\);

-- Location: FF_X6_Y9_N37
\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem~1_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem_used[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\);

-- Location: LABCELL_X7_Y9_N6
\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][56]~q\ & ( (\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][74]~q\ & 
-- \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|read_latency_shift_reg\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][74]~q\,
	datad => \u0|mm_interconnect_0|cpu_debug_mem_slave_translator|ALT_INV_read_latency_shift_reg\(0),
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][56]~q\,
	combout => \u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\);

-- Location: LABCELL_X10_Y8_N24
\u0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\ = ( \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\ & ( (!\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\ & 
-- (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & !\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]~q\)) ) ) # ( !\u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|mem[0][55]~q\ & ( 
-- (!\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & (\u0|mm_interconnect_0|rsp_demux_002|src1_valid~0_combout\)) # (\u0|mm_interconnect_0|rsp_demux_003|src1_valid~0_combout\ & 
-- ((!\u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|mem[0][55]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111010001110100011101000111010000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|mm_interconnect_0|rsp_demux_002|ALT_INV_src1_valid~0_combout\,
	datab => \u0|mm_interconnect_0|rsp_demux_003|ALT_INV_src1_valid~0_combout\,
	datac => \u0|mm_interconnect_0|onchip_mem_s1_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	dataf => \u0|mm_interconnect_0|cpu_debug_mem_slave_agent_rsp_fifo|ALT_INV_mem[0][55]~q\,
	combout => \u0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\);

-- Location: FF_X10_Y8_N25
\u0|cpu|cpu|i_readdatavalid_d1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|mm_interconnect_0|cpu_instruction_master_agent|av_readdatavalid~0_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|i_readdatavalid_d1~q\);

-- Location: FF_X25_Y10_N23
\u0|cpu|cpu|D_iw[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_ic_data|the_altsyncram|auto_generated|q_b\(22),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|ALT_INV_F_stall~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|D_iw\(22));

-- Location: MLABCELL_X25_Y10_N18
\u0|cpu|cpu|Equal316~0\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_iw\(22),
	datab => \u0|cpu|cpu|ALT_INV_D_iw\(24),
	datac => \u0|cpu|cpu|ALT_INV_D_iw\(23),
	datad => \u0|cpu|cpu|ALT_INV_D_iw\(26),
	dataf => \u0|cpu|cpu|ALT_INV_D_iw\(25),
	combout => \u0|cpu|cpu|Equal316~0_combout\);

-- Location: MLABCELL_X25_Y10_N51
\u0|cpu|cpu|D_src2_reg[0]~1\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010100000101000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_Equal316~0_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_ctrl_b_is_dst~q\,
	dataf => \u0|cpu|cpu|ALT_INV_E_regnum_b_cmp_D~q\,
	combout => \u0|cpu|cpu|D_src2_reg[0]~1_combout\);

-- Location: LABCELL_X24_Y6_N21
\u0|cpu|cpu|D_src2_reg[0]~2\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000001000001000000010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~1_combout\,
	datab => \u0|cpu|cpu|ALT_INV_Add9~61_sumout\,
	datac => \u0|cpu|cpu|ALT_INV_E_ctrl_cmp~q\,
	datad => \u0|cpu|cpu|ALT_INV_E_br_result~1_combout\,
	datae => \u0|cpu|cpu|ALT_INV_E_br_result~0_combout\,
	dataf => \u0|cpu|cpu|ALT_INV_E_alu_result[0]~1_combout\,
	combout => \u0|cpu|cpu|D_src2_reg[0]~2_combout\);

-- Location: MLABCELL_X21_Y9_N33
\u0|cpu|cpu|D_src2_reg[0]~10\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101011111111111110101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~2_combout\,
	datac => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~5_combout\,
	datad => \u0|cpu|cpu|ALT_INV_D_src2_reg[0]~9_combout\,
	dataf => \u0|cpu|cpu|niosII_microprocessor_cpu_cpu_register_bank_b|the_altsyncram|auto_generated|ALT_INV_q_b\(0),
	combout => \u0|cpu|cpu|D_src2_reg[0]~10_combout\);

-- Location: FF_X21_Y9_N34
\u0|cpu|cpu|E_src2_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|cpu|cpu|D_src2_reg[0]~10_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|E_src2_reg\(0));

-- Location: FF_X21_Y9_N5
\u0|cpu|cpu|M_st_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|E_src2_reg\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|M_st_data\(0));

-- Location: FF_X21_Y9_N1
\u0|cpu|cpu|A_st_data[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|M_st_data\(0),
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|cpu|cpu|A_stall~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\);

-- Location: FF_X15_Y4_N49
\u0|led_pio|data_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|cpu|cpu|A_st_data[0]~DUPLICATE_q\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	sload => VCC,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out\(0));

-- Location: FF_X11_Y4_N37
\u0|led_pio|data_out[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|led_pio|data_out[4]~feeder_combout\,
	clrn => \u0|rst_controller|ALT_INV_r_sync_rst~q\,
	ena => \u0|led_pio|always0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|led_pio|data_out[4]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y21_N0
\auto_hub|~GND\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;

-- Location: LABCELL_X2_Y2_N42
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LABCELL_X2_Y2_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cyclonev_lcell_comb
-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|ALT_INV_state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: MLABCELL_X34_Y76_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;
END structure;


