Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Fri Sep  5 17:06:36 2025
| Host         : Solstice running 64-bit Arch Linux
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file alu32_timing_summary_routed.rpt -pb alu32_timing_summary_routed.pb -rpx alu32_timing_summary_routed.rpx -warn_on_violation
| Design       : alu32
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 OP[1]
                            (input port)
  Destination:            Y[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.428ns  (logic 3.802ns (24.645%)  route 11.626ns (75.355%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  OP[1] (IN)
                         net (fo=0)                   0.000     0.000    OP[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  OP_IBUF[1]_inst/O
                         net (fo=95, routed)          5.965     6.905    OP_IBUF[1]
    SLICE_X3Y39          LUT6 (Prop_lut6_I2_O)        0.124     7.029 r  Y_OBUF[29]_inst_i_2/O
                         net (fo=1, routed)           1.212     8.241    Y_OBUF[29]_inst_i_2_n_0
    SLICE_X4Y50          LUT6 (Prop_lut6_I0_O)        0.124     8.365 r  Y_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.449    12.814    Y_OBUF[29]
    L1                   OBUF (Prop_obuf_I_O)         2.614    15.428 r  Y_OBUF[29]_inst/O
                         net (fo=0)                   0.000    15.428    Y[29]
    L1                                                                r  Y[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Y[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.898ns  (logic 4.040ns (27.121%)  route 10.857ns (72.879%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  A_IBUF[4]_inst/O
                         net (fo=9, routed)           3.574     4.519    A_IBUF[4]
    SLICE_X2Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.643 r  Y_OBUF[31]_inst_i_9/O
                         net (fo=4, routed)           1.169     5.812    Y_OBUF[31]_inst_i_9_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I1_O)        0.124     5.936 r  Y_OBUF[31]_inst_i_5/O
                         net (fo=2, routed)           0.585     6.521    Y_OBUF[31]_inst_i_5_n_0
    SLICE_X6Y44          LUT5 (Prop_lut5_I2_O)        0.124     6.645 r  Y_OBUF[31]_inst_i_2/O
                         net (fo=1, routed)           0.951     7.596    Y_OBUF[31]_inst_i_2_n_0
    SLICE_X7Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.720 r  Y_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.578    12.298    Y_OBUF[31]
    K2                   OBUF (Prop_obuf_I_O)         2.600    14.898 r  Y_OBUF[31]_inst/O
                         net (fo=0)                   0.000    14.898    Y[31]
    K2                                                                r  Y[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Y[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.763ns  (logic 4.037ns (27.345%)  route 10.726ns (72.655%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  A_IBUF[4]_inst/O
                         net (fo=9, routed)           3.703     4.648    A_IBUF[4]
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.772 r  Y_OBUF[30]_inst_i_10/O
                         net (fo=4, routed)           1.253     6.025    Y_OBUF[30]_inst_i_10_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I2_O)        0.124     6.149 r  Y_OBUF[26]_inst_i_6/O
                         net (fo=2, routed)           0.664     6.813    Y_OBUF[26]_inst_i_6_n_0
    SLICE_X6Y44          LUT6 (Prop_lut6_I3_O)        0.124     6.937 r  Y_OBUF[26]_inst_i_2/O
                         net (fo=1, routed)           0.806     7.743    Y_OBUF[26]_inst_i_2_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.867 r  Y_OBUF[26]_inst_i_1/O
                         net (fo=1, routed)           4.300    12.167    Y_OBUF[26]
    L3                   OBUF (Prop_obuf_I_O)         2.596    14.763 r  Y_OBUF[26]_inst/O
                         net (fo=0)                   0.000    14.763    Y[26]
    L3                                                                r  Y[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.684ns  (logic 4.025ns (27.409%)  route 10.659ns (72.591%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  B_IBUF[0]_inst/O
                         net (fo=85, routed)          2.741     3.667    B_IBUF[0]
    SLICE_X2Y42          LUT6 (Prop_lut6_I4_O)        0.124     3.791 r  Y_OBUF[27]_inst_i_9/O
                         net (fo=7, routed)           1.196     4.987    Y_OBUF[27]_inst_i_9_n_0
    SLICE_X4Y45          LUT6 (Prop_lut6_I0_O)        0.124     5.111 r  Y_OBUF[27]_inst_i_8/O
                         net (fo=2, routed)           0.846     5.956    Y_OBUF[27]_inst_i_8_n_0
    SLICE_X4Y45          LUT3 (Prop_lut3_I1_O)        0.124     6.080 r  Y_OBUF[27]_inst_i_3/O
                         net (fo=1, routed)           1.329     7.409    Y_OBUF[27]_inst_i_3_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.124     7.533 r  Y_OBUF[27]_inst_i_1/O
                         net (fo=1, routed)           4.548    12.081    Y_OBUF[27]
    K3                   OBUF (Prop_obuf_I_O)         2.603    14.684 r  Y_OBUF[27]_inst/O
                         net (fo=0)                   0.000    14.684    Y[27]
    K3                                                                r  Y[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[4]
                            (input port)
  Destination:            Y[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.631ns  (logic 4.050ns (27.679%)  route 10.581ns (72.321%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  A[4] (IN)
                         net (fo=0)                   0.000     0.000    A[4]
    U15                  IBUF (Prop_ibuf_I_O)         0.945     0.945 r  A_IBUF[4]_inst/O
                         net (fo=9, routed)           3.703     4.648    A_IBUF[4]
    SLICE_X2Y42          LUT6 (Prop_lut6_I1_O)        0.124     4.772 r  Y_OBUF[30]_inst_i_10/O
                         net (fo=4, routed)           0.832     5.603    Y_OBUF[30]_inst_i_10_n_0
    SLICE_X3Y43          LUT6 (Prop_lut6_I1_O)        0.124     5.727 r  Y_OBUF[30]_inst_i_6/O
                         net (fo=2, routed)           0.814     6.541    Y_OBUF[30]_inst_i_6_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I3_O)        0.124     6.665 r  Y_OBUF[30]_inst_i_2/O
                         net (fo=1, routed)           0.802     7.467    Y_OBUF[30]_inst_i_2_n_0
    SLICE_X6Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.591 r  Y_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.431    12.022    Y_OBUF[30]
    L2                   OBUF (Prop_obuf_I_O)         2.609    14.631 r  Y_OBUF[30]_inst/O
                         net (fo=0)                   0.000    14.631    Y[30]
    L2                                                                r  Y[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.528ns  (logic 4.248ns (29.240%)  route 10.280ns (70.760%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.925     0.925 r  B_IBUF[0]_inst/O
                         net (fo=85, routed)          3.020     3.946    B_IBUF[0]
    SLICE_X4Y43          LUT6 (Prop_lut6_I4_O)        0.124     4.070 r  Y_OBUF[28]_inst_i_8/O
                         net (fo=9, routed)           1.158     5.228    Y_OBUF[28]_inst_i_8_n_0
    SLICE_X3Y41          LUT4 (Prop_lut4_I3_O)        0.152     5.380 r  Y_OBUF[28]_inst_i_5/O
                         net (fo=2, routed)           0.581     5.961    Y_OBUF[28]_inst_i_5_n_0
    SLICE_X4Y42          LUT6 (Prop_lut6_I1_O)        0.326     6.287 r  Y_OBUF[28]_inst_i_2/O
                         net (fo=1, routed)           1.097     7.384    Y_OBUF[28]_inst_i_2_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     7.508 r  Y_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.423    11.931    Y_OBUF[28]
    J3                   OBUF (Prop_obuf_I_O)         2.596    14.528 r  Y_OBUF[28]_inst/O
                         net (fo=0)                   0.000    14.528    Y[28]
    J3                                                                r  Y[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.459ns  (logic 3.808ns (26.334%)  route 10.651ns (73.666%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  OP_IBUF[0]_inst/O
                         net (fo=64, routed)          5.618     6.555    OP_IBUF[0]
    SLICE_X0Y39          LUT5 (Prop_lut5_I3_O)        0.124     6.679 r  Y_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           1.143     7.823    Y_OBUF[6]_inst_i_4_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I5_O)        0.124     7.947 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.891    11.837    Y_OBUF[6]
    W6                   OBUF (Prop_obuf_I_O)         2.622    14.459 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.459    Y[6]
    W6                                                                r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[1]
                            (input port)
  Destination:            Y[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 3.793ns (26.236%)  route 10.664ns (73.764%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 f  OP[1] (IN)
                         net (fo=0)                   0.000     0.000    OP[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 f  OP_IBUF[1]_inst/O
                         net (fo=95, routed)          5.064     6.004    OP_IBUF[1]
    SLICE_X4Y38          LUT6 (Prop_lut6_I5_O)        0.124     6.128 r  Y_OBUF[25]_inst_i_3/O
                         net (fo=1, routed)           1.205     7.332    Y_OBUF[25]_inst_i_3_n_0
    SLICE_X6Y45          LUT6 (Prop_lut6_I2_O)        0.124     7.456 r  Y_OBUF[25]_inst_i_1/O
                         net (fo=1, routed)           4.396    11.852    Y_OBUF[25]
    M3                   OBUF (Prop_obuf_I_O)         2.605    14.457 r  Y_OBUF[25]_inst/O
                         net (fo=0)                   0.000    14.457    Y[25]
    M3                                                                r  Y[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[1]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.440ns  (logic 3.801ns (26.321%)  route 10.639ns (73.679%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N1                                                0.000     0.000 r  OP[1] (IN)
                         net (fo=0)                   0.000     0.000    OP[1]
    N1                   IBUF (Prop_ibuf_I_O)         0.940     0.940 r  OP_IBUF[1]_inst/O
                         net (fo=95, routed)          5.518     6.458    OP_IBUF[1]
    SLICE_X3Y42          LUT5 (Prop_lut5_I2_O)        0.124     6.582 r  Y_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.030     7.612    Y_OBUF[3]_inst_i_2_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.736 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.091    11.827    Y_OBUF[3]
    U5                   OBUF (Prop_obuf_I_O)         2.613    14.440 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.440    Y[3]
    U5                                                                r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OP[0]
                            (input port)
  Destination:            Y[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.296ns  (logic 3.810ns (26.650%)  route 10.486ns (73.350%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N3                                                0.000     0.000 r  OP[0] (IN)
                         net (fo=0)                   0.000     0.000    OP[0]
    N3                   IBUF (Prop_ibuf_I_O)         0.938     0.938 r  OP_IBUF[0]_inst/O
                         net (fo=64, routed)          5.667     6.604    OP_IBUF[0]
    SLICE_X4Y36          LUT5 (Prop_lut5_I3_O)        0.124     6.728 r  Y_OBUF[1]_inst_i_4/O
                         net (fo=1, routed)           0.667     7.395    Y_OBUF[1]_inst_i_4_n_0
    SLICE_X4Y36          LUT6 (Prop_lut6_I5_O)        0.124     7.519 r  Y_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.153    11.672    Y_OBUF[1]
    U7                   OBUF (Prop_obuf_I_O)         2.624    14.296 r  Y_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.296    Y[1]
    U7                                                                r  Y[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[14]
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.248ns  (logic 1.408ns (43.343%)  route 1.840ns (56.657%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G18                                               0.000     0.000 r  B[14] (IN)
                         net (fo=0)                   0.000     0.000    B[14]
    G18                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  B_IBUF[14]_inst/O
                         net (fo=1, routed)           0.416     0.598    B_IBUF[14]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.643 r  Y_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.154     0.797    Y_OBUF[14]_inst_i_4_n_0
    SLICE_X5Y42          LUT6 (Prop_lut6_I5_O)        0.045     0.842 r  Y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.271     2.113    Y_OBUF[14]
    W3                   OBUF (Prop_obuf_I_O)         1.135     3.248 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.248    Y[14]
    W3                                                                r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[4]
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.291ns  (logic 1.415ns (43.004%)  route 1.876ns (56.996%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J17                                               0.000     0.000 r  B[4] (IN)
                         net (fo=0)                   0.000     0.000    B[4]
    J17                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  B_IBUF[4]_inst/O
                         net (fo=64, routed)          0.757     0.937    B_IBUF[4]
    SLICE_X4Y40          LUT5 (Prop_lut5_I4_O)        0.045     0.982 r  Y_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.149     1.131    Y_OBUF[4]_inst_i_2_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.176 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.970     2.146    Y_OBUF[4]
    V8                   OBUF (Prop_obuf_I_O)         1.145     3.291 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.291    Y[4]
    V8                                                                r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[13]
                            (input port)
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.315ns  (logic 1.385ns (41.776%)  route 1.930ns (58.224%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F18                                               0.000     0.000 r  B[13] (IN)
                         net (fo=0)                   0.000     0.000    B[13]
    F18                  IBUF (Prop_ibuf_I_O)         0.181     0.181 r  B_IBUF[13]_inst/O
                         net (fo=1, routed)           0.478     0.659    B_IBUF[13]
    SLICE_X0Y39          LUT5 (Prop_lut5_I0_O)        0.045     0.704 r  Y_OBUF[13]_inst_i_4/O
                         net (fo=1, routed)           0.109     0.813    Y_OBUF[13]_inst_i_4_n_0
    SLICE_X5Y39          LUT6 (Prop_lut6_I5_O)        0.045     0.858 r  Y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.343     2.201    Y_OBUF[13]
    U3                   OBUF (Prop_obuf_I_O)         1.114     3.315 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.315    Y[13]
    U3                                                                r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[5]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.323ns  (logic 1.418ns (42.668%)  route 1.905ns (57.332%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J19                                               0.000     0.000 r  B[5] (IN)
                         net (fo=0)                   0.000     0.000    B[5]
    J19                  IBUF (Prop_ibuf_I_O)         0.183     0.183 r  B_IBUF[5]_inst/O
                         net (fo=1, routed)           0.336     0.519    B_IBUF[5]
    SLICE_X2Y37          LUT5 (Prop_lut5_I0_O)        0.045     0.564 r  Y_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.108     0.672    Y_OBUF[5]_inst_i_4_n_0
    SLICE_X5Y37          LUT6 (Prop_lut6_I5_O)        0.045     0.717 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.462     2.178    Y_OBUF[5]
    U8                   OBUF (Prop_obuf_I_O)         1.145     3.323 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.323    Y[5]
    U8                                                                r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.357ns  (logic 1.352ns (40.289%)  route 2.004ns (59.711%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    N18                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  B_IBUF[0]_inst/O
                         net (fo=85, routed)          0.824     0.978    B_IBUF[0]
    SLICE_X6Y38          LUT5 (Prop_lut5_I0_O)        0.045     1.023 r  Y_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.052     1.075    Y_OBUF[0]_inst_i_3_n_0
    SLICE_X6Y38          LUT4 (Prop_lut4_I3_O)        0.045     1.120 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.129     2.249    Y_OBUF[0]
    V7                   OBUF (Prop_obuf_I_O)         1.108     3.357 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.357    Y[0]
    V7                                                                r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[12]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.371ns  (logic 1.397ns (41.452%)  route 1.973ns (58.548%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E18                                               0.000     0.000 r  B[12] (IN)
                         net (fo=0)                   0.000     0.000    B[12]
    E18                  IBUF (Prop_ibuf_I_O)         0.194     0.194 r  B_IBUF[12]_inst/O
                         net (fo=1, routed)           0.358     0.552    B_IBUF[12]
    SLICE_X1Y42          LUT5 (Prop_lut5_I0_O)        0.045     0.597 r  Y_OBUF[12]_inst_i_4/O
                         net (fo=1, routed)           0.237     0.834    Y_OBUF[12]_inst_i_4_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.879 r  Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.378     2.258    Y_OBUF[12]
    U2                   OBUF (Prop_obuf_I_O)         1.113     3.371 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.371    Y[12]
    U2                                                                r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[11]
                            (input port)
  Destination:            Y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.389ns  (logic 1.388ns (40.956%)  route 2.001ns (59.044%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E19                                               0.000     0.000 r  B[11] (IN)
                         net (fo=0)                   0.000     0.000    B[11]
    E19                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  B_IBUF[11]_inst/O
                         net (fo=1, routed)           0.335     0.524    B_IBUF[11]
    SLICE_X0Y43          LUT5 (Prop_lut5_I0_O)        0.045     0.569 r  Y_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           0.284     0.853    Y_OBUF[11]_inst_i_4_n_0
    SLICE_X4Y44          LUT6 (Prop_lut6_I5_O)        0.045     0.898 r  Y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.382     2.280    Y_OBUF[11]
    U4                   OBUF (Prop_obuf_I_O)         1.109     3.389 r  Y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.389    Y[11]
    U4                                                                r  Y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[31]
                            (input port)
  Destination:            Y[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.392ns  (logic 1.371ns (40.428%)  route 2.021ns (59.572%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N19                                               0.000     0.000 r  A[31] (IN)
                         net (fo=0)                   0.000     0.000    A[31]
    N19                  IBUF (Prop_ibuf_I_O)         0.162     0.162 r  A_IBUF[31]_inst/O
                         net (fo=44, routed)          0.584     0.746    A_IBUF[31]
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.791 r  Y_OBUF[17]_inst_i_2/O
                         net (fo=1, routed)           0.099     0.890    Y_OBUF[17]_inst_i_2_n_0
    SLICE_X4Y37          LUT6 (Prop_lut6_I0_O)        0.045     0.935 r  Y_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           1.338     2.272    Y_OBUF[17]
    V2                   OBUF (Prop_obuf_I_O)         1.119     3.392 r  Y_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.392    Y[17]
    V2                                                                r  Y[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[16]
                            (input port)
  Destination:            Y[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.418ns  (logic 1.412ns (41.306%)  route 2.006ns (58.694%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D18                                               0.000     0.000 r  B[16] (IN)
                         net (fo=0)                   0.000     0.000    B[16]
    D18                  IBUF (Prop_ibuf_I_O)         0.189     0.189 r  B_IBUF[16]_inst/O
                         net (fo=1, routed)           0.465     0.653    B_IBUF[16]
    SLICE_X0Y44          LUT5 (Prop_lut5_I0_O)        0.045     0.698 r  Y_OBUF[16]_inst_i_4/O
                         net (fo=1, routed)           0.352     1.050    Y_OBUF[16]_inst_i_4_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.095 r  Y_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           1.190     2.285    Y_OBUF[16]
    W2                   OBUF (Prop_obuf_I_O)         1.133     3.418 r  Y_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.418    Y[16]
    W2                                                                r  Y[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[8]
                            (input port)
  Destination:            Y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.443ns  (logic 1.375ns (39.945%)  route 2.067ns (60.055%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  B[8] (IN)
                         net (fo=0)                   0.000     0.000    B[8]
    H17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  B_IBUF[8]_inst/O
                         net (fo=1, routed)           0.335     0.500    B_IBUF[8]
    SLICE_X0Y40          LUT5 (Prop_lut5_I0_O)        0.045     0.545 r  Y_OBUF[8]_inst_i_4/O
                         net (fo=1, routed)           0.282     0.826    Y_OBUF[8]_inst_i_4_n_0
    SLICE_X5Y40          LUT6 (Prop_lut6_I5_O)        0.045     0.871 r  Y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.451     2.322    Y_OBUF[8]
    W4                   OBUF (Prop_obuf_I_O)         1.120     3.443 r  Y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.443    Y[8]
    W4                                                                r  Y[8] (OUT)
  -------------------------------------------------------------------    -------------------





