/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Nov 14 03:20:40 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_MEMC_ATW_UBUS_0_H__
#define BCHP_MEMC_ATW_UBUS_0_H__

/***************************************************************************
 *MEMC_ATW_UBUS_0 - MEMSYS UBUS Address Translation Window Registers 0
 ***************************************************************************/
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO 0x103b93a0 /* UBUS ATW Violation Information */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_START_ADDRESS 0x103b93a4 /* UBUS ATW Violation Start Address */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_BYTE_LENGTH 0x103b93a8 /* UBUS ATW Violation Transaction Byte Length */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_CLEAR 0x103b93ac /* UBUS ATW Violation Information Clear */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO 0x103b93b0 /* LMB0 ATW Violation Information */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_START_ADDRESS 0x103b93b4 /* LMB0 ATW Violation Start Address */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_BYTE_LENGTH 0x103b93b8 /* LMB0 ATW Violation Transaction Byte Length */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_CLEAR 0x103b93bc /* LMB0 ATW Violation Information Clear */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO 0x103b93c0 /* LMB1 ATW Violation Information */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_START_ADDRESS 0x103b93c4 /* LMB1 ATW Violation Start Address */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_BYTE_LENGTH 0x103b93c8 /* LMB1 ATW Violation Transaction Byte Length */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_CLEAR 0x103b93cc /* LMB1 ATW Violation Information Clear */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO 0x103b93d0 /* LMB2 ATW Violation Information */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_START_ADDRESS 0x103b93d4 /* LMB2 ATW Violation Start Address */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_BYTE_LENGTH 0x103b93d8 /* LMB2 ATW Violation Transaction Byte Length */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_CLEAR 0x103b93dc /* LMB2 ATW Violation Information Clear */

/***************************************************************************
 *ENABLE%i - Address Translation Window 0..7 window enable
 ***************************************************************************/
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ARRAY_BASE                    0x103b9300
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ARRAY_START                   0
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ARRAY_END                     7
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *ENABLE%i - Address Translation Window 0..7 window enable
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: ENABLEi :: reserved0 [31:01] */
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_reserved0_MASK                0xfffffffe
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_reserved0_SHIFT               1

/* MEMC_ATW_UBUS_0 :: ENABLEi :: ENABLE [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ENABLE_MASK                   0x00000001
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ENABLE_SHIFT                  0
#define BCHP_MEMC_ATW_UBUS_0_ENABLEi_ENABLE_DEFAULT                0x00000000


/***************************************************************************
 *SOURCE_START_ADDRESS%i - Address Translation 0..7 Window source start address
 ***************************************************************************/
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ARRAY_BASE      0x103b9320
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ARRAY_START     0
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ARRAY_END       7
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *SOURCE_START_ADDRESS%i - Address Translation 0..7 Window source start address
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: SOURCE_START_ADDRESSi :: ADDRESS [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ADDRESS_MASK    0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ADDRESS_SHIFT   16
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_ADDRESS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: SOURCE_START_ADDRESSi :: reserved0 [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_reserved0_MASK  0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_SOURCE_START_ADDRESSi_reserved0_SHIFT 0


/***************************************************************************
 *SIZE_MASK%i - Address Translation Window 0..7 Size Mask
 ***************************************************************************/
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_ARRAY_BASE                 0x103b9340
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_ARRAY_START                0
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_ARRAY_END                  7
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_ARRAY_ELEMENT_SIZE         32

/***************************************************************************
 *SIZE_MASK%i - Address Translation Window 0..7 Size Mask
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: SIZE_MASKi :: SIZE_MASK [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_SIZE_MASK_MASK             0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_SIZE_MASK_SHIFT            16
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_SIZE_MASK_DEFAULT          0x00000000

/* MEMC_ATW_UBUS_0 :: SIZE_MASKi :: reserved0 [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_reserved0_MASK             0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_SIZE_MASKi_reserved0_SHIFT            0


/***************************************************************************
 *DESTINATION_START_ADDRESS%i - Address Translation Window 0..7 destination start address
 ***************************************************************************/
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ARRAY_BASE 0x103b9360
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ARRAY_START 0
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ARRAY_END  7
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DESTINATION_START_ADDRESS%i - Address Translation Window 0..7 destination start address
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: DESTINATION_START_ADDRESSi :: ADDRESS [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ADDRESS_MASK 0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ADDRESS_SHIFT 16
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_ADDRESS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: DESTINATION_START_ADDRESSi :: reserved0 [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_reserved0_MASK 0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_DESTINATION_START_ADDRESSi_reserved0_SHIFT 0


/***************************************************************************
 *CLIENTS_MATCH_UBUS%i - Bit vector of ATW 0..7 enabled UBUS clients
 ***************************************************************************/
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_ARRAY_BASE        0x103b9380
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_ARRAY_START       0
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_ARRAY_END         7
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *CLIENTS_MATCH_UBUS%i - Bit vector of ATW 0..7 enabled UBUS clients
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: CLIENTS_MATCH_UBUSi :: CLIENT [31:00] */
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_CLIENT_MASK       0xffffffff
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_CLIENT_SHIFT      0
#define BCHP_MEMC_ATW_UBUS_0_CLIENTS_MATCH_UBUSi_CLIENT_DEFAULT    0x00000000


/***************************************************************************
 *UBUS_ATW_VIOLATION_INFO - UBUS ATW Violation Information
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: reserved0 [31:24] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_reserved0_MASK 0xff000000
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_reserved0_SHIFT 24

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: ATW_NUM [23:16] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_ATW_NUM_MASK  0x00ff0000
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_ATW_NUM_SHIFT 16
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_ATW_NUM_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: UBUS_PID [15:08] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_UBUS_PID_MASK 0x0000ff00
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_UBUS_PID_SHIFT 8
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_UBUS_PID_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: reserved1 [07:04] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_reserved1_MASK 0x000000f0
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_reserved1_SHIFT 4

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: ATW_4GB_CROSS [03:03] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_ATW_4GB_CROSS_MASK 0x00000008
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_ATW_4GB_CROSS_SHIFT 3
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_ATW_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: SRC_4GB_CROSS [02:02] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_SRC_4GB_CROSS_MASK 0x00000004
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_SRC_4GB_CROSS_SHIFT 2
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_SRC_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: START_BDY_CROSS [01:01] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_START_BDY_CROSS_MASK 0x00000002
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_START_BDY_CROSS_SHIFT 1
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_START_BDY_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_INFO :: END_BDY_CROSS [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_END_BDY_CROSS_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_END_BDY_CROSS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_INFO_END_BDY_CROSS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_VIOL_START_ADDRESS - UBUS ATW Violation Start Address
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: UBUS_VIOL_START_ADDRESS :: ADDRESS [31:00] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_START_ADDRESS_ADDRESS_MASK  0xffffffff
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_START_ADDRESS_ADDRESS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_START_ADDRESS_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *UBUS_VIOL_BYTE_LENGTH - UBUS ATW Violation Transaction Byte Length
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: UBUS_VIOL_BYTE_LENGTH :: reserved0 [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_BYTE_LENGTH_reserved0_MASK  0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_BYTE_LENGTH_reserved0_SHIFT 16

/* MEMC_ATW_UBUS_0 :: UBUS_VIOL_BYTE_LENGTH :: LENGTH [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_BYTE_LENGTH_LENGTH_MASK     0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_BYTE_LENGTH_LENGTH_SHIFT    0
#define BCHP_MEMC_ATW_UBUS_0_UBUS_VIOL_BYTE_LENGTH_LENGTH_DEFAULT  0x00000000

/***************************************************************************
 *UBUS_ATW_VIOLATION_CLEAR - UBUS ATW Violation Information Clear
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_CLEAR_reserved0_SHIFT 1

/* MEMC_ATW_UBUS_0 :: UBUS_ATW_VIOLATION_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_UBUS_ATW_VIOLATION_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *LMB0_ATW_VIOLATION_INFO - LMB0 ATW Violation Information
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: reserved0 [31:24] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_reserved0_MASK 0xff000000
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_reserved0_SHIFT 24

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: ATW_NUM [23:16] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_ATW_NUM_MASK  0x00ff0000
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_ATW_NUM_SHIFT 16
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_ATW_NUM_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: UBUS_PID [15:08] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_UBUS_PID_MASK 0x0000ff00
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_UBUS_PID_SHIFT 8
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_UBUS_PID_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: reserved1 [07:04] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_reserved1_MASK 0x000000f0
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_reserved1_SHIFT 4

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: ATW_4GB_CROSS [03:03] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_ATW_4GB_CROSS_MASK 0x00000008
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_ATW_4GB_CROSS_SHIFT 3
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_ATW_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: SRC_4GB_CROSS [02:02] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_SRC_4GB_CROSS_MASK 0x00000004
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_SRC_4GB_CROSS_SHIFT 2
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_SRC_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: START_BDY_CROSS [01:01] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_START_BDY_CROSS_MASK 0x00000002
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_START_BDY_CROSS_SHIFT 1
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_START_BDY_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_INFO :: END_BDY_CROSS [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_END_BDY_CROSS_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_END_BDY_CROSS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_INFO_END_BDY_CROSS_DEFAULT 0x00000000

/***************************************************************************
 *LMB0_VIOL_START_ADDRESS - LMB0 ATW Violation Start Address
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB0_VIOL_START_ADDRESS :: ADDRESS [31:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_START_ADDRESS_ADDRESS_MASK  0xffffffff
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_START_ADDRESS_ADDRESS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_START_ADDRESS_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *LMB0_VIOL_BYTE_LENGTH - LMB0 ATW Violation Transaction Byte Length
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB0_VIOL_BYTE_LENGTH :: reserved0 [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_BYTE_LENGTH_reserved0_MASK  0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_BYTE_LENGTH_reserved0_SHIFT 16

/* MEMC_ATW_UBUS_0 :: LMB0_VIOL_BYTE_LENGTH :: LENGTH [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_BYTE_LENGTH_LENGTH_MASK     0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_BYTE_LENGTH_LENGTH_SHIFT    0
#define BCHP_MEMC_ATW_UBUS_0_LMB0_VIOL_BYTE_LENGTH_LENGTH_DEFAULT  0x00000000

/***************************************************************************
 *LMB0_ATW_VIOLATION_CLEAR - LMB0 ATW Violation Information Clear
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_CLEAR_reserved0_SHIFT 1

/* MEMC_ATW_UBUS_0 :: LMB0_ATW_VIOLATION_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB0_ATW_VIOLATION_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *LMB1_ATW_VIOLATION_INFO - LMB1 ATW Violation Information
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: reserved0 [31:24] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_reserved0_MASK 0xff000000
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_reserved0_SHIFT 24

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: ATW_NUM [23:16] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_ATW_NUM_MASK  0x00ff0000
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_ATW_NUM_SHIFT 16
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_ATW_NUM_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: UBUS_PID [15:08] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_UBUS_PID_MASK 0x0000ff00
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_UBUS_PID_SHIFT 8
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_UBUS_PID_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: reserved1 [07:04] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_reserved1_MASK 0x000000f0
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_reserved1_SHIFT 4

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: ATW_4GB_CROSS [03:03] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_ATW_4GB_CROSS_MASK 0x00000008
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_ATW_4GB_CROSS_SHIFT 3
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_ATW_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: SRC_4GB_CROSS [02:02] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_SRC_4GB_CROSS_MASK 0x00000004
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_SRC_4GB_CROSS_SHIFT 2
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_SRC_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: START_BDY_CROSS [01:01] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_START_BDY_CROSS_MASK 0x00000002
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_START_BDY_CROSS_SHIFT 1
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_START_BDY_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_INFO :: END_BDY_CROSS [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_END_BDY_CROSS_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_END_BDY_CROSS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_INFO_END_BDY_CROSS_DEFAULT 0x00000000

/***************************************************************************
 *LMB1_VIOL_START_ADDRESS - LMB1 ATW Violation Start Address
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB1_VIOL_START_ADDRESS :: ADDRESS [31:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_START_ADDRESS_ADDRESS_MASK  0xffffffff
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_START_ADDRESS_ADDRESS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_START_ADDRESS_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *LMB1_VIOL_BYTE_LENGTH - LMB1 ATW Violation Transaction Byte Length
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB1_VIOL_BYTE_LENGTH :: reserved0 [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_BYTE_LENGTH_reserved0_MASK  0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_BYTE_LENGTH_reserved0_SHIFT 16

/* MEMC_ATW_UBUS_0 :: LMB1_VIOL_BYTE_LENGTH :: LENGTH [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_BYTE_LENGTH_LENGTH_MASK     0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_BYTE_LENGTH_LENGTH_SHIFT    0
#define BCHP_MEMC_ATW_UBUS_0_LMB1_VIOL_BYTE_LENGTH_LENGTH_DEFAULT  0x00000000

/***************************************************************************
 *LMB1_ATW_VIOLATION_CLEAR - LMB1 ATW Violation Information Clear
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_CLEAR_reserved0_SHIFT 1

/* MEMC_ATW_UBUS_0 :: LMB1_ATW_VIOLATION_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB1_ATW_VIOLATION_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *LMB2_ATW_VIOLATION_INFO - LMB2 ATW Violation Information
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: reserved0 [31:24] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_reserved0_MASK 0xff000000
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_reserved0_SHIFT 24

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: ATW_NUM [23:16] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_ATW_NUM_MASK  0x00ff0000
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_ATW_NUM_SHIFT 16
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_ATW_NUM_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: UBUS_PID [15:08] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_UBUS_PID_MASK 0x0000ff00
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_UBUS_PID_SHIFT 8
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_UBUS_PID_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: reserved1 [07:04] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_reserved1_MASK 0x000000f0
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_reserved1_SHIFT 4

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: ATW_4GB_CROSS [03:03] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_ATW_4GB_CROSS_MASK 0x00000008
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_ATW_4GB_CROSS_SHIFT 3
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_ATW_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: SRC_4GB_CROSS [02:02] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_SRC_4GB_CROSS_MASK 0x00000004
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_SRC_4GB_CROSS_SHIFT 2
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_SRC_4GB_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: START_BDY_CROSS [01:01] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_START_BDY_CROSS_MASK 0x00000002
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_START_BDY_CROSS_SHIFT 1
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_START_BDY_CROSS_DEFAULT 0x00000000

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_INFO :: END_BDY_CROSS [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_END_BDY_CROSS_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_END_BDY_CROSS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_INFO_END_BDY_CROSS_DEFAULT 0x00000000

/***************************************************************************
 *LMB2_VIOL_START_ADDRESS - LMB2 ATW Violation Start Address
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB2_VIOL_START_ADDRESS :: ADDRESS [31:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_START_ADDRESS_ADDRESS_MASK  0xffffffff
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_START_ADDRESS_ADDRESS_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_START_ADDRESS_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *LMB2_VIOL_BYTE_LENGTH - LMB2 ATW Violation Transaction Byte Length
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB2_VIOL_BYTE_LENGTH :: reserved0 [31:16] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_BYTE_LENGTH_reserved0_MASK  0xffff0000
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_BYTE_LENGTH_reserved0_SHIFT 16

/* MEMC_ATW_UBUS_0 :: LMB2_VIOL_BYTE_LENGTH :: LENGTH [15:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_BYTE_LENGTH_LENGTH_MASK     0x0000ffff
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_BYTE_LENGTH_LENGTH_SHIFT    0
#define BCHP_MEMC_ATW_UBUS_0_LMB2_VIOL_BYTE_LENGTH_LENGTH_DEFAULT  0x00000000

/***************************************************************************
 *LMB2_ATW_VIOLATION_CLEAR - LMB2 ATW Violation Information Clear
 ***************************************************************************/
/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_CLEAR_reserved0_MASK 0xfffffffe
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_CLEAR_reserved0_SHIFT 1

/* MEMC_ATW_UBUS_0 :: LMB2_ATW_VIOLATION_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ATW_UBUS_0_LMB2_ATW_VIOLATION_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_ATW_UBUS_0_H__ */

/* End of File */
