Reading pref.tcl

# 10.4

# vsim -novopt -c -L work_rtl work_rtl.xess_top -do "/home/cas_es2_1/NEWUGP/davide/or1200_5/sim/bin/vsim_rtl_nogui.tcl" 
# Start time: 16:29:00 on Dec 02,2017
# ** Warning: (vsim-8891) All optimizations are turned off because the -novopt switch is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features please see the User's Manual section on Preserving Object Visibility with vopt.
# //  Questa Sim
# //  Version 10.4 linux Dec  2 2014
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //  THIS DOCUMENT CONTAINS TRADE SECRETS AND COMMERCIAL OR FINANCIAL
# //  INFORMATION THAT ARE PRIVILEGED, CONFIDENTIAL, AND EXEMPT FROM
# //  DISCLOSURE UNDER THE FREEDOM OF INFORMATION ACT, 5 U.S.C. SECTION 552.
# //  FURTHERMORE, THIS INFORMATION IS PROHIBITED FROM DISCLOSURE UNDER
# //  THE TRADE SECRETS ACT, 18 U.S.C. SECTION 1905.
# //
# Loading work_rtl.xess_top
# Loading work_rtl.or1200_monitor
# Loading work_rtl.or1200_monitor2
# Loading work_rtl.xsv_fpga_top
# Loading work_rtl.dbg_top
# Loading work_rtl.dbg_sync_clk1_clk2
# Loading work_rtl.dbg_registers
# Loading work_rtl.dbg_register
# Loading work_rtl.dbg_crc8_d1
# Loading work_rtl.or1200_top
# Loading work_rtl.SSDS_profiler
# Loading work_rtl.SSDS_spoof_modified
# Loading work_rtl.SSDS_misr
# Loading work_rtl.or1200_iwb_biu
# Loading work_rtl.or1200_wb_biu
# Loading work_rtl.or1200_immu_top
# Loading work_rtl.or1200_ic_top
# Loading work_rtl.or1200_ic_fsm
# Loading work_rtl.or1200_ic_ram
# Loading work_rtl.or1200_ic_tag
# Loading work_rtl.or1200_cpu
# Loading work_rtl.spoof
# Loading work_rtl.or1200_genpc
# Loading work_rtl.or1200_if
# Loading work_rtl.or1200_ctrl
# Loading work_rtl.or1200_rf
# Loading work_rtl.or1200_rfram_generic
# Loading work_rtl.or1200_operandmuxes
# Loading work_rtl.or1200_alu
# Loading work_rtl.or1200_mult_mac
# Loading work_rtl.or1200_gmultp2_32x32
# Loading work_rtl.or1200_sprs
# Loading work_rtl.or1200_lsu
# Loading work_rtl.or1200_mem2reg
# Loading work_rtl.or1200_reg2mem
# Loading work_rtl.or1200_wbmux
# Loading work_rtl.or1200_freeze
# Loading work_rtl.or1200_except
# Loading work_rtl.or1200_cfgr
# Loading work_rtl.or1200_dmmu_top
# Loading work_rtl.or1200_dc_top
# Loading work_rtl.or1200_dc_fsm
# Loading work_rtl.or1200_dc_ram
# Loading work_rtl.or1200_dc_tag
# Loading work_rtl.or1200_qmem_top
# Loading work_rtl.or1200_sb
# Loading work_rtl.or1200_du
# Loading work_rtl.or1200_pic
# Loading work_rtl.flash_top
# Loading work_rtl.sram_top
# Loading work_rtl.tdm_slave_if
# Loading work_rtl.tc_top
# Loading work_rtl.tc_mi_to_st
# Loading work_rtl.tc_si_to_mt
# ** Warning: (vsim-3017) /home/cas_es2_1/NEWUGP/davide/or1200_1/rtl/verilog/or1200/or1200_cpu.v(387): [TFMPC] - Too few port connections. Expected 6, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /xess_top/i_xess_fpga/or1200_top/or1200_cpu/cpu_spoof File: /home/cas_es2_1/NEWUGP/davide/or1200_1/rtl/verilog/or1200/spoof.v
# ** Warning: (vsim-3722) /home/cas_es2_1/NEWUGP/davide/or1200_1/rtl/verilog/or1200/or1200_cpu.v(387): [TFMPC] - Missing connection for port 'debug_out'.
# do /home/cas_es2_1/NEWUGP/davide/or1200_5/sim/bin/vsim_rtl_nogui.tcl
# ** Note: $finish    : /home/cas_es2_1/NEWUGP/davide/or1200_1/bench/verilog/or1200_monitor.v(372)
#    Time: 29842542 ns  Iteration: 0  Instance: /xess_top/or1200_monitor
# End time: 16:30:43 on Dec 02,2017, Elapsed time: 0:01:43
# Errors: 0, Warnings: 3
