[13:21:43.618] <TB2>     INFO: *** Welcome to pxar ***
[13:21:43.618] <TB2>     INFO: *** Today: 2016/07/19
[13:21:43.625] <TB2>     INFO: *** Version: b2a7-dirty
[13:21:43.625] <TB2>     INFO: readRocDacs: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C15.dat
[13:21:43.626] <TB2>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:21:43.626] <TB2>     INFO: readMaskFile: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//defaultMaskFile.dat
[13:21:43.626] <TB2>     INFO: readTrimFile: /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters_C15.dat
[13:21:43.700] <TB2>     INFO:         clk: 4
[13:21:43.700] <TB2>     INFO:         ctr: 4
[13:21:43.700] <TB2>     INFO:         sda: 19
[13:21:43.700] <TB2>     INFO:         tin: 9
[13:21:43.700] <TB2>     INFO:         level: 15
[13:21:43.700] <TB2>     INFO:         triggerdelay: 0
[13:21:43.700] <TB2>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:21:43.700] <TB2>     INFO: Log level: DEBUG
[13:21:43.712] <TB2>    QUIET: Connection to board DTB_WWXLHF opened.
[13:21:43.715] <TB2>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    141
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXLHF
MAC address: 40D85511808D
Hostname:    pixelDTB141
Comment:     
------------------------------------------------------
[13:21:43.717] <TB2>     INFO: RPC call hashes of host and DTB match: 398089610
[13:21:45.271] <TB2>     INFO: DUT info: 
[13:21:45.271] <TB2>     INFO: The DUT currently contains the following objects:
[13:21:45.271] <TB2>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:21:45.271] <TB2>     INFO: 	TBM Core alpha (0): 7 registers set
[13:21:45.271] <TB2>     INFO: 	TBM Core beta  (1): 7 registers set
[13:21:45.271] <TB2>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:21:45.271] <TB2>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.271] <TB2>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.271] <TB2>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.271] <TB2>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.271] <TB2>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.271] <TB2>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:21:45.272] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:21:45.273] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:21:45.274] <TB2>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:21:45.279] <TB2>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31006720
[13:21:45.279] <TB2>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0xdd8cf0
[13:21:45.279] <TB2>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0xd4d770
[13:21:45.280] <TB2>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7921d94010
[13:21:45.280] <TB2>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7927fff510
[13:21:45.280] <TB2>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31072256 fPxarMemory = 0x7f7921d94010
[13:21:45.280] <TB2>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 392.3mA
[13:21:45.281] <TB2>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 472.7mA
[13:21:45.282] <TB2>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.7 C
[13:21:45.282] <TB2>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:21:45.682] <TB2>     INFO: enter 'restricted' command line mode
[13:21:45.682] <TB2>     INFO: enter test to run
[13:21:45.682] <TB2>     INFO:   test: FPIXTest no parameter change
[13:21:45.682] <TB2>     INFO:   running: fpixtest
[13:21:45.682] <TB2>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:21:45.685] <TB2>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:21:45.685] <TB2>     INFO: ######################################################################
[13:21:45.685] <TB2>     INFO: PixTestFPIXTest::doTest()
[13:21:45.685] <TB2>     INFO: ######################################################################
[13:21:45.688] <TB2>     INFO: ######################################################################
[13:21:45.688] <TB2>     INFO: PixTestPretest::doTest()
[13:21:45.688] <TB2>     INFO: ######################################################################
[13:21:45.691] <TB2>     INFO:    ----------------------------------------------------------------------
[13:21:45.691] <TB2>     INFO:    PixTestPretest::programROC() 
[13:21:45.691] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:03.713] <TB2>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:22:03.713] <TB2>     INFO: IA differences per ROC:  17.7 19.3 17.7 20.1 18.5 18.5 19.3 19.3 21.7 20.1 20.9 18.5 19.3 20.1 19.3 20.9
[13:22:03.780] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:03.780] <TB2>     INFO:    PixTestPretest::checkIdig() 
[13:22:03.780] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:05.033] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:22:05.535] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[13:22:06.037] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[13:22:06.538] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[13:22:07.040] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 1.6 mA
[13:22:07.542] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:22:08.044] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:22:08.546] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:22:09.048] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[13:22:09.549] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:22:10.051] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:22:10.553] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:22:11.055] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:22:11.557] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:22:12.058] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:22:12.560] <TB2>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:22:12.814] <TB2>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 1.6 2.4 2.4 2.4 1.6 2.4 1.6 2.4 2.4 1.6 2.4 2.4 
[13:22:12.814] <TB2>     INFO: Test took 9037 ms.
[13:22:12.814] <TB2>     INFO: PixTestPretest::checkIdig() done.
[13:22:12.844] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:12.844] <TB2>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:22:12.844] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:12.946] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 73.0312 mA
[13:22:13.047] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.3688 mA
[13:22:13.148] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  82 Ia 24.9688 mA
[13:22:13.248] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  77 Ia 22.5688 mA
[13:22:13.349] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  86 Ia 24.9688 mA
[13:22:13.450] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  81 Ia 24.1688 mA
[13:22:13.551] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 24.9688 mA
[13:22:13.651] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  73 Ia 23.3688 mA
[13:22:13.752] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  77 Ia 24.1688 mA
[13:22:13.856] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 22.5688 mA
[13:22:13.957] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  87 Ia 24.9688 mA
[13:22:14.058] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  82 Ia 24.1688 mA
[13:22:14.159] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 24.9688 mA
[13:22:14.260] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  73 Ia 23.3688 mA
[13:22:14.360] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  77 Ia 24.9688 mA
[13:22:14.461] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  72 Ia 23.3688 mA
[13:22:14.561] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  76 Ia 24.1688 mA
[13:22:14.663] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.3688 mA
[13:22:14.763] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  82 Ia 24.9688 mA
[13:22:14.864] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  77 Ia 23.3688 mA
[13:22:14.965] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  81 Ia 24.9688 mA
[13:22:15.065] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  76 Ia 22.5688 mA
[13:22:15.166] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  85 Ia 25.7688 mA
[13:22:15.267] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  75 Ia 22.5688 mA
[13:22:15.367] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  84 Ia 24.9688 mA
[13:22:15.468] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  79 Ia 23.3688 mA
[13:22:15.569] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  83 Ia 24.9688 mA
[13:22:15.670] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  78 Ia 23.3688 mA
[13:22:15.770] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 24.9688 mA
[13:22:15.872] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.3688 mA
[13:22:15.972] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  82 Ia 24.9688 mA
[13:22:16.073] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  77 Ia 23.3688 mA
[13:22:16.174] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  81 Ia 24.9688 mA
[13:22:16.274] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  76 Ia 22.5688 mA
[13:22:16.376] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  85 Ia 24.9688 mA
[13:22:16.476] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  80 Ia 24.9688 mA
[13:22:16.577] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  75 Ia 22.5688 mA
[13:22:16.678] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  84 Ia 24.9688 mA
[13:22:16.778] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 24.1688 mA
[13:22:16.879] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 24.9688 mA
[13:22:16.980] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  73 Ia 24.1688 mA
[13:22:17.081] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 24.1688 mA
[13:22:17.183] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 27.4688 mA
[13:22:17.283] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  58 Ia 21.7688 mA
[13:22:17.384] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  71 Ia 25.7688 mA
[13:22:17.484] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  61 Ia 22.5688 mA
[13:22:17.585] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  70 Ia 24.9688 mA
[13:22:17.686] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  65 Ia 24.1688 mA
[13:22:17.787] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 24.1688 mA
[13:22:17.888] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 25.7688 mA
[13:22:17.989] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  68 Ia 24.1688 mA
[13:22:18.090] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.3688 mA
[13:22:18.191] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  82 Ia 24.9688 mA
[13:22:18.291] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  77 Ia 23.3688 mA
[13:22:18.392] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  81 Ia 24.9688 mA
[13:22:18.492] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  76 Ia 22.5688 mA
[13:22:18.593] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  85 Ia 24.9688 mA
[13:22:18.694] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  80 Ia 24.9688 mA
[13:22:18.795] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  75 Ia 22.5688 mA
[13:22:18.895] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 24.9688 mA
[13:22:18.996] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  79 Ia 24.1688 mA
[13:22:19.097] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 24.1688 mA
[13:22:19.199] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 24.9688 mA
[13:22:19.299] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  73 Ia 23.3688 mA
[13:22:19.400] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  77 Ia 24.1688 mA
[13:22:19.502] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 24.1688 mA
[13:22:19.603] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 25.7688 mA
[13:22:19.704] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  68 Ia 23.3688 mA
[13:22:19.805] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  72 Ia 24.1688 mA
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  81
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  77
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  82
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  76
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  79
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  73
[13:22:19.832] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  78
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  65
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  78
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  68
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  79
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  77
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[13:22:19.833] <TB2>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  72
[13:22:21.659] <TB2>     INFO: PixTestPretest::setVana() done, Module Ia 389.9 mA = 24.3688 mA/ROC
[13:22:21.659] <TB2>     INFO: i(loss) [mA/ROC]:     20.1  20.1  20.1  20.1  20.1  19.3  18.5  19.3  19.3  20.1  19.3  19.3  19.3  19.3  19.3  19.3
[13:22:21.691] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:21.691] <TB2>     INFO:    PixTestPretest::findWorkingPixel()
[13:22:21.691] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:21.828] <TB2>     INFO: Expecting 231680 events.
[13:22:29.902] <TB2>     INFO: 231680 events read in total (7357ms).
[13:22:30.057] <TB2>     INFO: Test took 8363ms.
[13:22:30.257] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 58
[13:22:30.261] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 86 and Delta(CalDel) = 58
[13:22:30.265] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 81 and Delta(CalDel) = 63
[13:22:30.268] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 111 and Delta(CalDel) = 63
[13:22:30.271] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:22:30.275] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 71 and Delta(CalDel) = 63
[13:22:30.278] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 98 and Delta(CalDel) = 62
[13:22:30.282] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 76 and Delta(CalDel) = 62
[13:22:30.285] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 93 and Delta(CalDel) = 64
[13:22:30.288] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 84 and Delta(CalDel) = 66
[13:22:30.292] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 121 and Delta(CalDel) = 61
[13:22:30.295] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 63 and Delta(CalDel) = 64
[13:22:30.299] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 78 and Delta(CalDel) = 64
[13:22:30.302] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 62
[13:22:30.306] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 89 and Delta(CalDel) = 59
[13:22:30.309] <TB2>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 71 and Delta(CalDel) = 68
[13:22:30.350] <TB2>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:22:30.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:30.383] <TB2>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:22:30.383] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:30.520] <TB2>     INFO: Expecting 231680 events.
[13:22:38.705] <TB2>     INFO: 231680 events read in total (7470ms).
[13:22:38.710] <TB2>     INFO: Test took 8323ms.
[13:22:38.733] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[13:22:39.026] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 29
[13:22:39.031] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[13:22:39.035] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 140 +/- 31.5
[13:22:39.038] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 30
[13:22:39.041] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31.5
[13:22:39.045] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 134 +/- 31
[13:22:39.048] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 31
[13:22:39.052] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 169 +/- 34
[13:22:39.055] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 146 +/- 32
[13:22:39.059] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:22:39.063] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 155 +/- 32
[13:22:39.067] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32
[13:22:39.070] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 31
[13:22:39.073] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30.5
[13:22:39.077] <TB2>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33
[13:22:39.111] <TB2>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:22:39.111] <TB2>     INFO: CalDel:      125   133   143   140   136   144   134   144   169   146   137   155   153   126   128   162
[13:22:39.111] <TB2>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[13:22:39.115] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C0.dat
[13:22:39.115] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C1.dat
[13:22:39.115] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C2.dat
[13:22:39.115] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C3.dat
[13:22:39.115] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C4.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C5.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C6.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C7.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C8.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C9.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C10.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C11.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C12.dat
[13:22:39.116] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C13.dat
[13:22:39.117] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C14.dat
[13:22:39.117] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters_C15.dat
[13:22:39.117] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:22:39.117] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:22:39.117] <TB2>     INFO: PixTestPretest::doTest() done, duration: 53 seconds
[13:22:39.117] <TB2>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:22:39.201] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:22:39.201] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:22:39.201] <TB2>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:22:39.201] <TB2>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:22:39.204] <TB2>     INFO: ######################################################################
[13:22:39.204] <TB2>     INFO: PixTestTiming::doTest()
[13:22:39.204] <TB2>     INFO: ######################################################################
[13:22:39.204] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:39.204] <TB2>     INFO:    PixTestTiming::TBMPhaseScan()
[13:22:39.204] <TB2>     INFO:    ----------------------------------------------------------------------
[13:22:39.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:22:41.101] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:22:43.374] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:22:45.647] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:22:47.921] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:22:50.194] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:22:52.468] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:22:54.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:22:57.016] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:22:59.289] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:23:01.562] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:23:03.837] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:23:06.110] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:23:08.383] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:23:10.657] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:23:12.931] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:23:15.204] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:23:16.724] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:23:18.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:23:19.763] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:23:21.283] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:23:22.802] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:23:24.322] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:23:25.842] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:23:27.362] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:23:30.762] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:23:34.161] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:23:37.561] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:23:40.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:23:44.361] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:23:47.760] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:23:51.160] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:23:54.560] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:23:56.080] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:23:57.600] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:23:59.309] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:24:00.829] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:24:02.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:24:03.870] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:24:05.390] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:24:06.910] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:24:09.184] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:24:11.457] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:24:13.731] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:24:16.005] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:24:17.525] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:24:19.045] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:24:21.318] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:24:23.594] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:24:25.868] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:24:28.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:24:30.414] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:24:32.687] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:24:34.961] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:24:37.234] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:24:39.507] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:24:41.781] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:24:44.055] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:24:46.328] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:24:48.602] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:24:50.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:24:53.149] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:24:55.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:24:57.696] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:24:59.970] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:25:02.243] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:25:04.517] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:25:06.791] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:25:09.064] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:25:11.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:25:13.612] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:25:15.885] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:25:18.159] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:25:20.432] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:25:22.706] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:25:24.982] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:25:27.255] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:25:29.529] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:25:31.803] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:25:34.076] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:25:36.350] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:25:41.256] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:25:42.777] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:25:44.300] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:25:45.819] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:25:47.338] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:25:48.858] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:25:50.377] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:25:51.897] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:25:53.417] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:25:54.939] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:25:56.458] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:25:57.977] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:25:59.685] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:26:01.394] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:26:02.913] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:26:04.621] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:26:06.141] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:26:07.661] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:26:09.181] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:26:10.702] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:26:12.221] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:26:13.742] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:26:15.262] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:26:16.782] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:26:19.056] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:26:21.329] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:26:23.602] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:26:25.876] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:26:28.150] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:26:30.423] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:26:32.697] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:26:34.971] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:26:37.244] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:26:39.518] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:26:41.792] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:26:44.067] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:26:46.343] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:26:48.616] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:26:50.890] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:26:53.163] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:26:55.437] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:26:57.714] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:26:59.987] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:27:02.260] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:27:04.534] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:27:06.808] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:27:09.082] <TB2>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:27:11.740] <TB2>     INFO: TBM Phase Settings: 224
[13:27:11.740] <TB2>     INFO: 400MHz Phase: 0
[13:27:11.740] <TB2>     INFO: 160MHz Phase: 7
[13:27:11.740] <TB2>     INFO: Functional Phase Area: 5
[13:27:11.744] <TB2>     INFO: Test took 272540 ms.
[13:27:11.744] <TB2>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:27:11.744] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:11.744] <TB2>     INFO:    PixTestTiming::ROCDelayScan()
[13:27:11.744] <TB2>     INFO:    ----------------------------------------------------------------------
[13:27:11.744] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:27:14.766] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:27:18.170] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:27:20.065] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:27:21.961] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:27:23.857] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:27:25.752] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:27:27.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:27:31.424] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:27:36.967] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:27:42.711] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:27:48.085] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:27:53.465] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:27:58.636] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:28:03.804] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:28:08.975] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:28:14.334] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:28:15.854] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:28:17.374] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:28:19.648] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:28:21.922] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:28:24.195] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:28:26.469] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:28:28.743] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:28:30.263] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:28:31.783] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:28:33.303] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:28:34.824] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:28:37.098] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:28:39.371] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:28:41.645] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:28:43.919] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:28:45.439] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:28:46.959] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:28:48.479] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:28:49.998] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:28:52.273] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:28:54.547] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:28:56.821] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:28:59.094] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:29:00.614] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:29:02.134] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:29:03.654] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:29:05.174] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:29:07.448] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:29:09.723] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:29:11.997] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:29:14.271] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:29:15.794] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:29:17.314] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:29:18.835] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:29:21.109] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:29:23.383] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:29:25.656] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:29:27.930] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:29:30.210] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:29:31.730] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:29:33.250] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:29:34.770] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:29:36.290] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:29:38.564] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:29:40.837] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:29:43.111] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:29:45.385] <TB2>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:29:47.287] <TB2>     INFO: ROC Delay Settings: 228
[13:29:47.287] <TB2>     INFO: ROC Header-Trailer/Token Delay: 11
[13:29:47.287] <TB2>     INFO: ROC Port 0 Delay: 4
[13:29:47.287] <TB2>     INFO: ROC Port 1 Delay: 4
[13:29:47.287] <TB2>     INFO: Functional ROC Area: 4
[13:29:47.290] <TB2>     INFO: Test took 155546 ms.
[13:29:47.290] <TB2>     INFO: PixTestTiming::ROCDelayScan() done.
[13:29:47.290] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:47.290] <TB2>     INFO:    PixTestTiming::TimingTest()
[13:29:47.290] <TB2>     INFO:    ----------------------------------------------------------------------
[13:29:48.430] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4308 4308 4308 4308 4309 4309 4308 4309 e062 c000 a101 8040 4309 4308 4309 4309 4309 4309 4309 4309 e062 c000 
[13:29:48.430] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4308 4308 4308 4309 4308 4308 4308 4309 e022 c000 a102 80b1 4308 4308 4308 4308 4308 4308 4308 4308 e022 c000 
[13:29:48.430] <TB2>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4308 4309 4308 4309 4308 4309 4308 4309 e022 c000 a103 80c0 4308 4309 4308 4308 4308 4308 4308 4308 e022 c000 
[13:29:48.430] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:30:02.719] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:02.719] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:30:16.352] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:16.353] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:30:30.188] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:30.188] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:30:43.960] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:43.961] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:30:57.767] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:30:57.768] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:31:11.557] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:11.557] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:31:25.337] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:25.337] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:31:39.162] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:39.162] <TB2>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:31:52.933] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:31:52.933] <TB2>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:32:06.707] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:07.088] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:07.101] <TB2>     INFO: Decoding statistics:
[13:32:07.101] <TB2>     INFO:   General information:
[13:32:07.101] <TB2>     INFO: 	 16bit words read:         240000000
[13:32:07.101] <TB2>     INFO: 	 valid events total:       20000000
[13:32:07.101] <TB2>     INFO: 	 empty events:             20000000
[13:32:07.101] <TB2>     INFO: 	 valid events with pixels: 0
[13:32:07.101] <TB2>     INFO: 	 valid pixel hits:         0
[13:32:07.101] <TB2>     INFO:   Event errors: 	           0
[13:32:07.101] <TB2>     INFO: 	 start marker:             0
[13:32:07.101] <TB2>     INFO: 	 stop marker:              0
[13:32:07.101] <TB2>     INFO: 	 overflow:                 0
[13:32:07.101] <TB2>     INFO: 	 invalid 5bit words:       0
[13:32:07.101] <TB2>     INFO: 	 invalid XOR eye diagram:  0
[13:32:07.101] <TB2>     INFO:   TBM errors: 		           0
[13:32:07.101] <TB2>     INFO: 	 flawed TBM headers:       0
[13:32:07.101] <TB2>     INFO: 	 flawed TBM trailers:      0
[13:32:07.101] <TB2>     INFO: 	 event ID mismatches:      0
[13:32:07.101] <TB2>     INFO:   ROC errors: 		           0
[13:32:07.101] <TB2>     INFO: 	 missing ROC header(s):    0
[13:32:07.101] <TB2>     INFO: 	 misplaced readback start: 0
[13:32:07.101] <TB2>     INFO:   Pixel decoding errors:	   0
[13:32:07.101] <TB2>     INFO: 	 pixel data incomplete:    0
[13:32:07.101] <TB2>     INFO: 	 pixel address:            0
[13:32:07.101] <TB2>     INFO: 	 pulse height fill bit:    0
[13:32:07.101] <TB2>     INFO: 	 buffer corruption:        0
[13:32:07.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.101] <TB2>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:32:07.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.101] <TB2>     INFO:    Read back bit status: 1
[13:32:07.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.101] <TB2>     INFO:    Timings are good!
[13:32:07.101] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.101] <TB2>     INFO: Test took 139811 ms.
[13:32:07.102] <TB2>     INFO: PixTestTiming::TimingTest() done.
[13:32:07.102] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:32:07.102] <TB2>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:32:07.102] <TB2>     INFO: PixTestTiming::doTest took 567901 ms.
[13:32:07.102] <TB2>     INFO: PixTestTiming::doTest() done
[13:32:07.102] <TB2>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:32:07.102] <TB2>     INFO: Write out TBMPhaseScan_0_V0
[13:32:07.102] <TB2>     INFO: Write out TBMPhaseScan_1_V0
[13:32:07.102] <TB2>     INFO: Write out CombinedTBMPhaseScan_V0
[13:32:07.102] <TB2>     INFO: Write out ROCDelayScan3_V0
[13:32:07.103] <TB2>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:32:07.103] <TB2>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:32:07.457] <TB2>     INFO: ######################################################################
[13:32:07.457] <TB2>     INFO: PixTestAlive::doTest()
[13:32:07.457] <TB2>     INFO: ######################################################################
[13:32:07.460] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.460] <TB2>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:07.460] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:07.461] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:07.800] <TB2>     INFO: Expecting 41600 events.
[13:32:11.778] <TB2>     INFO: 41600 events read in total (3263ms).
[13:32:11.779] <TB2>     INFO: Test took 4318ms.
[13:32:11.787] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:11.787] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:32:11.787] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:32:12.165] <TB2>     INFO: PixTestAlive::aliveTest() done
[13:32:12.165] <TB2>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:12.165] <TB2>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:12.168] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:12.168] <TB2>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:12.168] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:12.169] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:12.510] <TB2>     INFO: Expecting 41600 events.
[13:32:15.424] <TB2>     INFO: 41600 events read in total (2198ms).
[13:32:15.424] <TB2>     INFO: Test took 3255ms.
[13:32:15.424] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:15.424] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:32:15.424] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:32:15.424] <TB2>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:32:15.830] <TB2>     INFO: PixTestAlive::maskTest() done
[13:32:15.830] <TB2>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:15.833] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:15.833] <TB2>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:32:15.833] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:15.834] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:32:16.177] <TB2>     INFO: Expecting 41600 events.
[13:32:20.156] <TB2>     INFO: 41600 events read in total (3264ms).
[13:32:20.157] <TB2>     INFO: Test took 4323ms.
[13:32:20.165] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:32:20.165] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[13:32:20.165] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:32:20.542] <TB2>     INFO: PixTestAlive::addressDecodingTest() done
[13:32:20.542] <TB2>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:32:20.543] <TB2>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:32:20.543] <TB2>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:32:20.550] <TB2>     INFO: ######################################################################
[13:32:20.550] <TB2>     INFO: PixTestTrim::doTest()
[13:32:20.550] <TB2>     INFO: ######################################################################
[13:32:20.553] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:20.553] <TB2>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:32:20.553] <TB2>     INFO:    ----------------------------------------------------------------------
[13:32:20.630] <TB2>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:32:20.630] <TB2>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:32:20.651] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:32:20.651] <TB2>     INFO:     run 1 of 1
[13:32:20.651] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:32:20.993] <TB2>     INFO: Expecting 5025280 events.
[13:33:04.501] <TB2>     INFO: 1420064 events read in total (42793ms).
[13:33:46.751] <TB2>     INFO: 2825464 events read in total (85043ms).
[13:34:29.606] <TB2>     INFO: 4245976 events read in total (127898ms).
[13:34:53.041] <TB2>     INFO: 5025280 events read in total (151333ms).
[13:34:53.080] <TB2>     INFO: Test took 152429ms.
[13:34:53.134] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:34:53.233] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:34:54.539] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:34:55.852] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:34:57.139] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:34:58.497] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:34:59.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:35:01.078] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:35:02.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:35:03.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:35:05.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:35:06.336] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:35:07.699] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:35:08.932] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:35:10.204] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:35:11.554] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:35:12.845] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:35:14.113] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228253696
[13:35:14.118] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.8919 minThrLimit = 87.8295 minThrNLimit = 109.864 -> result = 87.8919 -> 87
[13:35:14.118] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.3356 minThrLimit = 87.2738 minThrNLimit = 111.511 -> result = 87.3356 -> 87
[13:35:14.119] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.4873 minThrLimit = 89.4665 minThrNLimit = 109.636 -> result = 89.4873 -> 89
[13:35:14.119] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.7136 minThrLimit = 99.7061 minThrNLimit = 123.1 -> result = 99.7136 -> 99
[13:35:14.119] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1579 minThrLimit = 95.1262 minThrNLimit = 118.176 -> result = 95.1579 -> 95
[13:35:14.120] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0884 minThrLimit = 86.0725 minThrNLimit = 105.419 -> result = 86.0884 -> 86
[13:35:14.120] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.735 minThrLimit = 97.7269 minThrNLimit = 117.95 -> result = 97.735 -> 97
[13:35:14.121] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.9234 minThrLimit = 82.9167 minThrNLimit = 104.544 -> result = 82.9234 -> 82
[13:35:14.121] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.656 minThrLimit = 101.654 minThrNLimit = 125.318 -> result = 101.656 -> 101
[13:35:14.121] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.5813 minThrLimit = 96.5714 minThrNLimit = 117.022 -> result = 96.5813 -> 96
[13:35:14.122] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.1576 minThrLimit = 94.1432 minThrNLimit = 120.68 -> result = 94.1576 -> 94
[13:35:14.122] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 81.4281 minThrLimit = 81.4144 minThrNLimit = 101.356 -> result = 81.4281 -> 81
[13:35:14.122] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.9395 minThrLimit = 88.9271 minThrNLimit = 109.187 -> result = 88.9395 -> 88
[13:35:14.123] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.2895 minThrLimit = 98.2836 minThrNLimit = 122.001 -> result = 98.2895 -> 98
[13:35:14.123] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1871 minThrLimit = 95.1805 minThrNLimit = 113.063 -> result = 95.1871 -> 95
[13:35:14.124] <TB2>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2079 minThrLimit = 90.189 minThrNLimit = 106.983 -> result = 90.2079 -> 90
[13:35:14.124] <TB2>     INFO: ROC 0 VthrComp = 87
[13:35:14.124] <TB2>     INFO: ROC 1 VthrComp = 87
[13:35:14.124] <TB2>     INFO: ROC 2 VthrComp = 89
[13:35:14.124] <TB2>     INFO: ROC 3 VthrComp = 99
[13:35:14.124] <TB2>     INFO: ROC 4 VthrComp = 95
[13:35:14.124] <TB2>     INFO: ROC 5 VthrComp = 86
[13:35:14.124] <TB2>     INFO: ROC 6 VthrComp = 97
[13:35:14.125] <TB2>     INFO: ROC 7 VthrComp = 82
[13:35:14.125] <TB2>     INFO: ROC 8 VthrComp = 101
[13:35:14.125] <TB2>     INFO: ROC 9 VthrComp = 96
[13:35:14.125] <TB2>     INFO: ROC 10 VthrComp = 94
[13:35:14.125] <TB2>     INFO: ROC 11 VthrComp = 81
[13:35:14.125] <TB2>     INFO: ROC 12 VthrComp = 88
[13:35:14.125] <TB2>     INFO: ROC 13 VthrComp = 98
[13:35:14.126] <TB2>     INFO: ROC 14 VthrComp = 95
[13:35:14.126] <TB2>     INFO: ROC 15 VthrComp = 90
[13:35:14.126] <TB2>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:35:14.126] <TB2>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:35:14.143] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:35:14.143] <TB2>     INFO:     run 1 of 1
[13:35:14.143] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:35:14.481] <TB2>     INFO: Expecting 5025280 events.
[13:35:48.468] <TB2>     INFO: 887584 events read in total (33272ms).
[13:36:21.761] <TB2>     INFO: 1773264 events read in total (66565ms).
[13:36:55.058] <TB2>     INFO: 2658016 events read in total (99862ms).
[13:37:28.156] <TB2>     INFO: 3532528 events read in total (132960ms).
[13:38:01.214] <TB2>     INFO: 4402288 events read in total (166018ms).
[13:38:24.986] <TB2>     INFO: 5025280 events read in total (189790ms).
[13:38:25.054] <TB2>     INFO: Test took 190911ms.
[13:38:25.222] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:38:25.575] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:38:27.108] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:38:28.630] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:38:30.207] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:38:31.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:38:33.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:38:34.929] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:38:36.508] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:38:38.072] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:38:39.662] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:38:41.225] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:38:42.774] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:38:44.317] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:38:45.847] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:38:47.410] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:38:48.000] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:38:50.591] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 405536768
[13:38:50.594] <TB2>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5988 for pixel 18/77 mean/min/max = 44.6033/32.6034/56.6033
[13:38:50.594] <TB2>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.6429 for pixel 18/4 mean/min/max = 43.6509/32.065/55.2369
[13:38:50.595] <TB2>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.1237 for pixel 12/11 mean/min/max = 46.3583/33.5882/59.1284
[13:38:50.595] <TB2>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.9454 for pixel 10/79 mean/min/max = 46.4468/31.945/60.9487
[13:38:50.595] <TB2>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.1579 for pixel 24/38 mean/min/max = 45.1321/31.7438/58.5204
[13:38:50.596] <TB2>     INFO:    roc 5 with ID = 5  has maximal Vcal 55.6747 for pixel 14/17 mean/min/max = 43.9847/31.8594/56.11
[13:38:50.596] <TB2>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.6331 for pixel 9/12 mean/min/max = 46.0221/32.408/59.6363
[13:38:50.596] <TB2>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.7612 for pixel 8/1 mean/min/max = 44.8967/33.0173/56.7761
[13:38:50.597] <TB2>     INFO:    roc 8 with ID = 8  has maximal Vcal 60.9758 for pixel 16/23 mean/min/max = 46.4705/31.959/60.9821
[13:38:50.597] <TB2>     INFO:    roc 9 with ID = 9  has maximal Vcal 56.7822 for pixel 20/23 mean/min/max = 44.7903/32.6601/56.9205
[13:38:50.597] <TB2>     INFO:    roc 10 with ID = 10  has maximal Vcal 57.6637 for pixel 0/1 mean/min/max = 45.1664/32.5878/57.7451
[13:38:50.598] <TB2>     INFO:    roc 11 with ID = 11  has maximal Vcal 56.892 for pixel 32/1 mean/min/max = 44.9306/32.844/57.0172
[13:38:50.598] <TB2>     INFO:    roc 12 with ID = 12  has maximal Vcal 55.4244 for pixel 22/40 mean/min/max = 45.358/35.1614/55.5545
[13:38:50.598] <TB2>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.7074 for pixel 23/4 mean/min/max = 44.3528/31.6569/57.0487
[13:38:50.599] <TB2>     INFO:    roc 14 with ID = 14  has maximal Vcal 62.8054 for pixel 3/2 mean/min/max = 47.168/31.5128/62.8233
[13:38:50.599] <TB2>     INFO:    roc 15 with ID = 15  has maximal Vcal 64.1573 for pixel 1/0 mean/min/max = 48.3721/32.2771/64.467
[13:38:50.599] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:38:50.732] <TB2>     INFO: Expecting 411648 events.
[13:38:58.250] <TB2>     INFO: 411648 events read in total (6792ms).
[13:38:58.255] <TB2>     INFO: Expecting 411648 events.
[13:39:05.738] <TB2>     INFO: 411648 events read in total (6813ms).
[13:39:05.746] <TB2>     INFO: Expecting 411648 events.
[13:39:13.190] <TB2>     INFO: 411648 events read in total (6778ms).
[13:39:13.200] <TB2>     INFO: Expecting 411648 events.
[13:39:20.665] <TB2>     INFO: 411648 events read in total (6798ms).
[13:39:20.679] <TB2>     INFO: Expecting 411648 events.
[13:39:28.155] <TB2>     INFO: 411648 events read in total (6814ms).
[13:39:28.170] <TB2>     INFO: Expecting 411648 events.
[13:39:35.590] <TB2>     INFO: 411648 events read in total (6763ms).
[13:39:35.607] <TB2>     INFO: Expecting 411648 events.
[13:39:43.065] <TB2>     INFO: 411648 events read in total (6796ms).
[13:39:43.086] <TB2>     INFO: Expecting 411648 events.
[13:39:50.533] <TB2>     INFO: 411648 events read in total (6793ms).
[13:39:50.555] <TB2>     INFO: Expecting 411648 events.
[13:39:58.016] <TB2>     INFO: 411648 events read in total (6808ms).
[13:39:58.040] <TB2>     INFO: Expecting 411648 events.
[13:40:05.501] <TB2>     INFO: 411648 events read in total (6809ms).
[13:40:05.527] <TB2>     INFO: Expecting 411648 events.
[13:40:12.991] <TB2>     INFO: 411648 events read in total (6814ms).
[13:40:13.021] <TB2>     INFO: Expecting 411648 events.
[13:40:20.468] <TB2>     INFO: 411648 events read in total (6801ms).
[13:40:20.499] <TB2>     INFO: Expecting 411648 events.
[13:40:27.944] <TB2>     INFO: 411648 events read in total (6799ms).
[13:40:27.981] <TB2>     INFO: Expecting 411648 events.
[13:40:35.442] <TB2>     INFO: 411648 events read in total (6820ms).
[13:40:35.479] <TB2>     INFO: Expecting 411648 events.
[13:40:42.910] <TB2>     INFO: 411648 events read in total (6793ms).
[13:40:42.948] <TB2>     INFO: Expecting 411648 events.
[13:40:50.365] <TB2>     INFO: 411648 events read in total (6777ms).
[13:40:50.406] <TB2>     INFO: Test took 119807ms.
[13:40:50.896] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1898 < 35 for itrim = 100; old thr = 34.158 ... break
[13:40:50.933] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2587 < 35 for itrim+1 = 96; old thr = 33.7493 ... break
[13:40:50.961] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2079 < 35 for itrim = 98; old thr = 34.0828 ... break
[13:40:50.990] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0787 < 35 for itrim = 113; old thr = 33.7076 ... break
[13:40:51.025] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1385 < 35 for itrim = 106; old thr = 34.2522 ... break
[13:40:51.053] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.383 < 35 for itrim = 87; old thr = 30.9558 ... break
[13:40:51.084] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9989 < 35 for itrim+1 = 108; old thr = 34.9479 ... break
[13:40:51.119] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0709 < 35 for itrim = 95; old thr = 34.1829 ... break
[13:40:51.147] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1142 < 35 for itrim = 108; old thr = 33.8743 ... break
[13:40:51.181] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0317 < 35 for itrim = 99; old thr = 34.0928 ... break
[13:40:51.214] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2884 < 35 for itrim = 97; old thr = 34.4967 ... break
[13:40:51.246] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2936 < 35 for itrim = 93; old thr = 33.6367 ... break
[13:40:51.277] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0003 < 35 for itrim = 89; old thr = 34.3908 ... break
[13:40:51.311] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0334 < 35 for itrim = 100; old thr = 34.2259 ... break
[13:40:51.335] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.037 < 35 for itrim = 109; old thr = 34.7743 ... break
[13:40:51.353] <TB2>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0664 < 35 for itrim+1 = 100; old thr = 34.8023 ... break
[13:40:51.428] <TB2>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:40:51.438] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:40:51.439] <TB2>     INFO:     run 1 of 1
[13:40:51.439] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:40:51.778] <TB2>     INFO: Expecting 5025280 events.
[13:41:25.619] <TB2>     INFO: 869872 events read in total (33126ms).
[13:41:58.617] <TB2>     INFO: 1737992 events read in total (66124ms).
[13:42:31.635] <TB2>     INFO: 2605648 events read in total (99142ms).
[13:43:04.423] <TB2>     INFO: 3462472 events read in total (131930ms).
[13:43:37.241] <TB2>     INFO: 4314440 events read in total (164748ms).
[13:44:04.650] <TB2>     INFO: 5025280 events read in total (192157ms).
[13:44:04.729] <TB2>     INFO: Test took 193290ms.
[13:44:04.910] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:05.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:44:06.782] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:44:08.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:44:09.803] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:44:11.331] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:44:12.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:44:14.355] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:44:15.868] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:44:17.382] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:44:18.918] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:44:20.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:44:21.898] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:44:23.416] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:44:24.927] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:44:26.432] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:44:27.990] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:44:29.538] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 279982080
[13:44:29.539] <TB2>     INFO: ---> TrimStepCorr4 extremal thresholds: 1.500000 .. 55.034159
[13:44:29.613] <TB2>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 65 (-1/-1) hits flags = 528 (plus default)
[13:44:29.623] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:44:29.623] <TB2>     INFO:     run 1 of 1
[13:44:29.624] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:44:29.966] <TB2>     INFO: Expecting 2163200 events.
[13:45:08.441] <TB2>     INFO: 1111760 events read in total (37760ms).
[13:45:44.511] <TB2>     INFO: 2163200 events read in total (73830ms).
[13:45:44.535] <TB2>     INFO: Test took 74911ms.
[13:45:44.588] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:44.694] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:45:45.728] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:45:46.768] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:45:47.792] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:45:48.825] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:45:49.862] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:45:50.897] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:45:51.931] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:45:52.968] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:45:53.998] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:45:55.032] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:45:56.062] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:45:57.083] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:45:58.110] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:45:59.138] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:46:00.165] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:46:01.189] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 248197120
[13:46:01.269] <TB2>     INFO: ---> TrimStepCorr2 extremal thresholds: 14.886532 .. 47.621531
[13:46:01.342] <TB2>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 4 .. 57 (-1/-1) hits flags = 528 (plus default)
[13:46:01.352] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:46:01.353] <TB2>     INFO:     run 1 of 1
[13:46:01.353] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:46:01.694] <TB2>     INFO: Expecting 1797120 events.
[13:46:40.870] <TB2>     INFO: 1150864 events read in total (38461ms).
[13:47:02.709] <TB2>     INFO: 1797120 events read in total (60301ms).
[13:47:02.728] <TB2>     INFO: Test took 61376ms.
[13:47:02.772] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:47:02.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:47:03.834] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:47:04.814] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:47:05.789] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:47:06.763] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:47:07.740] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:47:08.718] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:47:09.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:47:10.666] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:47:11.642] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:47:12.614] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:47:13.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:47:14.571] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:47:15.544] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:47:16.515] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:47:17.486] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:47:18.458] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 251568128
[13:47:18.538] <TB2>     INFO: ---> TrimStepCorr1a extremal thresholds: 19.284172 .. 42.812680
[13:47:18.611] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 9 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:47:18.621] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:47:18.621] <TB2>     INFO:     run 1 of 1
[13:47:18.622] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:47:18.964] <TB2>     INFO: Expecting 1464320 events.
[13:47:59.154] <TB2>     INFO: 1173264 events read in total (39475ms).
[13:48:09.170] <TB2>     INFO: 1464320 events read in total (49491ms).
[13:48:09.181] <TB2>     INFO: Test took 50560ms.
[13:48:09.210] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:09.276] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:10.202] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:11.128] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:12.055] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:12.977] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:13.905] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:14.830] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:15.754] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:16.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:17.604] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:18.525] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:19.445] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:20.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:21.280] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:22.198] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:23.118] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:24.044] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 294834176
[13:48:24.125] <TB2>     INFO: ---> TrimStepCorr1b extremal thresholds: 21.748788 .. 42.812680
[13:48:24.199] <TB2>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 11 .. 52 (-1/-1) hits flags = 528 (plus default)
[13:48:24.209] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:24.209] <TB2>     INFO:     run 1 of 1
[13:48:24.209] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:24.550] <TB2>     INFO: Expecting 1397760 events.
[13:49:04.197] <TB2>     INFO: 1154768 events read in total (38932ms).
[13:49:12.727] <TB2>     INFO: 1397760 events read in total (47462ms).
[13:49:12.747] <TB2>     INFO: Test took 48539ms.
[13:49:12.782] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:49:12.853] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:49:13.780] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:49:14.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:49:15.631] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:49:16.553] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:49:17.473] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:49:18.387] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:49:19.307] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:49:20.221] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:49:21.135] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:49:22.046] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:49:22.966] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:49:23.880] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:49:24.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:49:25.719] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:49:26.637] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:49:27.556] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247525376
[13:49:27.636] <TB2>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[13:49:27.636] <TB2>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[13:49:27.647] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:49:27.647] <TB2>     INFO:     run 1 of 1
[13:49:27.647] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:49:27.985] <TB2>     INFO: Expecting 1364480 events.
[13:50:06.046] <TB2>     INFO: 1076488 events read in total (37346ms).
[13:50:16.371] <TB2>     INFO: 1364480 events read in total (47671ms).
[13:50:16.384] <TB2>     INFO: Test took 48737ms.
[13:50:16.417] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:50:16.494] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:50:17.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:50:18.427] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:50:19.394] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:50:20.359] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:50:21.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:50:22.282] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:50:23.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:50:24.212] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:50:25.171] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:50:26.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:50:27.097] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:50:28.053] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:50:29.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:50:29.978] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:50:30.937] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:50:31.896] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256647168
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C0.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C1.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C2.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C3.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C4.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C5.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C6.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C7.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C8.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C9.dat
[13:50:31.931] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C10.dat
[13:50:31.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C11.dat
[13:50:31.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C12.dat
[13:50:31.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C13.dat
[13:50:31.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C14.dat
[13:50:31.932] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C15.dat
[13:50:31.932] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C0.dat
[13:50:31.939] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C1.dat
[13:50:31.946] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C2.dat
[13:50:31.953] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C3.dat
[13:50:31.960] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C4.dat
[13:50:31.967] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C5.dat
[13:50:31.974] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C6.dat
[13:50:31.981] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C7.dat
[13:50:31.988] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C8.dat
[13:50:31.995] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C9.dat
[13:50:31.002] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C10.dat
[13:50:32.009] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C11.dat
[13:50:32.015] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C12.dat
[13:50:32.022] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C13.dat
[13:50:32.029] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C14.dat
[13:50:32.036] <TB2>     INFO: write trim parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//trimParameters35_C15.dat
[13:50:32.043] <TB2>     INFO: PixTestTrim::trimTest() done
[13:50:32.043] <TB2>     INFO: vtrim:     100  96  98 113 106  87 108  95 108  99  97  93  89 100 109 100 
[13:50:32.043] <TB2>     INFO: vthrcomp:   87  87  89  99  95  86  97  82 101  96  94  81  88  98  95  90 
[13:50:32.043] <TB2>     INFO: vcal mean:  35.05  35.04  35.05  34.91  35.00  35.02  35.03  35.03  35.03  34.99  34.96  35.00  35.05  34.95  35.01  35.04 
[13:50:32.043] <TB2>     INFO: vcal RMS:    1.01   0.82   0.84   0.89   0.84   0.91   0.88   0.83   0.92   0.82   0.80   0.82   0.80   0.87   0.92   0.92 
[13:50:32.043] <TB2>     INFO: bits mean:  10.14  10.21   9.45   9.44   9.60  10.29   9.44   9.80   9.61   9.81   9.39   9.69   9.28   9.97   9.28   8.83 
[13:50:32.043] <TB2>     INFO: bits RMS:    2.43   2.53   2.45   2.66   2.75   2.49   2.68   2.54   2.57   2.56   2.79   2.58   2.41   2.64   2.72   2.76 
[13:50:32.054] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:32.054] <TB2>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[13:50:32.054] <TB2>     INFO:    ----------------------------------------------------------------------
[13:50:32.057] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[13:50:32.057] <TB2>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[13:50:32.066] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:50:32.066] <TB2>     INFO:     run 1 of 1
[13:50:32.066] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:50:32.405] <TB2>     INFO: Expecting 4160000 events.
[13:51:17.106] <TB2>     INFO: 1143880 events read in total (43986ms).
[13:52:00.993] <TB2>     INFO: 2276045 events read in total (87873ms).
[13:52:44.679] <TB2>     INFO: 3394930 events read in total (131559ms).
[13:53:14.522] <TB2>     INFO: 4160000 events read in total (161402ms).
[13:53:14.586] <TB2>     INFO: Test took 162520ms.
[13:53:14.717] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:53:14.976] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:53:16.819] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:53:18.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:53:20.577] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:53:22.454] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:53:24.311] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:53:26.185] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:53:28.043] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:53:29.935] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:53:31.802] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:53:33.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:53:35.529] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:53:37.417] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:53:39.252] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:53:41.133] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:53:43.011] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:53:44.911] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 247537664
[13:53:44.912] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[13:53:44.985] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[13:53:44.985] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[13:53:44.995] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:53:44.995] <TB2>     INFO:     run 1 of 1
[13:53:44.995] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:53:45.337] <TB2>     INFO: Expecting 3660800 events.
[13:54:30.819] <TB2>     INFO: 1168770 events read in total (44767ms).
[13:55:15.125] <TB2>     INFO: 2321560 events read in total (89073ms).
[13:55:59.361] <TB2>     INFO: 3460745 events read in total (133310ms).
[13:56:07.405] <TB2>     INFO: 3660800 events read in total (141353ms).
[13:56:07.464] <TB2>     INFO: Test took 142469ms.
[13:56:07.570] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:56:07.791] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:56:09.556] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:56:11.322] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:56:13.081] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:56:14.806] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:56:16.534] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:56:18.313] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:56:20.047] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:56:21.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:56:23.565] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:56:25.281] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:56:27.036] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:56:28.809] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:56:30.580] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:56:32.296] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:56:34.022] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:56:35.754] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276836352
[13:56:35.755] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[13:56:35.827] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[13:56:35.827] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 162 (-1/-1) hits flags = 528 (plus default)
[13:56:35.837] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:56:35.837] <TB2>     INFO:     run 1 of 1
[13:56:35.837] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:56:36.177] <TB2>     INFO: Expecting 3390400 events.
[13:57:22.769] <TB2>     INFO: 1221335 events read in total (45877ms).
[13:58:08.236] <TB2>     INFO: 2418770 events read in total (91345ms).
[13:58:45.378] <TB2>     INFO: 3390400 events read in total (128486ms).
[13:58:45.425] <TB2>     INFO: Test took 129588ms.
[13:58:45.514] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:45.691] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:47.361] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:49.030] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:50.669] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:52.283] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:53.909] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:55.592] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:57.200] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:58.863] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:59:00.483] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:59:02.102] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:59:03.767] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:59:05.456] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:59:07.116] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:59:08.724] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:59:10.329] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:59:11.953] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310972416
[13:59:11.954] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[13:59:12.027] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[13:59:12.027] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[13:59:12.038] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[13:59:12.038] <TB2>     INFO:     run 1 of 1
[13:59:12.038] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:59:12.379] <TB2>     INFO: Expecting 3411200 events.
[13:59:58.829] <TB2>     INFO: 1216405 events read in total (45735ms).
[14:00:44.218] <TB2>     INFO: 2408840 events read in total (91124ms).
[14:01:22.602] <TB2>     INFO: 3411200 events read in total (129509ms).
[14:01:22.653] <TB2>     INFO: Test took 130615ms.
[14:01:22.741] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:22.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:24.595] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:26.279] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:27.928] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:29.551] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:31.186] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:32.872] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:34.495] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:36.195] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:37.828] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:39.457] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:41.111] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:42.793] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:44.460] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:46.094] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:47.712] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:49.350] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271237120
[14:01:49.351] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:01:49.424] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:01:49.424] <TB2>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[14:01:49.434] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:01:49.434] <TB2>     INFO:     run 1 of 1
[14:01:49.435] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:49.776] <TB2>     INFO: Expecting 3411200 events.
[14:02:36.202] <TB2>     INFO: 1215005 events read in total (45711ms).
[14:03:21.540] <TB2>     INFO: 2406880 events read in total (91049ms).
[14:03:59.999] <TB2>     INFO: 3411200 events read in total (129509ms).
[14:04:00.058] <TB2>     INFO: Test took 130624ms.
[14:04:00.153] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:00.340] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:02.015] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:03.700] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:05.345] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:06.958] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:08.596] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:10.289] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:11.922] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:13.622] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:15.255] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:16.895] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:18.538] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:20.234] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:21.926] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:23.549] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:25.164] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:26.791] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271237120
[14:04:26.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 9.50349, thr difference RMS: 1.4788
[14:04:26.792] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.33328, thr difference RMS: 1.26165
[14:04:26.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.58141, thr difference RMS: 1.64213
[14:04:26.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.3673, thr difference RMS: 1.41826
[14:04:26.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.41044, thr difference RMS: 1.67099
[14:04:26.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 9.5657, thr difference RMS: 1.58354
[14:04:26.793] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.0385, thr difference RMS: 1.5078
[14:04:26.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.30791, thr difference RMS: 1.39845
[14:04:26.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.7953, thr difference RMS: 1.32581
[14:04:26.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 9.74958, thr difference RMS: 1.68893
[14:04:26.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.81705, thr difference RMS: 1.72202
[14:04:26.794] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.32573, thr difference RMS: 1.2701
[14:04:26.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 9.82968, thr difference RMS: 1.44413
[14:04:26.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.84171, thr difference RMS: 1.76368
[14:04:26.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.8544, thr difference RMS: 1.42823
[14:04:26.795] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.3617, thr difference RMS: 1.65555
[14:04:26.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 9.48366, thr difference RMS: 1.49869
[14:04:26.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.31009, thr difference RMS: 1.30168
[14:04:26.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.50893, thr difference RMS: 1.66351
[14:04:26.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.3211, thr difference RMS: 1.42421
[14:04:26.796] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.37725, thr difference RMS: 1.66065
[14:04:26.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 9.70745, thr difference RMS: 1.62482
[14:04:26.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.0319, thr difference RMS: 1.4831
[14:04:26.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.32545, thr difference RMS: 1.38936
[14:04:26.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.869, thr difference RMS: 1.32779
[14:04:26.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 9.74857, thr difference RMS: 1.68624
[14:04:26.797] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.84727, thr difference RMS: 1.69033
[14:04:26.798] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.28232, thr difference RMS: 1.2666
[14:04:26.798] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 9.96413, thr difference RMS: 1.46343
[14:04:26.798] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.78858, thr difference RMS: 1.76544
[14:04:26.798] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 10.7478, thr difference RMS: 1.42933
[14:04:26.798] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.3843, thr difference RMS: 1.68313
[14:04:26.799] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.49862, thr difference RMS: 1.48314
[14:04:26.799] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.37617, thr difference RMS: 1.29538
[14:04:26.799] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.57852, thr difference RMS: 1.63516
[14:04:26.799] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.3059, thr difference RMS: 1.43762
[14:04:26.799] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.42316, thr difference RMS: 1.65008
[14:04:26.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 9.94808, thr difference RMS: 1.60588
[14:04:26.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.0909, thr difference RMS: 1.50919
[14:04:26.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.47062, thr difference RMS: 1.35964
[14:04:26.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 11.044, thr difference RMS: 1.31362
[14:04:26.800] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 9.77075, thr difference RMS: 1.672
[14:04:26.801] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.92262, thr difference RMS: 1.70025
[14:04:26.801] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.33885, thr difference RMS: 1.27517
[14:04:26.801] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.1421, thr difference RMS: 1.4673
[14:04:26.801] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.86867, thr difference RMS: 1.74845
[14:04:26.801] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 10.8715, thr difference RMS: 1.42971
[14:04:26.802] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.4526, thr difference RMS: 1.70868
[14:04:26.802] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.62886, thr difference RMS: 1.47304
[14:04:26.802] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.44956, thr difference RMS: 1.26396
[14:04:26.802] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.58752, thr difference RMS: 1.60223
[14:04:26.802] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4451, thr difference RMS: 1.44621
[14:04:26.803] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.4585, thr difference RMS: 1.65548
[14:04:26.803] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 10.1548, thr difference RMS: 1.55499
[14:04:26.803] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.0595, thr difference RMS: 1.49777
[14:04:26.803] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.67336, thr difference RMS: 1.36972
[14:04:26.803] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 11.1497, thr difference RMS: 1.31351
[14:04:26.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 9.75626, thr difference RMS: 1.69864
[14:04:26.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.01412, thr difference RMS: 1.69463
[14:04:26.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.24696, thr difference RMS: 1.2819
[14:04:26.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.2069, thr difference RMS: 1.43425
[14:04:26.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.92573, thr difference RMS: 1.76412
[14:04:26.804] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 10.9864, thr difference RMS: 1.45512
[14:04:26.805] <TB2>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.4836, thr difference RMS: 1.74012
[14:04:26.906] <TB2>     INFO: PixTestTrim::trimBitTest() done 
[14:04:26.909] <TB2>     INFO: PixTestTrim::doTest() done, duration: 1926 seconds
[14:04:26.909] <TB2>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:04:27.610] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:04:27.610] <TB2>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:04:27.613] <TB2>     INFO: ######################################################################
[14:04:27.613] <TB2>     INFO: PixTestScurves::doTest() ntrig = 200
[14:04:27.613] <TB2>     INFO: ######################################################################
[14:04:27.614] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:27.614] <TB2>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:04:27.614] <TB2>     INFO:    ----------------------------------------------------------------------
[14:04:27.614] <TB2>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:04:27.624] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:04:27.624] <TB2>     INFO:     run 1 of 1
[14:04:27.624] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:27.964] <TB2>     INFO: Expecting 59072000 events.
[14:04:55.162] <TB2>     INFO: 1072400 events read in total (26483ms).
[14:05:21.448] <TB2>     INFO: 2140200 events read in total (52769ms).
[14:05:47.711] <TB2>     INFO: 3208200 events read in total (79032ms).
[14:06:14.187] <TB2>     INFO: 4281000 events read in total (105508ms).
[14:06:40.501] <TB2>     INFO: 5350600 events read in total (131822ms).
[14:07:06.804] <TB2>     INFO: 6419600 events read in total (158125ms).
[14:07:33.115] <TB2>     INFO: 7490400 events read in total (184436ms).
[14:07:59.549] <TB2>     INFO: 8558600 events read in total (210870ms).
[14:08:25.863] <TB2>     INFO: 9627200 events read in total (237184ms).
[14:08:52.198] <TB2>     INFO: 10700800 events read in total (263519ms).
[14:09:18.655] <TB2>     INFO: 11769400 events read in total (289976ms).
[14:09:45.007] <TB2>     INFO: 12838000 events read in total (316328ms).
[14:10:11.494] <TB2>     INFO: 13909400 events read in total (342815ms).
[14:10:37.985] <TB2>     INFO: 14978000 events read in total (369306ms).
[14:11:04.339] <TB2>     INFO: 16048600 events read in total (395660ms).
[14:11:30.886] <TB2>     INFO: 17120000 events read in total (422207ms).
[14:11:57.374] <TB2>     INFO: 18188200 events read in total (448695ms).
[14:12:23.731] <TB2>     INFO: 19257000 events read in total (475052ms).
[14:12:50.258] <TB2>     INFO: 20328800 events read in total (501579ms).
[14:13:16.763] <TB2>     INFO: 21397400 events read in total (528084ms).
[14:13:43.285] <TB2>     INFO: 22470200 events read in total (554606ms).
[14:14:09.800] <TB2>     INFO: 23540200 events read in total (581121ms).
[14:14:36.287] <TB2>     INFO: 24608400 events read in total (607608ms).
[14:15:02.659] <TB2>     INFO: 25680600 events read in total (633980ms).
[14:15:29.126] <TB2>     INFO: 26749600 events read in total (660447ms).
[14:15:55.580] <TB2>     INFO: 27820200 events read in total (686902ms).
[14:16:21.941] <TB2>     INFO: 28892200 events read in total (713262ms).
[14:16:48.394] <TB2>     INFO: 29960600 events read in total (739715ms).
[14:17:14.734] <TB2>     INFO: 31031400 events read in total (766055ms).
[14:17:41.197] <TB2>     INFO: 32101400 events read in total (792518ms).
[14:18:07.542] <TB2>     INFO: 33170800 events read in total (818863ms).
[14:18:34.039] <TB2>     INFO: 34243000 events read in total (845360ms).
[14:19:00.503] <TB2>     INFO: 35311400 events read in total (871824ms).
[14:19:26.822] <TB2>     INFO: 36379000 events read in total (898143ms).
[14:19:53.304] <TB2>     INFO: 37450400 events read in total (924625ms).
[14:20:19.747] <TB2>     INFO: 38520000 events read in total (951068ms).
[14:20:46.205] <TB2>     INFO: 39589000 events read in total (977526ms).
[14:21:12.581] <TB2>     INFO: 40661000 events read in total (1003902ms).
[14:21:39.035] <TB2>     INFO: 41729200 events read in total (1030356ms).
[14:22:05.505] <TB2>     INFO: 42796800 events read in total (1056826ms).
[14:22:31.963] <TB2>     INFO: 43866400 events read in total (1083284ms).
[14:22:58.447] <TB2>     INFO: 44937800 events read in total (1109768ms).
[14:23:24.809] <TB2>     INFO: 46006000 events read in total (1136130ms).
[14:23:51.295] <TB2>     INFO: 47075200 events read in total (1162616ms).
[14:24:17.790] <TB2>     INFO: 48145400 events read in total (1189111ms).
[14:24:44.248] <TB2>     INFO: 49214000 events read in total (1215569ms).
[14:25:10.587] <TB2>     INFO: 50282200 events read in total (1241908ms).
[14:25:37.073] <TB2>     INFO: 51354200 events read in total (1268394ms).
[14:26:03.507] <TB2>     INFO: 52421400 events read in total (1294828ms).
[14:26:29.994] <TB2>     INFO: 53489000 events read in total (1321315ms).
[14:26:56.322] <TB2>     INFO: 54557000 events read in total (1347643ms).
[14:27:22.829] <TB2>     INFO: 55629000 events read in total (1374150ms).
[14:27:49.289] <TB2>     INFO: 56697000 events read in total (1400610ms).
[14:28:15.707] <TB2>     INFO: 57764400 events read in total (1427028ms).
[14:28:42.188] <TB2>     INFO: 58835400 events read in total (1453509ms).
[14:28:48.327] <TB2>     INFO: 59072000 events read in total (1459648ms).
[14:28:48.348] <TB2>     INFO: Test took 1460724ms.
[14:28:48.405] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:48.543] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:48.543] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:49.701] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:49.702] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:50.883] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:50.883] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:52.027] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:52.027] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:53.190] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:53.190] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:54.358] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:54.358] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:55.520] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:55.521] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:56.693] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:56.693] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:57.854] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:57.854] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:28:59.018] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:59.018] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:00.197] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:29:00.197] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:01.341] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:29:01.341] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:02.511] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:29:02.512] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:03.684] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:03.684] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:04.867] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:04.867] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:06.049] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:06.049] <TB2>     INFO: dumping ASCII scurve output file: SCurveData
[14:29:07.229] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499826688
[14:29:07.258] <TB2>     INFO: PixTestScurves::scurves() done 
[14:29:07.258] <TB2>     INFO: Vcal mean:  35.14  35.14  35.15  35.05  35.03  35.11  35.09  35.06  35.11  35.05  35.05  35.25  35.07  35.02  35.06  35.11 
[14:29:07.258] <TB2>     INFO: Vcal RMS:    0.91   0.69   0.70   0.77   0.73   0.75   0.77   0.69   0.78   0.69   0.67   0.69   0.68   0.74   0.80   0.81 
[14:29:07.258] <TB2>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:29:07.330] <TB2>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:29:07.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:29:07.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:29:07.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:29:07.330] <TB2>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:29:07.330] <TB2>     INFO: ######################################################################
[14:29:07.330] <TB2>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:29:07.330] <TB2>     INFO: ######################################################################
[14:29:07.333] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:29:07.674] <TB2>     INFO: Expecting 41600 events.
[14:29:11.665] <TB2>     INFO: 41600 events read in total (3259ms).
[14:29:11.666] <TB2>     INFO: Test took 4333ms.
[14:29:11.674] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:11.674] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:29:11.674] <TB2>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:29:11.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 49, 24] has eff 0/10
[14:29:11.678] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 49, 24]
[14:29:11.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:29:11.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:29:11.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:29:11.683] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:29:12.025] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:12.366] <TB2>     INFO: Expecting 41600 events.
[14:29:16.406] <TB2>     INFO: 41600 events read in total (3325ms).
[14:29:16.406] <TB2>     INFO: Test took 4381ms.
[14:29:16.414] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:16.414] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:29:16.414] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.115
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 184
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.145
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.248
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 169
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 189.277
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 189
[14:29:16.419] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.59
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.842
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.21
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.362
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.457
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.541
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 174
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.304
[14:29:16.420] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 172
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.746
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 167
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.117
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,14] phvalue 174
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.605
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.64
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,6] phvalue 167
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 154.259
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 154
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:29:16.421] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:29:16.511] <TB2>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:29:16.853] <TB2>     INFO: Expecting 41600 events.
[14:29:20.894] <TB2>     INFO: 41600 events read in total (3326ms).
[14:29:20.894] <TB2>     INFO: Test took 4383ms.
[14:29:20.902] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:29:20.902] <TB2>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:29:20.902] <TB2>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:29:20.906] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 47minph_roc = 15
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.8406
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 85
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.4487
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [9 ,68] phvalue 67
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.9494
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 65
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.0368
[14:29:20.907] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 89
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8583
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,24] phvalue 72
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 59.5256
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 59
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8267
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 75
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.9991
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,68] phvalue 72
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.0994
[14:29:20.908] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,12] phvalue 77
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0418
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,49] phvalue 74
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6451
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 70
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 60.3495
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 61
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1461
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,43] phvalue 76
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.4609
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 63
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.4059
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 62
[14:29:20.909] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.8085
[14:29:20.910] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 50
[14:29:20.911] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 0 0
[14:29:21.320] <TB2>     INFO: Expecting 2560 events.
[14:29:22.277] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:22.278] <TB2>     INFO: Test took 1367ms.
[14:29:22.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:22.278] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 9, 68, 1 1
[14:29:22.786] <TB2>     INFO: Expecting 2560 events.
[14:29:23.743] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:23.743] <TB2>     INFO: Test took 1465ms.
[14:29:23.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:23.744] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 2 2
[14:29:24.252] <TB2>     INFO: Expecting 2560 events.
[14:29:25.208] <TB2>     INFO: 2560 events read in total (241ms).
[14:29:25.209] <TB2>     INFO: Test took 1465ms.
[14:29:25.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:25.209] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 3 3
[14:29:25.717] <TB2>     INFO: Expecting 2560 events.
[14:29:26.674] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:26.674] <TB2>     INFO: Test took 1465ms.
[14:29:26.674] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:26.674] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 24, 4 4
[14:29:27.182] <TB2>     INFO: Expecting 2560 events.
[14:29:28.139] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:28.140] <TB2>     INFO: Test took 1466ms.
[14:29:28.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:28.140] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[14:29:28.647] <TB2>     INFO: Expecting 2560 events.
[14:29:29.604] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:29.604] <TB2>     INFO: Test took 1464ms.
[14:29:29.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:29.605] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 6 6
[14:29:30.113] <TB2>     INFO: Expecting 2560 events.
[14:29:31.069] <TB2>     INFO: 2560 events read in total (241ms).
[14:29:31.069] <TB2>     INFO: Test took 1464ms.
[14:29:31.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:31.070] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 68, 7 7
[14:29:31.578] <TB2>     INFO: Expecting 2560 events.
[14:29:32.535] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:32.535] <TB2>     INFO: Test took 1465ms.
[14:29:32.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:32.535] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 12, 8 8
[14:29:33.044] <TB2>     INFO: Expecting 2560 events.
[14:29:33.001] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:33.001] <TB2>     INFO: Test took 1466ms.
[14:29:33.001] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:33.002] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 49, 9 9
[14:29:34.509] <TB2>     INFO: Expecting 2560 events.
[14:29:35.467] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:35.467] <TB2>     INFO: Test took 1465ms.
[14:29:35.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:35.467] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 10 10
[14:29:35.975] <TB2>     INFO: Expecting 2560 events.
[14:29:36.932] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:36.933] <TB2>     INFO: Test took 1466ms.
[14:29:36.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:36.933] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 11 11
[14:29:37.441] <TB2>     INFO: Expecting 2560 events.
[14:29:38.398] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:38.399] <TB2>     INFO: Test took 1466ms.
[14:29:38.399] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:38.399] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 43, 12 12
[14:29:38.907] <TB2>     INFO: Expecting 2560 events.
[14:29:39.864] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:39.865] <TB2>     INFO: Test took 1466ms.
[14:29:39.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:39.865] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 13 13
[14:29:40.373] <TB2>     INFO: Expecting 2560 events.
[14:29:41.331] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:41.332] <TB2>     INFO: Test took 1467ms.
[14:29:41.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:41.332] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 14 14
[14:29:41.840] <TB2>     INFO: Expecting 2560 events.
[14:29:42.797] <TB2>     INFO: 2560 events read in total (242ms).
[14:29:42.797] <TB2>     INFO: Test took 1465ms.
[14:29:42.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:42.798] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 15 15
[14:29:43.306] <TB2>     INFO: Expecting 2560 events.
[14:29:44.264] <TB2>     INFO: 2560 events read in total (243ms).
[14:29:44.265] <TB2>     INFO: Test took 1467ms.
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC3
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC12
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 36 on ROC13
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC14
[14:29:44.266] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC15
[14:29:44.269] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:29:44.775] <TB2>     INFO: Expecting 655360 events.
[14:29:56.292] <TB2>     INFO: 655360 events read in total (10802ms).
[14:29:56.303] <TB2>     INFO: Expecting 655360 events.
[14:30:07.688] <TB2>     INFO: 655360 events read in total (10819ms).
[14:30:07.703] <TB2>     INFO: Expecting 655360 events.
[14:30:19.084] <TB2>     INFO: 655360 events read in total (10818ms).
[14:30:19.103] <TB2>     INFO: Expecting 655360 events.
[14:30:30.475] <TB2>     INFO: 655360 events read in total (10816ms).
[14:30:30.498] <TB2>     INFO: Expecting 655360 events.
[14:30:41.860] <TB2>     INFO: 655360 events read in total (10809ms).
[14:30:41.888] <TB2>     INFO: Expecting 655360 events.
[14:30:53.377] <TB2>     INFO: 655360 events read in total (10939ms).
[14:30:53.409] <TB2>     INFO: Expecting 655360 events.
[14:31:04.744] <TB2>     INFO: 655360 events read in total (10808ms).
[14:31:04.780] <TB2>     INFO: Expecting 655360 events.
[14:31:16.133] <TB2>     INFO: 655360 events read in total (10814ms).
[14:31:16.173] <TB2>     INFO: Expecting 655360 events.
[14:31:27.557] <TB2>     INFO: 655360 events read in total (10847ms).
[14:31:27.601] <TB2>     INFO: Expecting 655360 events.
[14:31:38.988] <TB2>     INFO: 655360 events read in total (10852ms).
[14:31:39.037] <TB2>     INFO: Expecting 655360 events.
[14:31:50.539] <TB2>     INFO: 655360 events read in total (10975ms).
[14:31:50.592] <TB2>     INFO: Expecting 655360 events.
[14:32:01.977] <TB2>     INFO: 655360 events read in total (10858ms).
[14:32:02.033] <TB2>     INFO: Expecting 655360 events.
[14:32:13.408] <TB2>     INFO: 655360 events read in total (10848ms).
[14:32:13.471] <TB2>     INFO: Expecting 655360 events.
[14:32:24.849] <TB2>     INFO: 655360 events read in total (10851ms).
[14:32:24.921] <TB2>     INFO: Expecting 655360 events.
[14:32:36.294] <TB2>     INFO: 655360 events read in total (10847ms).
[14:32:36.506] <TB2>     INFO: Expecting 655360 events.
[14:32:47.875] <TB2>     INFO: 655360 events read in total (10842ms).
[14:32:47.954] <TB2>     INFO: Test took 183685ms.
[14:32:48.049] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:32:48.356] <TB2>     INFO: Expecting 655360 events.
[14:32:59.868] <TB2>     INFO: 655360 events read in total (10797ms).
[14:32:59.879] <TB2>     INFO: Expecting 655360 events.
[14:33:11.253] <TB2>     INFO: 655360 events read in total (10808ms).
[14:33:11.267] <TB2>     INFO: Expecting 655360 events.
[14:33:22.640] <TB2>     INFO: 655360 events read in total (10810ms).
[14:33:22.659] <TB2>     INFO: Expecting 655360 events.
[14:33:34.014] <TB2>     INFO: 655360 events read in total (10800ms).
[14:33:34.037] <TB2>     INFO: Expecting 655360 events.
[14:33:45.392] <TB2>     INFO: 655360 events read in total (10799ms).
[14:33:45.420] <TB2>     INFO: Expecting 655360 events.
[14:33:56.781] <TB2>     INFO: 655360 events read in total (10809ms).
[14:33:56.812] <TB2>     INFO: Expecting 655360 events.
[14:34:08.157] <TB2>     INFO: 655360 events read in total (10799ms).
[14:34:08.200] <TB2>     INFO: Expecting 655360 events.
[14:34:19.542] <TB2>     INFO: 655360 events read in total (10811ms).
[14:34:19.583] <TB2>     INFO: Expecting 655360 events.
[14:34:30.965] <TB2>     INFO: 655360 events read in total (10851ms).
[14:34:31.008] <TB2>     INFO: Expecting 655360 events.
[14:34:42.393] <TB2>     INFO: 655360 events read in total (10852ms).
[14:34:42.441] <TB2>     INFO: Expecting 655360 events.
[14:34:53.943] <TB2>     INFO: 655360 events read in total (10972ms).
[14:34:53.996] <TB2>     INFO: Expecting 655360 events.
[14:35:05.374] <TB2>     INFO: 655360 events read in total (10851ms).
[14:35:05.431] <TB2>     INFO: Expecting 655360 events.
[14:35:16.807] <TB2>     INFO: 655360 events read in total (10849ms).
[14:35:16.871] <TB2>     INFO: Expecting 655360 events.
[14:35:28.253] <TB2>     INFO: 655360 events read in total (10855ms).
[14:35:28.324] <TB2>     INFO: Expecting 655360 events.
[14:35:39.806] <TB2>     INFO: 655360 events read in total (10955ms).
[14:35:39.881] <TB2>     INFO: Expecting 655360 events.
[14:35:51.261] <TB2>     INFO: 655360 events read in total (10853ms).
[14:35:51.341] <TB2>     INFO: Test took 183292ms.
[14:35:51.514] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.514] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:35:51.514] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.515] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:35:51.515] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.515] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:35:51.515] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.515] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:35:51.515] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:35:51.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:35:51.516] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:35:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:35:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:35:51.517] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:35:51.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:35:51.518] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:35:51.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:35:51.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.519] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:35:51.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:35:51.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:35:51.520] <TB2>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:35:51.520] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.528] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.535] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.542] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.548] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.556] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:51.562] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:35:51.569] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:35:51.576] <TB2>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:35:51.583] <TB2>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:35:51.590] <TB2>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:35:51.597] <TB2>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:35:51.604] <TB2>     INFO: safety margin for low PH: adding 8, margin is now 28
[14:35:51.611] <TB2>     INFO: safety margin for low PH: adding 9, margin is now 29
[14:35:51.617] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.624] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.631] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.638] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.645] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:51.652] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.659] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.666] <TB2>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:35:51.673] <TB2>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:35:51.679] <TB2>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:35:51.686] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.693] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.700] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.707] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.714] <TB2>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:35:51.721] <TB2>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:35:51.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C0.dat
[14:35:51.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C1.dat
[14:35:51.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C2.dat
[14:35:51.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C3.dat
[14:35:51.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C4.dat
[14:35:51.752] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C5.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C6.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C7.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C8.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C9.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C10.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C11.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C12.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C13.dat
[14:35:51.753] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C14.dat
[14:35:51.754] <TB2>     INFO: write dac parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//dacParameters35_C15.dat
[14:35:52.100] <TB2>     INFO: Expecting 41600 events.
[14:35:55.907] <TB2>     INFO: 41600 events read in total (3092ms).
[14:35:55.908] <TB2>     INFO: Test took 4150ms.
[14:35:56.556] <TB2>     INFO: Expecting 41600 events.
[14:36:00.359] <TB2>     INFO: 41600 events read in total (3088ms).
[14:36:00.359] <TB2>     INFO: Test took 4144ms.
[14:36:01.007] <TB2>     INFO: Expecting 41600 events.
[14:36:04.815] <TB2>     INFO: 41600 events read in total (3093ms).
[14:36:04.816] <TB2>     INFO: Test took 4149ms.
[14:36:05.120] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:05.252] <TB2>     INFO: Expecting 2560 events.
[14:36:06.209] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:06.210] <TB2>     INFO: Test took 1090ms.
[14:36:06.212] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:06.719] <TB2>     INFO: Expecting 2560 events.
[14:36:07.676] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:07.676] <TB2>     INFO: Test took 1464ms.
[14:36:07.680] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:08.185] <TB2>     INFO: Expecting 2560 events.
[14:36:09.143] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:09.143] <TB2>     INFO: Test took 1463ms.
[14:36:09.145] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:09.652] <TB2>     INFO: Expecting 2560 events.
[14:36:10.609] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:10.610] <TB2>     INFO: Test took 1465ms.
[14:36:10.611] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:11.118] <TB2>     INFO: Expecting 2560 events.
[14:36:12.076] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:12.076] <TB2>     INFO: Test took 1465ms.
[14:36:12.078] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:12.585] <TB2>     INFO: Expecting 2560 events.
[14:36:13.542] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:13.542] <TB2>     INFO: Test took 1464ms.
[14:36:13.544] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:14.053] <TB2>     INFO: Expecting 2560 events.
[14:36:15.010] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:15.010] <TB2>     INFO: Test took 1466ms.
[14:36:15.012] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:15.519] <TB2>     INFO: Expecting 2560 events.
[14:36:16.476] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:16.476] <TB2>     INFO: Test took 1464ms.
[14:36:16.479] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:16.985] <TB2>     INFO: Expecting 2560 events.
[14:36:17.942] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:17.942] <TB2>     INFO: Test took 1463ms.
[14:36:17.944] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:18.451] <TB2>     INFO: Expecting 2560 events.
[14:36:19.409] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:19.409] <TB2>     INFO: Test took 1465ms.
[14:36:19.412] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:19.918] <TB2>     INFO: Expecting 2560 events.
[14:36:20.876] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:20.876] <TB2>     INFO: Test took 1465ms.
[14:36:20.878] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:21.385] <TB2>     INFO: Expecting 2560 events.
[14:36:22.343] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:22.343] <TB2>     INFO: Test took 1465ms.
[14:36:22.345] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:22.852] <TB2>     INFO: Expecting 2560 events.
[14:36:23.809] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:23.810] <TB2>     INFO: Test took 1465ms.
[14:36:23.811] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:24.319] <TB2>     INFO: Expecting 2560 events.
[14:36:25.276] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:25.276] <TB2>     INFO: Test took 1465ms.
[14:36:25.278] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:25.785] <TB2>     INFO: Expecting 2560 events.
[14:36:26.743] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:26.743] <TB2>     INFO: Test took 1465ms.
[14:36:26.745] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:27.252] <TB2>     INFO: Expecting 2560 events.
[14:36:28.210] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:28.210] <TB2>     INFO: Test took 1465ms.
[14:36:28.212] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:28.719] <TB2>     INFO: Expecting 2560 events.
[14:36:29.677] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:29.677] <TB2>     INFO: Test took 1465ms.
[14:36:29.679] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:30.186] <TB2>     INFO: Expecting 2560 events.
[14:36:31.144] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:31.144] <TB2>     INFO: Test took 1465ms.
[14:36:31.146] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:31.653] <TB2>     INFO: Expecting 2560 events.
[14:36:32.611] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:32.611] <TB2>     INFO: Test took 1465ms.
[14:36:32.613] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:33.120] <TB2>     INFO: Expecting 2560 events.
[14:36:34.078] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:34.078] <TB2>     INFO: Test took 1465ms.
[14:36:34.081] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:34.587] <TB2>     INFO: Expecting 2560 events.
[14:36:35.545] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:35.545] <TB2>     INFO: Test took 1465ms.
[14:36:35.547] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:36.054] <TB2>     INFO: Expecting 2560 events.
[14:36:37.013] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:37.013] <TB2>     INFO: Test took 1466ms.
[14:36:37.015] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:37.522] <TB2>     INFO: Expecting 2560 events.
[14:36:38.479] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:38.480] <TB2>     INFO: Test took 1465ms.
[14:36:38.482] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:38.989] <TB2>     INFO: Expecting 2560 events.
[14:36:39.946] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:39.947] <TB2>     INFO: Test took 1465ms.
[14:36:39.949] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:40.456] <TB2>     INFO: Expecting 2560 events.
[14:36:41.413] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:41.414] <TB2>     INFO: Test took 1465ms.
[14:36:41.416] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:41.923] <TB2>     INFO: Expecting 2560 events.
[14:36:42.881] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:42.882] <TB2>     INFO: Test took 1466ms.
[14:36:42.884] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:43.391] <TB2>     INFO: Expecting 2560 events.
[14:36:44.349] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:44.349] <TB2>     INFO: Test took 1465ms.
[14:36:44.351] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:44.858] <TB2>     INFO: Expecting 2560 events.
[14:36:45.816] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:45.816] <TB2>     INFO: Test took 1465ms.
[14:36:45.818] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:46.325] <TB2>     INFO: Expecting 2560 events.
[14:36:47.282] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:47.283] <TB2>     INFO: Test took 1465ms.
[14:36:47.285] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:47.792] <TB2>     INFO: Expecting 2560 events.
[14:36:48.749] <TB2>     INFO: 2560 events read in total (242ms).
[14:36:48.750] <TB2>     INFO: Test took 1465ms.
[14:36:48.752] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:49.258] <TB2>     INFO: Expecting 2560 events.
[14:36:50.216] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:50.216] <TB2>     INFO: Test took 1465ms.
[14:36:50.218] <TB2>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:36:50.725] <TB2>     INFO: Expecting 2560 events.
[14:36:51.683] <TB2>     INFO: 2560 events read in total (243ms).
[14:36:51.683] <TB2>     INFO: Test took 1465ms.
[14:36:52.700] <TB2>     INFO: PixTestPhOptimization::doTest() done, duration: 465 seconds
[14:36:52.700] <TB2>     INFO: PH scale (per ROC):    79  88  76  76  80  77  75  76  66  73  80  78  78  72  64  60
[14:36:52.700] <TB2>     INFO: PH offset (per ROC):  165 174 179 164 176 189 175 176 177 176 176 184 173 187 191 206
[14:36:52.866] <TB2>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:36:52.869] <TB2>     INFO: ######################################################################
[14:36:52.869] <TB2>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:36:52.869] <TB2>     INFO: ######################################################################
[14:36:52.869] <TB2>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:36:52.880] <TB2>     INFO: scanning low vcal = 10
[14:36:53.221] <TB2>     INFO: Expecting 41600 events.
[14:36:56.927] <TB2>     INFO: 41600 events read in total (2992ms).
[14:36:56.927] <TB2>     INFO: Test took 4046ms.
[14:36:56.928] <TB2>     INFO: scanning low vcal = 20
[14:36:57.436] <TB2>     INFO: Expecting 41600 events.
[14:37:01.144] <TB2>     INFO: 41600 events read in total (2993ms).
[14:37:01.145] <TB2>     INFO: Test took 4216ms.
[14:37:01.146] <TB2>     INFO: scanning low vcal = 30
[14:37:01.653] <TB2>     INFO: Expecting 41600 events.
[14:37:05.377] <TB2>     INFO: 41600 events read in total (3009ms).
[14:37:05.377] <TB2>     INFO: Test took 4231ms.
[14:37:05.379] <TB2>     INFO: scanning low vcal = 40
[14:37:05.883] <TB2>     INFO: Expecting 41600 events.
[14:37:10.094] <TB2>     INFO: 41600 events read in total (3496ms).
[14:37:10.095] <TB2>     INFO: Test took 4716ms.
[14:37:10.098] <TB2>     INFO: scanning low vcal = 50
[14:37:10.518] <TB2>     INFO: Expecting 41600 events.
[14:37:14.746] <TB2>     INFO: 41600 events read in total (3513ms).
[14:37:14.747] <TB2>     INFO: Test took 4649ms.
[14:37:14.750] <TB2>     INFO: scanning low vcal = 60
[14:37:15.172] <TB2>     INFO: Expecting 41600 events.
[14:37:19.400] <TB2>     INFO: 41600 events read in total (3513ms).
[14:37:19.401] <TB2>     INFO: Test took 4651ms.
[14:37:19.404] <TB2>     INFO: scanning low vcal = 70
[14:37:19.827] <TB2>     INFO: Expecting 41600 events.
[14:37:24.061] <TB2>     INFO: 41600 events read in total (3519ms).
[14:37:24.061] <TB2>     INFO: Test took 4657ms.
[14:37:24.064] <TB2>     INFO: scanning low vcal = 80
[14:37:24.486] <TB2>     INFO: Expecting 41600 events.
[14:37:28.723] <TB2>     INFO: 41600 events read in total (3522ms).
[14:37:28.724] <TB2>     INFO: Test took 4660ms.
[14:37:28.726] <TB2>     INFO: scanning low vcal = 90
[14:37:29.148] <TB2>     INFO: Expecting 41600 events.
[14:37:33.382] <TB2>     INFO: 41600 events read in total (3520ms).
[14:37:33.383] <TB2>     INFO: Test took 4656ms.
[14:37:33.387] <TB2>     INFO: scanning low vcal = 100
[14:37:33.808] <TB2>     INFO: Expecting 41600 events.
[14:37:38.167] <TB2>     INFO: 41600 events read in total (3644ms).
[14:37:38.168] <TB2>     INFO: Test took 4781ms.
[14:37:38.171] <TB2>     INFO: scanning low vcal = 110
[14:37:38.592] <TB2>     INFO: Expecting 41600 events.
[14:37:42.821] <TB2>     INFO: 41600 events read in total (3514ms).
[14:37:42.822] <TB2>     INFO: Test took 4651ms.
[14:37:42.825] <TB2>     INFO: scanning low vcal = 120
[14:37:43.246] <TB2>     INFO: Expecting 41600 events.
[14:37:47.478] <TB2>     INFO: 41600 events read in total (3517ms).
[14:37:47.479] <TB2>     INFO: Test took 4654ms.
[14:37:47.482] <TB2>     INFO: scanning low vcal = 130
[14:37:47.902] <TB2>     INFO: Expecting 41600 events.
[14:37:52.137] <TB2>     INFO: 41600 events read in total (3520ms).
[14:37:52.138] <TB2>     INFO: Test took 4656ms.
[14:37:52.141] <TB2>     INFO: scanning low vcal = 140
[14:37:52.562] <TB2>     INFO: Expecting 41600 events.
[14:37:56.791] <TB2>     INFO: 41600 events read in total (3514ms).
[14:37:56.792] <TB2>     INFO: Test took 4651ms.
[14:37:56.795] <TB2>     INFO: scanning low vcal = 150
[14:37:57.216] <TB2>     INFO: Expecting 41600 events.
[14:38:01.451] <TB2>     INFO: 41600 events read in total (3520ms).
[14:38:01.452] <TB2>     INFO: Test took 4657ms.
[14:38:01.455] <TB2>     INFO: scanning low vcal = 160
[14:38:01.876] <TB2>     INFO: Expecting 41600 events.
[14:38:06.104] <TB2>     INFO: 41600 events read in total (3513ms).
[14:38:06.104] <TB2>     INFO: Test took 4649ms.
[14:38:06.108] <TB2>     INFO: scanning low vcal = 170
[14:38:06.528] <TB2>     INFO: Expecting 41600 events.
[14:38:10.756] <TB2>     INFO: 41600 events read in total (3513ms).
[14:38:10.757] <TB2>     INFO: Test took 4649ms.
[14:38:10.762] <TB2>     INFO: scanning low vcal = 180
[14:38:11.183] <TB2>     INFO: Expecting 41600 events.
[14:38:15.414] <TB2>     INFO: 41600 events read in total (3516ms).
[14:38:15.415] <TB2>     INFO: Test took 4653ms.
[14:38:15.418] <TB2>     INFO: scanning low vcal = 190
[14:38:15.840] <TB2>     INFO: Expecting 41600 events.
[14:38:20.072] <TB2>     INFO: 41600 events read in total (3517ms).
[14:38:20.073] <TB2>     INFO: Test took 4655ms.
[14:38:20.076] <TB2>     INFO: scanning low vcal = 200
[14:38:20.497] <TB2>     INFO: Expecting 41600 events.
[14:38:24.731] <TB2>     INFO: 41600 events read in total (3518ms).
[14:38:24.732] <TB2>     INFO: Test took 4656ms.
[14:38:24.735] <TB2>     INFO: scanning low vcal = 210
[14:38:25.157] <TB2>     INFO: Expecting 41600 events.
[14:38:29.386] <TB2>     INFO: 41600 events read in total (3514ms).
[14:38:29.386] <TB2>     INFO: Test took 4651ms.
[14:38:29.389] <TB2>     INFO: scanning low vcal = 220
[14:38:29.812] <TB2>     INFO: Expecting 41600 events.
[14:38:34.044] <TB2>     INFO: 41600 events read in total (3517ms).
[14:38:34.045] <TB2>     INFO: Test took 4656ms.
[14:38:34.048] <TB2>     INFO: scanning low vcal = 230
[14:38:34.470] <TB2>     INFO: Expecting 41600 events.
[14:38:38.700] <TB2>     INFO: 41600 events read in total (3515ms).
[14:38:38.700] <TB2>     INFO: Test took 4652ms.
[14:38:38.703] <TB2>     INFO: scanning low vcal = 240
[14:38:39.126] <TB2>     INFO: Expecting 41600 events.
[14:38:43.354] <TB2>     INFO: 41600 events read in total (3513ms).
[14:38:43.355] <TB2>     INFO: Test took 4651ms.
[14:38:43.358] <TB2>     INFO: scanning low vcal = 250
[14:38:43.779] <TB2>     INFO: Expecting 41600 events.
[14:38:48.009] <TB2>     INFO: 41600 events read in total (3515ms).
[14:38:48.009] <TB2>     INFO: Test took 4651ms.
[14:38:48.014] <TB2>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:38:48.435] <TB2>     INFO: Expecting 41600 events.
[14:38:52.669] <TB2>     INFO: 41600 events read in total (3519ms).
[14:38:52.670] <TB2>     INFO: Test took 4656ms.
[14:38:52.673] <TB2>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:38:53.095] <TB2>     INFO: Expecting 41600 events.
[14:38:57.329] <TB2>     INFO: 41600 events read in total (3519ms).
[14:38:57.329] <TB2>     INFO: Test took 4656ms.
[14:38:57.332] <TB2>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:38:57.753] <TB2>     INFO: Expecting 41600 events.
[14:39:01.984] <TB2>     INFO: 41600 events read in total (3516ms).
[14:39:01.985] <TB2>     INFO: Test took 4652ms.
[14:39:01.988] <TB2>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:39:02.409] <TB2>     INFO: Expecting 41600 events.
[14:39:06.644] <TB2>     INFO: 41600 events read in total (3520ms).
[14:39:06.645] <TB2>     INFO: Test took 4657ms.
[14:39:06.648] <TB2>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:39:07.069] <TB2>     INFO: Expecting 41600 events.
[14:39:11.301] <TB2>     INFO: 41600 events read in total (3517ms).
[14:39:11.301] <TB2>     INFO: Test took 4653ms.
[14:39:11.834] <TB2>     INFO: PixTestGainPedestal::measure() done 
[14:39:11.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:39:11.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:39:11.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:39:11.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:39:11.837] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:39:11.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:39:11.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:39:11.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:39:11.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:39:11.838] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:39:11.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:39:11.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:39:11.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:39:11.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:39:11.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:39:11.839] <TB2>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:39:49.122] <TB2>     INFO: PixTestGainPedestal::fit() done
[14:39:49.122] <TB2>     INFO: non-linearity mean:  0.958 0.952 0.959 0.953 0.965 0.959 0.962 0.958 0.958 0.959 0.962 0.950 0.957 0.952 0.960 0.951
[14:39:49.122] <TB2>     INFO: non-linearity RMS:   0.006 0.008 0.006 0.006 0.004 0.006 0.005 0.006 0.007 0.006 0.004 0.008 0.007 0.007 0.005 0.006
[14:39:49.122] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:39:49.145] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:39:49.167] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:39:49.189] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:39:49.211] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:39:49.233] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:39:49.255] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:39:49.278] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:39:49.300] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:39:49.322] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:39:49.344] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:39:49.367] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:39:49.389] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:39:49.411] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:39:49.434] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:39:49.456] <TB2>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-P-5-21_FPIXTest-17C-Nebraska-160719-1319_2016-07-19_13h19m_1468952395//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:39:49.478] <TB2>     INFO: PixTestGainPedestal::doTest() done, duration: 176 seconds
[14:39:49.478] <TB2>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:39:49.485] <TB2>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:39:49.485] <TB2>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:39:49.488] <TB2>     INFO: ######################################################################
[14:39:49.488] <TB2>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:39:49.488] <TB2>     INFO: ######################################################################
[14:39:49.491] <TB2>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:39:49.502] <TB2>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:39:49.502] <TB2>     INFO:     run 1 of 1
[14:39:49.502] <TB2>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:39:49.844] <TB2>     INFO: Expecting 3120000 events.
[14:40:38.653] <TB2>     INFO: 1292690 events read in total (48094ms).
[14:41:26.936] <TB2>     INFO: 2585305 events read in total (96377ms).
[14:41:46.978] <TB2>     INFO: 3120000 events read in total (116419ms).
[14:41:47.023] <TB2>     INFO: Test took 117522ms.
[14:41:47.097] <TB2>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:41:47.227] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:41:48.597] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:41:49.963] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:41:51.344] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:41:52.798] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:41:54.222] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:41:55.579] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:41:56.996] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:41:58.364] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:41:59.832] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:42:01.244] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:42:02.709] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:42:04.064] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:42:05.429] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:42:06.892] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:42:08.259] <TB2>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:42:09.602] <TB2>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 398966784
[14:42:09.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[14:42:09.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.2629, RMS = 1.90887
[14:42:09.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[14:42:09.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[14:42:09.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0983, RMS = 1.73763
[14:42:09.633] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[14:42:09.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[14:42:09.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.618, RMS = 1.79874
[14:42:09.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:09.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[14:42:09.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.327, RMS = 1.43729
[14:42:09.634] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[14:42:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.2662, RMS = 3.26293
[14:42:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:42:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[14:42:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7251, RMS = 2.77261
[14:42:09.635] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:42:09.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[14:42:09.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.8868, RMS = 1.42422
[14:42:09.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[14:42:09.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[14:42:09.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.2867, RMS = 1.63202
[14:42:09.637] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[14:42:09.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[14:42:09.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.8601, RMS = 1.16415
[14:42:09.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:42:09.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[14:42:09.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.998, RMS = 1.17971
[14:42:09.638] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:42:09.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[14:42:09.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.7801, RMS = 2.32924
[14:42:09.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[14:42:09.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[14:42:09.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.7275, RMS = 2.64852
[14:42:09.639] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:09.640] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[14:42:09.640] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.197, RMS = 1.30665
[14:42:09.640] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:09.640] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[14:42:09.640] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.5602, RMS = 1.27219
[14:42:09.640] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:09.641] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[14:42:09.641] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 64.9185, RMS = 2.39907
[14:42:09.641] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[14:42:09.641] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[14:42:09.641] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.1241, RMS = 2.41497
[14:42:09.641] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[14:42:09.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[14:42:09.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.0459, RMS = 2.4188
[14:42:09.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[14:42:09.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[14:42:09.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7127, RMS = 2.30254
[14:42:09.642] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 92
[14:42:09.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[14:42:09.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.7423, RMS = 1.36738
[14:42:09.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[14:42:09.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[14:42:09.643] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.7525, RMS = 1.18922
[14:42:09.644] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:09.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[14:42:09.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.1521, RMS = 1.31535
[14:42:09.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:42:09.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[14:42:09.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4875, RMS = 1.19694
[14:42:09.645] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[14:42:09.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[14:42:09.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 65.9992, RMS = 3.16997
[14:42:09.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[14:42:09.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[14:42:09.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.6758, RMS = 3.27456
[14:42:09.646] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:09.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[14:42:09.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.8714, RMS = 2.4447
[14:42:09.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:09.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[14:42:09.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.992, RMS = 2.18305
[14:42:09.647] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[14:42:09.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[14:42:09.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3773, RMS = 1.2817
[14:42:09.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[14:42:09.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[14:42:09.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.8385, RMS = 1.2976
[14:42:09.648] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[14:42:09.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[14:42:09.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4677, RMS = 1.35578
[14:42:09.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[14:42:09.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[14:42:09.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.7978, RMS = 1.66613
[14:42:09.649] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[14:42:09.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[14:42:09.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9905, RMS = 1.93399
[14:42:09.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[14:42:09.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[14:42:09.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.3331, RMS = 2.24082
[14:42:09.650] <TB2>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[14:42:09.654] <TB2>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[14:42:09.654] <TB2>     INFO: number of dead bumps (per ROC):     0    0    1    0    0    0    1    0    0    0    0    0    0    0    0    0
[14:42:09.655] <TB2>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[14:42:09.750] <TB2>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[14:42:09.750] <TB2>     INFO: enter test to run
[14:42:09.750] <TB2>     INFO:   test:  no parameter change
[14:42:09.750] <TB2>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 391.5mA
[14:42:09.751] <TB2>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 474.3mA
[14:42:09.751] <TB2>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 19.0 C
[14:42:09.751] <TB2>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[14:42:10.269] <TB2>    QUIET: Connection to board 141 closed.
[14:42:10.278] <TB2>     INFO: pXar: this is the end, my friend
[14:42:10.278] <TB2>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
