```verilog
assign out = in[sel];

endmodule
```