7:03:29 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:04:08 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
@I::"D:\AmigaPCI\U109\U109_BUFFERS.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module U109_TOP
@N: CG364 :"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v":1:7:1:28|Synthesizing module U109_PCI_STATE_MACHINE in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_BUFFERS.v":1:7:1:18|Synthesizing module U109_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Synthesizing module U109_TOP in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:04:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:04:08 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:04:08 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:04:09 2025

###########################################################]
Pre-mapping Report

# Tue Sep 09 19:04:09 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U109\U109_TOP.sdc
@L: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)

@N: BN115 :"d:\amigapci\u109\u109_top.v":55:23:55:44|Removing instance U109_PCI_STATE_MACHINE (in view: work.U109_TOP(verilog)) of type view:work.U109_PCI_STATE_MACHINE(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U109_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:04:10 2025

###########################################################]
Map & Optimize Report

# Tue Sep 09 19:04:10 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 104MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 09 19:04:11 2025
#


Top view:               U109_TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U109\U109_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for U109_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 68
I/O primitives: 68
SB_IO          68 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:04:11 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U109_Implmnt its sbt path: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf " "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U109/U109_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf...
Parsing constraint file: D:/AmigaPCI/U109/U109_TOP.pcf ...
Warning: pin CLKB doesn't exist in the design netlist.ignoring the set_io command on line 2 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin CLKP doesn't exist in the design netlist.ignoring the set_io command on line 3 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[0] doesn't exist in the design netlist.ignoring the set_io command on line 37 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[1] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[2] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[3] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[4] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[5] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[6] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[7] doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[8] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[9] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[10] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[11] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[12] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[13] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[14] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[15] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[16] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[17] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[18] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[19] doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[20] doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[21] doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[22] doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[23] doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[24] doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[25] doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[26] doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[27] doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[28] doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[29] doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[30] doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[31] doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[0] doesn't exist in the design netlist.ignoring the set_io command on line 102 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[1] doesn't exist in the design netlist.ignoring the set_io command on line 103 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[2] doesn't exist in the design netlist.ignoring the set_io command on line 104 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[3] doesn't exist in the design netlist.ignoring the set_io command on line 105 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[4] doesn't exist in the design netlist.ignoring the set_io command on line 106 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[5] doesn't exist in the design netlist.ignoring the set_io command on line 107 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[6] doesn't exist in the design netlist.ignoring the set_io command on line 108 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[7] doesn't exist in the design netlist.ignoring the set_io command on line 109 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[8] doesn't exist in the design netlist.ignoring the set_io command on line 110 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[9] doesn't exist in the design netlist.ignoring the set_io command on line 111 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[10] doesn't exist in the design netlist.ignoring the set_io command on line 112 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[11] doesn't exist in the design netlist.ignoring the set_io command on line 113 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[12] doesn't exist in the design netlist.ignoring the set_io command on line 114 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[13] doesn't exist in the design netlist.ignoring the set_io command on line 115 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[14] doesn't exist in the design netlist.ignoring the set_io command on line 116 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[15] doesn't exist in the design netlist.ignoring the set_io command on line 117 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[16] doesn't exist in the design netlist.ignoring the set_io command on line 118 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[17] doesn't exist in the design netlist.ignoring the set_io command on line 119 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[18] doesn't exist in the design netlist.ignoring the set_io command on line 120 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[19] doesn't exist in the design netlist.ignoring the set_io command on line 121 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[20] doesn't exist in the design netlist.ignoring the set_io command on line 122 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[21] doesn't exist in the design netlist.ignoring the set_io command on line 123 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[22] doesn't exist in the design netlist.ignoring the set_io command on line 124 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[23] doesn't exist in the design netlist.ignoring the set_io command on line 125 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[24] doesn't exist in the design netlist.ignoring the set_io command on line 126 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[25] doesn't exist in the design netlist.ignoring the set_io command on line 127 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[26] doesn't exist in the design netlist.ignoring the set_io command on line 128 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[27] doesn't exist in the design netlist.ignoring the set_io command on line 129 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[28] doesn't exist in the design netlist.ignoring the set_io command on line 130 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[29] doesn't exist in the design netlist.ignoring the set_io command on line 131 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[30] doesn't exist in the design netlist.ignoring the set_io command on line 132 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[31] doesn't exist in the design netlist.ignoring the set_io command on line 133 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin RESETn doesn't exist in the design netlist.ignoring the set_io command on line 135 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin TSn doesn't exist in the design netlist.ignoring the set_io command on line 136 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin BGn doesn't exist in the design netlist.ignoring the set_io command on line 137 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin TACKn doesn't exist in the design netlist.ignoring the set_io command on line 138 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin RnW doesn't exist in the design netlist.ignoring the set_io command on line 139 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin BURSTn doesn't exist in the design netlist.ignoring the set_io command on line 142 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin PHASEA_D doesn't exist in the design netlist.ignoring the set_io command on line 143 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin IDSEL0 doesn't exist in the design netlist.ignoring the set_io command on line 148 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin IDSEL1 doesn't exist in the design netlist.ignoring the set_io command on line 149 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin IDSEL2 doesn't exist in the design netlist.ignoring the set_io command on line 150 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin IDSEL3 doesn't exist in the design netlist.ignoring the set_io command on line 151 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin IDSEL4 doesn't exist in the design netlist.ignoring the set_io command on line 152 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD_ENn doesn't exist in the design netlist.ignoring the set_io command on line 155 of file D:/AmigaPCI/U109/U109_TOP.pcf 
parse file D:/AmigaPCI/U109/U109_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
sdc_reader OK D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
Stored edif netlist at D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP...

write Timing Constraint to D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U109_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --outdir D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP
SDC file             - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	68
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	68/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	68
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	68/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 803
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 803
used logic cells: 1
Translating sdc file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --outdir "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc --outdir D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U109_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 33 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U109_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v" --vhdl "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd" --lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --report-file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:23:05 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
@I::"D:\AmigaPCI\U109\U109_BUFFERS.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U109\U109_TOP.v changed - recompiling
File D:\AmigaPCI\U109\U109_BUFFERS.v changed - recompiling
Selecting top level module U109_TOP
@N: CG364 :"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v":1:7:1:28|Synthesizing module U109_PCI_STATE_MACHINE in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_BUFFERS.v":1:7:1:18|Synthesizing module U109_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Synthesizing module U109_TOP in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:23:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:23:05 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:23:05 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:23:06 2025

###########################################################]
Pre-mapping Report

# Tue Sep 09 19:23:07 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U109\U109_TOP.sdc
@L: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: BN115 :"d:\amigapci\u109\u109_top.v":49:23:49:44|Removing instance U109_PCI_STATE_MACHINE (in view: work.U109_TOP(verilog)) of type view:work.U109_PCI_STATE_MACHINE(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U109_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:23:07 2025

###########################################################]
Map & Optimize Report

# Tue Sep 09 19:23:07 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 09 19:23:08 2025
#


Top view:               U109_TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U109\U109_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for U109_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 68
I/O primitives: 68
SB_IO          68 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:23:08 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U109_Implmnt its sbt path: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf " "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U109/U109_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf...
Parsing constraint file: D:/AmigaPCI/U109/U109_TOP.pcf ...
Warning: pin AD_ENn doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U109/U109_TOP.pcf 
parse file D:/AmigaPCI/U109/U109_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
sdc_reader OK D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
Stored edif netlist at D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP...

write Timing Constraint to D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U109_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --outdir D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP
SDC file             - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	68
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	68/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
W2714: Invalid pin location 109 for IO D[31]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	68
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	68/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 831
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 831
used logic cells: 1
Translating sdc file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --outdir "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc --outdir D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U109_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 33 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U109_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v" --vhdl "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd" --lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --report-file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:33:55 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module U109_TOP
@N: CG364 :"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v":1:7:1:28|Synthesizing module U109_PCI_STATE_MACHINE in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Synthesizing module U109_TOP in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:33:55 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:33:55 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:33:55 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:33:56 2025

###########################################################]
Pre-mapping Report

# Tue Sep 09 19:33:57 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U109\U109_TOP.sdc
@L: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: BN115 :"d:\amigapci\u109\u109_top.v":49:23:49:44|Removing instance U109_PCI_STATE_MACHINE (in view: work.U109_TOP(verilog)) of type view:work.U109_PCI_STATE_MACHINE(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U109_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:33:57 2025

###########################################################]
Map & Optimize Report

# Tue Sep 09 19:33:57 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 09 19:33:58 2025
#


Top view:               U109_TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U109\U109_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for U109_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 4
I/O primitives: 4
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:33:58 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U109_Implmnt its sbt path: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt
APCI_U109_Implmnt: newer file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf " "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U109/U109_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf...
Parsing constraint file: D:/AmigaPCI/U109/U109_TOP.pcf ...
Warning: pin AD[0] doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[1] doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[2] doesn't exist in the design netlist.ignoring the set_io command on line 7 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[3] doesn't exist in the design netlist.ignoring the set_io command on line 8 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[4] doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[5] doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[6] doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[7] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[8] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[9] doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[10] doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[11] doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[12] doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[13] doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[14] doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[15] doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[16] doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[17] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[18] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[19] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[20] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[21] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[22] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[23] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[24] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[25] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[26] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[27] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[28] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[29] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[30] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[31] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[0] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[1] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[2] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[3] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[4] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[5] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[6] doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[7] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[8] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[9] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[10] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[11] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[12] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[13] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[14] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[15] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[16] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[17] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[18] doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[19] doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[20] doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[21] doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[22] doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[23] doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[24] doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[25] doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[26] doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[27] doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[28] doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[29] doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[30] doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[31] doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD_ENn doesn't exist in the design netlist.ignoring the set_io command on line 91 of file D:/AmigaPCI/U109/U109_TOP.pcf 
parse file D:/AmigaPCI/U109/U109_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
sdc_reader OK D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
Stored edif netlist at D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP...

write Timing Constraint to D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U109_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --outdir D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP
SDC file             - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1
used logic cells: 1
Translating sdc file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --outdir "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc --outdir D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U109_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U109_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v" --vhdl "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd" --lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --report-file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:36:59 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
Verilog syntax check successful!
File D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v changed - recompiling
File D:\AmigaPCI\U109\U109_TOP.v changed - recompiling
Selecting top level module U109_TOP
@N: CG364 :"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v":1:7:1:28|Synthesizing module U109_PCI_STATE_MACHINE in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Synthesizing module U109_TOP in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:37:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:37:00 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:37:00 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:37:01 2025

###########################################################]
Pre-mapping Report

# Tue Sep 09 19:37:01 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U109\U109_TOP.sdc
@L: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: BN115 :"d:\amigapci\u109\u109_top.v":49:23:49:44|Removing instance U109_PCI_STATE_MACHINE (in view: work.U109_TOP(verilog)) of type view:work.U109_PCI_STATE_MACHINE(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U109_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:37:01 2025

###########################################################]
Map & Optimize Report

# Tue Sep 09 19:37:01 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 09 19:37:02 2025
#


Top view:               U109_TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U109\U109_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for U109_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:37:02 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U109_Implmnt its sbt path: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf " "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U109/U109_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf...
Parsing constraint file: D:/AmigaPCI/U109/U109_TOP.pcf ...
Warning: pin AD[0] doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[1] doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[2] doesn't exist in the design netlist.ignoring the set_io command on line 7 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[3] doesn't exist in the design netlist.ignoring the set_io command on line 8 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[4] doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[5] doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[6] doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[7] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[8] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[9] doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[10] doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[11] doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[12] doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[13] doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[14] doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[15] doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[16] doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[17] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[18] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[19] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[20] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[21] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[22] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[23] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[24] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[25] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[26] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[27] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[28] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[29] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[30] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[31] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[0] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[1] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[2] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[3] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[4] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[5] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[6] doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[7] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[8] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[9] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[10] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[11] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[12] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[13] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[14] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[15] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[16] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[17] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[18] doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[19] doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[20] doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[21] doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[22] doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[23] doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[24] doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[25] doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[26] doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[27] doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[28] doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[29] doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[30] doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[31] doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U109/U109_TOP.pcf 
parse file D:/AmigaPCI/U109/U109_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
sdc_reader OK D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
Stored edif netlist at D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP...

write Timing Constraint to D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U109_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --outdir D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP
SDC file             - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Translating sdc file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --outdir "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc --outdir D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U109_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U109_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v" --vhdl "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd" --lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --report-file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:40:24 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
@E: CG243 :"D:\AmigaPCI\U109\U109_TOP.v":39:4:39:8|Expecting ) or comma delimiter
@I::"D:\AmigaPCI\U109\U109_BUFFERS.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:40:24 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:40:24 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:40:47 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
@I::"D:\AmigaPCI\U109\U109_BUFFERS.v" (library work)
Verilog syntax check successful!
Selecting top level module U109_TOP
@N: CG364 :"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v":1:7:1:28|Synthesizing module U109_PCI_STATE_MACHINE in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_BUFFERS.v":1:7:1:18|Synthesizing module U109_BUFFERS in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Synthesizing module U109_TOP in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:40:47 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:40:48 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:40:48 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:40:49 2025

###########################################################]
Pre-mapping Report

# Tue Sep 09 19:40:49 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U109\U109_TOP.sdc
@L: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: BN115 :"d:\amigapci\u109\u109_top.v":49:23:49:44|Removing instance U109_PCI_STATE_MACHINE (in view: work.U109_TOP(verilog)) of type view:work.U109_PCI_STATE_MACHINE(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U109_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:40:49 2025

###########################################################]
Map & Optimize Report

# Tue Sep 09 19:40:49 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 09 19:40:50 2025
#


Top view:               U109_TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U109\U109_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for U109_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 69
I/O primitives: 69
SB_IO          69 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:40:50 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U109_Implmnt its sbt path: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt
APCI_U109_Implmnt: newer file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf " "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U109/U109_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf...
Parsing constraint file: D:/AmigaPCI/U109/U109_TOP.pcf ...
start to read sdc/scf file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
sdc_reader OK D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
Stored edif netlist at D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP...

write Timing Constraint to D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U109_TOP

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --outdir D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP
SDC file             - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
W2714: Invalid pin location 109 for IO D[31]. Assignment will be ignored
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	69
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	69/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 832
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 832
used logic cells: 1
Translating sdc file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --outdir "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc --outdir D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U109_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 33 
I1212: Iteration  1 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U109_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v" --vhdl "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd" --lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --report-file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:42:11 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
@E: CG829 :"D:\AmigaPCI\U109\U109_TOP.v":43:0:43:0|Unexpected ) after comma -- missing port in ANSI port list
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:42:11 2025

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:42:11 2025

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "APCI_U109_syn.prj" -log "APCI_U109_Implmnt/APCI_U109.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of APCI_U109_Implmnt/APCI_U109.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: JASON-LAB

# Tue Sep 09 19:42:26 2025

#Implementation: APCI_U109_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v" (library work)
@I::"D:\AmigaPCI\U109\U109_TOP.v" (library work)
Verilog syntax check successful!
Selecting top level module U109_TOP
@N: CG364 :"D:\AmigaPCI\U109\U109_PCI_STATE_MACHINE.v":1:7:1:28|Synthesizing module U109_PCI_STATE_MACHINE in library work.

@N: CG364 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Synthesizing module U109_TOP in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:42:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:42:26 2025

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:42:26 2025

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_comp.srs changed - recompiling
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level
@N: NF107 :"D:\AmigaPCI\U109\U109_TOP.v":34:7:34:14|Selected library: work cell: U109_TOP view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Tue Sep 09 19:42:27 2025

###########################################################]
Pre-mapping Report

# Tue Sep 09 19:42:27 2025

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: D:\AmigaPCI\U109\U109_TOP.sdc
@L: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt 
Printing clock  summary report in "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)

@N: BN115 :"d:\amigapci\u109\u109_top.v":49:23:49:44|Removing instance U109_PCI_STATE_MACHINE (in view: work.U109_TOP(verilog)) of type view:work.U109_PCI_STATE_MACHINE(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist U109_TOP

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start     Requested     Requested     Clock     Clock     Clock
Clock     Frequency     Period        Type      Group     Load 
---------------------------------------------------------------
===============================================================

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 46MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:42:28 2025

###########################################################]
Map & Optimize Report

# Tue Sep 09 19:42:28 2025

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks



##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 105MB peak: 133MB)

Writing Analyst data base D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\synwork\APCI_U109_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\APCI_U109.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



##### START OF TIMING REPORT #####[
# Timing Report written on Tue Sep 09 19:42:29 2025
#


Top view:               U109_TOP
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\AmigaPCI\U109\U109_TOP.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: NA






Clock Relationships
*******************

Clocks            |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------
Starting  Ending  |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------
========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found


##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

---------------------------------------
Resource Usage Report for U109_TOP 

Mapping to part: ice40hx4ktq144
Cell usage:
SB_LUT4         0 uses

I/O ports: 5
I/O primitives: 5
SB_IO          5 uses

I/O Register bits:                  0
Register bits not including I/Os:   0 (0%)
Total load per clock:

@S |Mapping Summary:
Total  LUTs: 0 (0%)

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 25MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Tue Sep 09 19:42:29 2025

###########################################################]


Synthesis exit by 0.
Current Implementation APCI_U109_Implmnt its sbt path: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt
APCI_U109_Implmnt: newer file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf " "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist" "-pTQ144" "-yD:/AmigaPCI/U109/U109_TOP.pcf " -c --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.edf...
Parsing constraint file: D:/AmigaPCI/U109/U109_TOP.pcf ...
Warning: pin AD[0] doesn't exist in the design netlist.ignoring the set_io command on line 5 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[1] doesn't exist in the design netlist.ignoring the set_io command on line 6 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[2] doesn't exist in the design netlist.ignoring the set_io command on line 7 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[3] doesn't exist in the design netlist.ignoring the set_io command on line 8 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[4] doesn't exist in the design netlist.ignoring the set_io command on line 9 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[5] doesn't exist in the design netlist.ignoring the set_io command on line 10 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[6] doesn't exist in the design netlist.ignoring the set_io command on line 11 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[7] doesn't exist in the design netlist.ignoring the set_io command on line 12 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[8] doesn't exist in the design netlist.ignoring the set_io command on line 13 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[9] doesn't exist in the design netlist.ignoring the set_io command on line 14 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[10] doesn't exist in the design netlist.ignoring the set_io command on line 15 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[11] doesn't exist in the design netlist.ignoring the set_io command on line 16 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[12] doesn't exist in the design netlist.ignoring the set_io command on line 17 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[13] doesn't exist in the design netlist.ignoring the set_io command on line 18 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[14] doesn't exist in the design netlist.ignoring the set_io command on line 19 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[15] doesn't exist in the design netlist.ignoring the set_io command on line 20 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[16] doesn't exist in the design netlist.ignoring the set_io command on line 21 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[17] doesn't exist in the design netlist.ignoring the set_io command on line 22 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[18] doesn't exist in the design netlist.ignoring the set_io command on line 23 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[19] doesn't exist in the design netlist.ignoring the set_io command on line 24 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[20] doesn't exist in the design netlist.ignoring the set_io command on line 25 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[21] doesn't exist in the design netlist.ignoring the set_io command on line 26 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[22] doesn't exist in the design netlist.ignoring the set_io command on line 27 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[23] doesn't exist in the design netlist.ignoring the set_io command on line 28 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[24] doesn't exist in the design netlist.ignoring the set_io command on line 29 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[25] doesn't exist in the design netlist.ignoring the set_io command on line 30 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[26] doesn't exist in the design netlist.ignoring the set_io command on line 31 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[27] doesn't exist in the design netlist.ignoring the set_io command on line 32 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[28] doesn't exist in the design netlist.ignoring the set_io command on line 33 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[29] doesn't exist in the design netlist.ignoring the set_io command on line 34 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[30] doesn't exist in the design netlist.ignoring the set_io command on line 35 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin AD[31] doesn't exist in the design netlist.ignoring the set_io command on line 36 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[0] doesn't exist in the design netlist.ignoring the set_io command on line 38 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[1] doesn't exist in the design netlist.ignoring the set_io command on line 39 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[2] doesn't exist in the design netlist.ignoring the set_io command on line 40 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[3] doesn't exist in the design netlist.ignoring the set_io command on line 41 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[4] doesn't exist in the design netlist.ignoring the set_io command on line 42 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[5] doesn't exist in the design netlist.ignoring the set_io command on line 43 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[6] doesn't exist in the design netlist.ignoring the set_io command on line 44 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[7] doesn't exist in the design netlist.ignoring the set_io command on line 45 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[8] doesn't exist in the design netlist.ignoring the set_io command on line 46 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[9] doesn't exist in the design netlist.ignoring the set_io command on line 47 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[10] doesn't exist in the design netlist.ignoring the set_io command on line 48 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[11] doesn't exist in the design netlist.ignoring the set_io command on line 49 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[12] doesn't exist in the design netlist.ignoring the set_io command on line 50 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[13] doesn't exist in the design netlist.ignoring the set_io command on line 51 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[14] doesn't exist in the design netlist.ignoring the set_io command on line 52 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[15] doesn't exist in the design netlist.ignoring the set_io command on line 53 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[16] doesn't exist in the design netlist.ignoring the set_io command on line 54 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[17] doesn't exist in the design netlist.ignoring the set_io command on line 55 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[18] doesn't exist in the design netlist.ignoring the set_io command on line 56 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[19] doesn't exist in the design netlist.ignoring the set_io command on line 57 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[20] doesn't exist in the design netlist.ignoring the set_io command on line 58 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[21] doesn't exist in the design netlist.ignoring the set_io command on line 59 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[22] doesn't exist in the design netlist.ignoring the set_io command on line 60 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[23] doesn't exist in the design netlist.ignoring the set_io command on line 61 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[24] doesn't exist in the design netlist.ignoring the set_io command on line 62 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[25] doesn't exist in the design netlist.ignoring the set_io command on line 63 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[26] doesn't exist in the design netlist.ignoring the set_io command on line 64 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[27] doesn't exist in the design netlist.ignoring the set_io command on line 65 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[28] doesn't exist in the design netlist.ignoring the set_io command on line 66 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[29] doesn't exist in the design netlist.ignoring the set_io command on line 67 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[30] doesn't exist in the design netlist.ignoring the set_io command on line 68 of file D:/AmigaPCI/U109/U109_TOP.pcf 
Warning: pin D[31] doesn't exist in the design netlist.ignoring the set_io command on line 69 of file D:/AmigaPCI/U109/U109_TOP.pcf 
parse file D:/AmigaPCI/U109/U109_TOP.pcf  error. But they are ignored
start to read sdc/scf file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
sdc_reader OK D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/APCI_U109.scf
Stored edif netlist at D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP...

write Timing Constraint to D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: U109_TOP

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --outdir D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP
SDC file             - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	0
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	0
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	1
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
W2659: No Constrained paths were found. The placer will run in non-timing driven mode.
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.0 (sec)

Final Design Statistics
    Number of LUTs      	:	1
    Number of DFFs      	:	0
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	1/3520
    PLBs                        :	1/440
    BRAMs                       :	0/20
    IOs and GBIOs               :	5/107
    PLLs                        :	0/2


I2054: Placement of design completed successfully

I2076: Placer run-time: 0.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc" --dst_sdc_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2
used logic cells: 1
Translating sdc file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\placer\U109_TOP_pl.sdc...
Translated sdc file is D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --outdir "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router" --sdf_file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc --outdir D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\router --sdf_file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design U109_TOP
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1 
I1212: Iteration  1 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design U109_TOP
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v" --vhdl "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd" --lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\packer\U109_TOP_pk.sdc" --out-sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.v
Writing D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt/sbt/outputs/simulation_netlist\U109_TOP_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc" --sdf-file "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf" --report-file "D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\netlister\U109_TOP_sbt.sdc --sdf-file D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\simulation_netlist\U109_TOP_sbt.sdf --report-file D:\AmigaPCI\U109\APCI_U109\APCI_U109_Implmnt\sbt\outputs\timer\U109_TOP_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P04.dev" --design "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\netlist\oadb-U109_TOP" --device_name iCE40HX4K --package TQ144 --outdir "D:/AmigaPCI/U109/APCI_U109/APCI_U109_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on --set_unused_io_nopullup
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
7:45:55 PM
