<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Brightness_control_bcm.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="pointerRegister.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="pointerRegister.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="pointerRegister.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="pointerRegister.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pointerRegister.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="pointerRegister.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="pointerRegister.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="pointerRegister.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pointerRegister_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="pointerRegister_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="pointerRegister_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pointerRegister_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="pointerRegister_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1739952547" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1739952547">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954222" xil_pn:in_ck="1895500142827334286" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1739954222">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoryController.v"/>
      <outfile xil_pn:name="PointerRegtestbench.v"/>
      <outfile xil_pn:name="pointerRegister.v"/>
    </transform>
    <transform xil_pn:end_ts="1739952596" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-527525310063598275" xil_pn:start_ts="1739952596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739952596" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-8408193295331584261" xil_pn:start_ts="1739952596">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954326" xil_pn:in_ck="2640053320252462279" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1167126667408530635" xil_pn:start_ts="1739954326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/test.ngc"/>
      <outfile xil_pn:name="ipcore_dir/test.v"/>
    </transform>
    <transform xil_pn:end_ts="1739954224" xil_pn:in_ck="-1021296610030710335" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1739954224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="MemoryController.v"/>
      <outfile xil_pn:name="PointerRegtestbench.v"/>
      <outfile xil_pn:name="ipcore_dir/test.v"/>
      <outfile xil_pn:name="pointerRegister.v"/>
    </transform>
    <transform xil_pn:end_ts="1739954226" xil_pn:in_ck="-1021296610030710335" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-975158997594668551" xil_pn:start_ts="1739954224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pointerRegister_beh.prj"/>
      <outfile xil_pn:name="pointerRegister_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1739954326" xil_pn:in_ck="-7002199192227734795" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-765621508127833892" xil_pn:start_ts="1739954326">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="pointerRegister_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1739954311" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1739954311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954311" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5652714517877447035" xil_pn:start_ts="1739954311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954312" xil_pn:in_ck="2640053320252462279" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1167126667408530635" xil_pn:start_ts="1739954311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954312" xil_pn:in_ck="-5111960800216496106" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1739954312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954312" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-527525310063598275" xil_pn:start_ts="1739954312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954312" xil_pn:in_ck="-5111960800216496106" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1739954312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954312" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1348313245480412843" xil_pn:start_ts="1739954312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1739954317" xil_pn:in_ck="5213459802236331390" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-4033024823304003462" xil_pn:start_ts="1739954312">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="pointerRegister.lso"/>
      <outfile xil_pn:name="pointerRegister.ngc"/>
      <outfile xil_pn:name="pointerRegister.ngr"/>
      <outfile xil_pn:name="pointerRegister.prj"/>
      <outfile xil_pn:name="pointerRegister.stx"/>
      <outfile xil_pn:name="pointerRegister.syr"/>
      <outfile xil_pn:name="pointerRegister.xst"/>
      <outfile xil_pn:name="pointerRegister_beh.prj"/>
      <outfile xil_pn:name="pointerRegister_stx_beh.prj"/>
      <outfile xil_pn:name="pointerRegister_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
