Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Mon Mar 14 22:45:41 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  53          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (19)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.906        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.906        0.000                      0                  158        0.261        0.000                      0                  158        4.500        0.000                       0                    79  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.557ns  (logic 0.946ns (17.025%)  route 4.611ns (82.975%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.405    10.754    inputstorer/E[0]
    SLICE_X59Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.754    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.946ns (17.035%)  route 4.607ns (82.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.402    10.750    inputstorer/E[0]
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.946ns (17.035%)  route 4.607ns (82.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.402    10.750    inputstorer/E[0]
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             3.910ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.553ns  (logic 0.946ns (17.035%)  route 4.607ns (82.965%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.402    10.750    inputstorer/E[0]
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X59Y45         FDRE (Setup_fdre_C_CE)      -0.407    14.660    inputstorer/M_storeA_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -10.750    
  -------------------------------------------------------------------
                         slack                                  3.910    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.198ns  (logic 0.946ns (18.199%)  route 4.252ns (81.801%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.047    10.395    inputstorer/E[0]
    SLICE_X55Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X55Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X55Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.594    inputstorer/M_storeA_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.594    
                         arrival time                         -10.395    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.164ns  (logic 0.946ns (18.318%)  route 4.218ns (81.682%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          2.013    10.361    inputstorer/E[0]
    SLICE_X57Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453    14.858    inputstorer/CLK
    SLICE_X57Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
                         clock pessimism              0.179    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X57Y43         FDRE (Setup_fdre_C_CE)      -0.407    14.595    inputstorer/M_storeA_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.375ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu16/adder/s0/CEA2
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.820ns  (logic 0.946ns (19.628%)  route 3.874ns (80.372%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.668    10.017    alu16/adder/E[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CEA2
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542    14.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK
                         clock pessimism              0.179    15.126    
                         clock uncertainty           -0.035    15.091    
    DSP48_X1Y18          DSP48E1 (Setup_dsp48e1_CLK_CEA2)
                                                     -0.699    14.392    alu16/adder/s0
  -------------------------------------------------------------------
                         required time                         14.392    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  4.375    

Slack (MET) :             4.424ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 0.946ns (18.887%)  route 4.063ns (81.114%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.857    10.206    inputstorer/E[0]
    SLICE_X54Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452    14.857    inputstorer/CLK
    SLICE_X54Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C
                         clock pessimism              0.179    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X54Y43         FDRE (Setup_fdre_C_CE)      -0.371    14.630    inputstorer/M_storeA_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -10.206    
  -------------------------------------------------------------------
                         slack                                  4.424    

Slack (MET) :             4.479ns  (required time - arrival time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeA_q_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.920ns  (logic 0.946ns (19.228%)  route 3.974ns (80.772%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.613     5.197    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.686     6.339    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.463 f  inputstorer/btnA/M_last_q_i_4/O
                         net (fo=1, routed)           0.303     6.766    inputstorer/btnA/M_last_q_i_4_n_0
    SLICE_X58Y68         LUT5 (Prop_lut5_I4_O)        0.124     6.890 f  inputstorer/btnA/M_last_q_i_2/O
                         net (fo=1, routed)           0.790     7.680    inputstorer/btnA/M_last_q_i_2_n_0
    SLICE_X58Y65         LUT6 (Prop_lut6_I4_O)        0.124     7.804 r  inputstorer/btnA/M_last_q_i_1/O
                         net (fo=3, routed)           0.426     8.230    inputstorer/btnA/M_detector_a_in
    SLICE_X58Y66         LUT2 (Prop_lut2_I0_O)        0.118     8.348 r  inputstorer/btnA/s0_i_1/O
                         net (fo=17, routed)          1.768    10.117    inputstorer/E[0]
    SLICE_X57Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.454    14.859    inputstorer/CLK
    SLICE_X57Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[13]/C
                         clock pessimism              0.179    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X57Y48         FDRE (Setup_fdre_C_CE)      -0.407    14.596    inputstorer/M_storeA_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.117    
  -------------------------------------------------------------------
                         slack                                  4.479    

Slack (MET) :             4.552ns  (required time - arrival time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/M_storeB_q_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.178ns  (logic 1.014ns (19.583%)  route 4.164ns (80.417%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.132ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.548     5.132    inputstorer/btnB/CLK
    SLICE_X56Y68         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.518     5.650 r  inputstorer/btnB/M_ctr_q_reg[8]/Q
                         net (fo=2, routed)           0.815     6.465    inputstorer/btnB/M_ctr_q_reg[8]
    SLICE_X57Y68         LUT4 (Prop_lut4_I1_O)        0.124     6.589 f  inputstorer/btnB/M_last_q_i_5__0/O
                         net (fo=1, routed)           0.405     6.994    inputstorer/btnB/M_last_q_i_5__0_n_0
    SLICE_X57Y67         LUT5 (Prop_lut5_I4_O)        0.124     7.118 f  inputstorer/btnB/M_last_q_i_3__0/O
                         net (fo=1, routed)           0.574     7.692    inputstorer/btnB/M_last_q_i_3__0_n_0
    SLICE_X57Y66         LUT6 (Prop_lut6_I5_O)        0.124     7.816 r  inputstorer/btnB/M_last_q_i_1__0/O
                         net (fo=3, routed)           0.411     8.228    inputstorer/btnB/M_detector_b_in
    SLICE_X57Y67         LUT2 (Prop_lut2_I0_O)        0.124     8.352 r  inputstorer/btnB/s0_i_2/O
                         net (fo=17, routed)          1.959    10.310    inputstorer/M_last_q_reg[0]
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518    14.923    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
                         clock pessimism              0.179    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X58Y46         FDRE (Setup_fdre_C_CE)      -0.205    14.862    inputstorer/M_storeB_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -10.310    
  -------------------------------------------------------------------
                         slack                                  4.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.588     1.532    inputstorer/btnA/CLK
    SLICE_X59Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y65         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  inputstorer/btnA/M_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.117     1.790    inputstorer/btnA/M_ctr_q_reg[3]
    SLICE_X59Y65         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  inputstorer/btnA/M_ctr_q_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.898    inputstorer/btnA/M_ctr_q_reg[0]_i_3_n_4
    SLICE_X59Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.045    inputstorer/btnA/CLK
    SLICE_X59Y65         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[3]/C
                         clock pessimism             -0.514     1.532    
    SLICE_X59Y65         FDRE (Hold_fdre_C_D)         0.105     1.637    inputstorer/btnA/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.586     1.530    inputstorer/btnA/CLK
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  inputstorer/btnA/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.790    inputstorer/btnA/M_ctr_q_reg[11]
    SLICE_X59Y67         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  inputstorer/btnA/M_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    inputstorer/btnA/M_ctr_q_reg[8]_i_1_n_4
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.854     2.043    inputstorer/btnA/CLK
    SLICE_X59Y67         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[11]/C
                         clock pessimism             -0.514     1.530    
    SLICE_X59Y67         FDRE (Hold_fdre_C_D)         0.105     1.635    inputstorer/btnA/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.585     1.529    inputstorer/btnA/CLK
    SLICE_X59Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  inputstorer/btnA/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.789    inputstorer/btnA/M_ctr_q_reg[15]
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_4
    SLICE_X59Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.853     2.042    inputstorer/btnA/CLK
    SLICE_X59Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[15]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.105     1.634    inputstorer/btnA/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.584     1.528    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  inputstorer/btnA/M_ctr_q_reg[19]/Q
                         net (fo=2, routed)           0.119     1.788    inputstorer/btnA/M_ctr_q_reg[19]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_4
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     2.041    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[19]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    inputstorer/btnA/M_ctr_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.587     1.531    inputstorer/btnA/CLK
    SLICE_X59Y66         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  inputstorer/btnA/M_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.791    inputstorer/btnA/M_ctr_q_reg[7]
    SLICE_X59Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  inputstorer/btnA/M_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    inputstorer/btnA/M_ctr_q_reg[4]_i_1_n_4
    SLICE_X59Y66         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.855     2.044    inputstorer/btnA/CLK
    SLICE_X59Y66         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[7]/C
                         clock pessimism             -0.514     1.531    
    SLICE_X59Y66         FDRE (Hold_fdre_C_D)         0.105     1.636    inputstorer/btnA/M_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.559     1.503    inputstorer/btnB/CLK
    SLICE_X56Y68         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.164     1.667 r  inputstorer/btnB/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.792    inputstorer/btnB/M_ctr_q_reg[10]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  inputstorer/btnB/M_ctr_q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.902    inputstorer/btnB/M_ctr_q_reg[8]_i_1__0_n_5
    SLICE_X56Y68         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.825     2.015    inputstorer/btnB/CLK
    SLICE_X56Y68         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[10]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.134     1.637    inputstorer/btnB/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.558     1.502    inputstorer/btnB/CLK
    SLICE_X56Y69         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y69         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  inputstorer/btnB/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.791    inputstorer/btnB/M_ctr_q_reg[14]
    SLICE_X56Y69         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.901 r  inputstorer/btnB/M_ctr_q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnB/M_ctr_q_reg[12]_i_1__0_n_5
    SLICE_X56Y69         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.824     2.014    inputstorer/btnB/CLK
    SLICE_X56Y69         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[14]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.134     1.636    inputstorer/btnB/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 inputstorer/btnB/M_ctr_q_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnB/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.557     1.501    inputstorer/btnB/CLK
    SLICE_X56Y70         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.164     1.665 r  inputstorer/btnB/M_ctr_q_reg[18]/Q
                         net (fo=2, routed)           0.125     1.790    inputstorer/btnB/M_ctr_q_reg[18]
    SLICE_X56Y70         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.900 r  inputstorer/btnB/M_ctr_q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnB/M_ctr_q_reg[16]_i_1__0_n_5
    SLICE_X56Y70         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.823     2.013    inputstorer/btnB/CLK
    SLICE_X56Y70         FDRE                                         r  inputstorer/btnB/M_ctr_q_reg[18]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X56Y70         FDRE (Hold_fdre_C_D)         0.134     1.635    inputstorer/btnB/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.585     1.529    inputstorer/btnA/CLK
    SLICE_X59Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  inputstorer/btnA/M_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.116     1.786    inputstorer/btnA/M_ctr_q_reg[12]
    SLICE_X59Y68         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.901 r  inputstorer/btnA/M_ctr_q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.901    inputstorer/btnA/M_ctr_q_reg[12]_i_1_n_7
    SLICE_X59Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.853     2.042    inputstorer/btnA/CLK
    SLICE_X59Y68         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[12]/C
                         clock pessimism             -0.514     1.529    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.105     1.634    inputstorer/btnA/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 inputstorer/btnA/M_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputstorer/btnA/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.584     1.528    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  inputstorer/btnA/M_ctr_q_reg[16]/Q
                         net (fo=2, routed)           0.116     1.785    inputstorer/btnA/M_ctr_q_reg[16]
    SLICE_X59Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.900 r  inputstorer/btnA/M_ctr_q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.900    inputstorer/btnA/M_ctr_q_reg[16]_i_1_n_7
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.851     2.041    inputstorer/btnA/CLK
    SLICE_X59Y69         FDRE                                         r  inputstorer/btnA/M_ctr_q_reg[16]/C
                         clock pessimism             -0.514     1.528    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.105     1.633    inputstorer/btnA/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y43   inputstorer/M_storeA_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   inputstorer/M_storeA_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y47   inputstorer/M_storeA_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y48   inputstorer/M_storeA_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y48   inputstorer/M_storeA_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y48   inputstorer/M_storeA_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y43   inputstorer/M_storeA_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y45   inputstorer/M_storeA_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   inputstorer/M_storeA_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   inputstorer/M_storeA_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y43   inputstorer/M_storeA_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y47   inputstorer/M_storeA_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y48   inputstorer/M_storeA_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   inputstorer/M_storeA_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y48   inputstorer/M_storeA_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.732ns  (logic 5.641ns (31.813%)  route 12.091ns (68.187%))
  Logic Levels:           7  (IBUF=1 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          5.600     7.074    inputstorer/io_dip_IBUF[0]
    SLICE_X65Y39         LUT5 (Prop_lut5_I4_O)        0.124     7.198 r  inputstorer/io_led_OBUF[12]_inst_i_11/O
                         net (fo=5, routed)           0.907     8.105    inputstorer/io_led_OBUF[12]_inst_i_11_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I2_O)        0.124     8.229 r  inputstorer/io_led_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.946     9.175    inputstorer/io_led_OBUF[10]_inst_i_12_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I0_O)        0.124     9.299 r  inputstorer/io_led_OBUF[8]_inst_i_21/O
                         net (fo=1, routed)           0.707    10.005    inputstorer/io_led_OBUF[8]_inst_i_21_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.129 r  inputstorer/io_led_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           1.272    11.401    inputstorer/io_led_OBUF[8]_inst_i_7_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    11.525 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.660    14.185    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    17.732 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    17.732    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.308ns  (logic 5.926ns (34.236%)  route 11.383ns (65.764%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=48, routed)          3.740     5.260    inputstorer/io_dip_IBUF[6]
    SLICE_X59Y36         LUT3 (Prop_lut3_I1_O)        0.150     5.410 r  inputstorer/io_led_OBUF[23]_inst_i_14/O
                         net (fo=14, routed)          1.637     7.046    inputstorer/io_led_OBUF[23]_inst_i_14_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.372 r  inputstorer/io_led_OBUF[19]_inst_i_15/O
                         net (fo=12, routed)          0.624     7.996    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X59Y36         LUT6 (Prop_lut6_I2_O)        0.124     8.120 r  inputstorer/io_led_OBUF[11]_inst_i_12/O
                         net (fo=1, routed)           0.873     8.993    inputstorer/io_led_OBUF[11]_inst_i_12_n_0
    SLICE_X58Y36         LUT6 (Prop_lut6_I5_O)        0.124     9.117 r  inputstorer/io_led_OBUF[11]_inst_i_4/O
                         net (fo=1, routed)           1.259    10.376    inputstorer/io_led_OBUF[11]_inst_i_4_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I2_O)        0.124    10.500 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.250    13.750    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    17.308 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    17.308    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.254ns  (logic 5.756ns (33.357%)  route 11.499ns (66.643%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.520     5.994    io_dip_IBUF[0]
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.118 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=4, routed)           0.678     6.795    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X65Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.947 r  io_led_OBUF[22]_inst_i_17/O
                         net (fo=15, routed)          2.287     9.234    inputstorer/io_led_OBUF[11]_inst_i_1_5
    SLICE_X60Y37         LUT6 (Prop_lut6_I0_O)        0.332     9.566 r  inputstorer/io_led_OBUF[10]_inst_i_2/O
                         net (fo=1, routed)           0.755    10.322    inputstorer/io_led_OBUF[10]_inst_i_2_n_0
    SLICE_X59Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.446 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.259    13.705    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    17.254 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    17.254    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.139ns  (logic 5.523ns (32.224%)  route 11.616ns (67.776%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.646     6.120    inputstorer/io_dip_IBUF[0]
    SLICE_X58Y37         LUT2 (Prop_lut2_I1_O)        0.124     6.244 r  inputstorer/io_led_OBUF[19]_inst_i_14/O
                         net (fo=12, routed)          1.936     8.180    inputstorer/io_led_OBUF[19]_inst_i_14_n_0
    SLICE_X58Y41         LUT6 (Prop_lut6_I1_O)        0.124     8.304 r  inputstorer/io_led_OBUF[13]_inst_i_10/O
                         net (fo=3, routed)           0.820     9.124    inputstorer/io_led_OBUF[13]_inst_i_10_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.124     9.248 r  inputstorer/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           1.035    10.283    inputstorer/io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I0_O)        0.124    10.407 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.179    13.586    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    17.139 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    17.139    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.901ns  (logic 5.514ns (32.625%)  route 11.387ns (67.375%))
  Logic Levels:           6  (IBUF=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 f  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 f  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          5.560     7.034    io_dip_IBUF[0]
    SLICE_X65Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.158 r  io_led_OBUF[15]_inst_i_8/O
                         net (fo=1, routed)           0.667     7.825    inputstorer/io_led_OBUF[11]_inst_i_4_0
    SLICE_X65Y39         LUT6 (Prop_lut6_I5_O)        0.124     7.949 r  inputstorer/io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          1.173     9.121    inputstorer/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X57Y41         LUT6 (Prop_lut6_I0_O)        0.124     9.245 r  inputstorer/io_led_OBUF[12]_inst_i_5/O
                         net (fo=1, routed)           0.809    10.054    inputstorer/io_led_OBUF[12]_inst_i_5_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I3_O)        0.124    10.178 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.179    13.357    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    16.901 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    16.901    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.871ns  (logic 5.827ns (34.535%)  route 11.045ns (65.465%))
  Logic Levels:           7  (IBUF=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.797     6.271    inputstorer/io_dip_IBUF[0]
    SLICE_X59Y36         LUT5 (Prop_lut5_I4_O)        0.124     6.395 r  inputstorer/io_led_OBUF[16]_inst_i_12/O
                         net (fo=9, routed)           0.841     7.235    inputstorer/io_led_OBUF[16]_inst_i_12_n_0
    SLICE_X58Y37         LUT5 (Prop_lut5_I4_O)        0.152     7.387 r  inputstorer/io_led_OBUF[13]_inst_i_13/O
                         net (fo=3, routed)           0.674     8.062    inputstorer/io_led_OBUF[13]_inst_i_13_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I5_O)        0.326     8.388 r  inputstorer/io_led_OBUF[14]_inst_i_13/O
                         net (fo=1, routed)           0.784     9.171    inputstorer/io_led_OBUF[14]_inst_i_13_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I5_O)        0.124     9.295 r  inputstorer/io_led_OBUF[14]_inst_i_5/O
                         net (fo=1, routed)           0.443     9.738    inputstorer/io_led_OBUF[14]_inst_i_5_n_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.862 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.506    13.369    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    16.871 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    16.871    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.790ns  (logic 5.892ns (35.092%)  route 10.898ns (64.908%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=48, routed)          3.740     5.260    inputstorer/io_dip_IBUF[6]
    SLICE_X59Y36         LUT3 (Prop_lut3_I1_O)        0.150     5.410 r  inputstorer/io_led_OBUF[23]_inst_i_14/O
                         net (fo=14, routed)          1.637     7.046    inputstorer/io_led_OBUF[23]_inst_i_14_n_0
    SLICE_X60Y36         LUT6 (Prop_lut6_I5_O)        0.326     7.372 r  inputstorer/io_led_OBUF[19]_inst_i_15/O
                         net (fo=12, routed)          1.009     8.381    inputstorer/io_led_OBUF[19]_inst_i_15_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I2_O)        0.124     8.505 r  inputstorer/io_led_OBUF[16]_inst_i_9/O
                         net (fo=1, routed)           0.796     9.301    inputstorer/io_led_OBUF[16]_inst_i_9_n_0
    SLICE_X57Y40         LUT6 (Prop_lut6_I5_O)        0.124     9.425 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           1.064    10.490    inputstorer/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I0_O)        0.124    10.614 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.651    13.265    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    16.790 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    16.790    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.788ns  (logic 5.855ns (34.878%)  route 10.933ns (65.122%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.520     5.994    io_dip_IBUF[0]
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.118 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=4, routed)           0.678     6.795    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X65Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.947 r  io_led_OBUF[22]_inst_i_17/O
                         net (fo=15, routed)          1.740     8.687    inputstorer/io_led_OBUF[11]_inst_i_1_5
    SLICE_X61Y39         LUT6 (Prop_lut6_I0_O)        0.332     9.019 r  inputstorer/io_led_OBUF[17]_inst_i_12/O
                         net (fo=1, routed)           0.786     9.806    inputstorer/io_led_OBUF[17]_inst_i_12_n_0
    SLICE_X61Y36         LUT6 (Prop_lut6_I0_O)        0.124     9.930 r  inputstorer/io_led_OBUF[17]_inst_i_5/O
                         net (fo=1, routed)           0.934    10.863    inputstorer/io_led_OBUF[17]_inst_i_5_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I4_O)        0.124    10.987 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           2.275    13.263    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         3.526    16.788 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000    16.788    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[0]
                            (input port)
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.785ns  (logic 5.852ns (34.865%)  route 10.933ns (65.135%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  io_dip[0] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  io_dip_IBUF[0]_inst/O
                         net (fo=84, routed)          4.520     5.994    io_dip_IBUF[0]
    SLICE_X64Y41         LUT5 (Prop_lut5_I4_O)        0.124     6.118 r  io_led_OBUF[8]_inst_i_12/O
                         net (fo=4, routed)           0.678     6.795    io_led_OBUF[8]_inst_i_12_n_0
    SLICE_X65Y41         LUT3 (Prop_lut3_I0_O)        0.152     6.947 r  io_led_OBUF[22]_inst_i_17/O
                         net (fo=15, routed)          2.006     8.953    inputstorer/io_led_OBUF[11]_inst_i_1_5
    SLICE_X59Y40         LUT6 (Prop_lut6_I0_O)        0.332     9.285 r  inputstorer/io_led_OBUF[19]_inst_i_9/O
                         net (fo=1, routed)           0.495     9.780    inputstorer/io_led_OBUF[19]_inst_i_9_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I4_O)        0.124     9.904 r  inputstorer/io_led_OBUF[19]_inst_i_3/O
                         net (fo=1, routed)           0.784    10.688    inputstorer/io_led_OBUF[19]_inst_i_3_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I1_O)        0.124    10.812 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           2.450    13.262    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         3.522    16.785 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000    16.785    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.602ns  (logic 5.890ns (35.481%)  route 10.711ns (64.519%))
  Logic Levels:           7  (IBUF=1 LUT3=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         1.519     1.519 r  io_dip_IBUF[6]_inst/O
                         net (fo=48, routed)          3.694     5.213    inputstorer/io_dip_IBUF[6]
    SLICE_X56Y38         LUT3 (Prop_lut3_I1_O)        0.150     5.363 r  inputstorer/io_led_OBUF[11]_inst_i_9/O
                         net (fo=16, routed)          1.619     6.982    inputstorer/io_led_OBUF[11]_inst_i_9_n_0
    SLICE_X65Y38         LUT6 (Prop_lut6_I5_O)        0.328     7.310 r  inputstorer/io_led_OBUF[22]_inst_i_14/O
                         net (fo=13, routed)          1.195     8.505    inputstorer/io_led_OBUF[22]_inst_i_14_n_0
    SLICE_X64Y40         LUT6 (Prop_lut6_I0_O)        0.124     8.629 r  inputstorer/io_led_OBUF[18]_inst_i_8/O
                         net (fo=1, routed)           0.788     9.417    inputstorer/io_led_OBUF[18]_inst_i_8_n_0
    SLICE_X63Y40         LUT6 (Prop_lut6_I0_O)        0.124     9.541 r  inputstorer/io_led_OBUF[18]_inst_i_2/O
                         net (fo=1, routed)           0.959    10.500    inputstorer/io_led_OBUF[18]_inst_i_2_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I0_O)        0.124    10.624 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           2.456    13.080    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         3.521    16.602 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000    16.602    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.041ns  (logic 1.552ns (51.032%)  route 1.489ns (48.968%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  io_dip_IBUF[5]_inst/O
                         net (fo=50, routed)          0.780     1.010    inputstorer/io_dip_IBUF[5]
    SLICE_X65Y42         LUT6 (Prop_lut6_I4_O)        0.045     1.055 r  inputstorer/io_led_OBUF[23]_inst_i_2/O
                         net (fo=1, routed)           0.202     1.257    inputstorer/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.045     1.302 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.507     1.809    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.041 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     3.041    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.162ns  (logic 1.545ns (48.869%)  route 1.617ns (51.131%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          0.736     0.990    alu16/adder/io_dip_IBUF[2]
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.045     1.035 r  alu16/adder/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.881     1.916    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         1.246     3.162 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.162    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[2]
                            (input port)
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.360ns  (logic 1.591ns (47.368%)  route 1.768ns (52.632%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 f  io_dip[2] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[2]
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 f  io_dip_IBUF[2]_inst/O
                         net (fo=12, routed)          0.934     1.187    inputstorer/io_dip_IBUF[2]
    SLICE_X58Y43         LUT6 (Prop_lut6_I1_O)        0.045     1.232 r  inputstorer/io_led_OBUF[8]_inst_i_2/O
                         net (fo=1, routed)           0.099     1.331    inputstorer/io_led_OBUF[8]_inst_i_2_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.376 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.736     2.112    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.360 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.360    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.408ns  (logic 1.579ns (46.320%)  route 1.829ns (53.680%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          1.067     1.321    alu16/adder/io_dip_IBUF[2]
    SLICE_X56Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.366 r  alu16/adder/io_led_OBUF[20]_inst_i_3/O
                         net (fo=1, routed)           0.240     1.606    inputstorer/io_led[20]
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.651 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.173    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.408 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.408    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.409ns  (logic 1.573ns (46.155%)  route 1.836ns (53.845%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          1.126     1.380    alu16/adder/io_dip_IBUF[2]
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.425 r  alu16/adder/io_led_OBUF[21]_inst_i_3/O
                         net (fo=1, routed)           0.201     1.626    inputstorer/io_led[21]
    SLICE_X58Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.671 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.180    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.409 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.409    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[3]
                            (input port)
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.426ns  (logic 1.571ns (45.839%)  route 1.856ns (54.161%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  io_dip[3] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[3]
    E5                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[3]_inst/O
                         net (fo=33, routed)          0.987     1.241    alu16/adder/io_dip_IBUF[2]
    SLICE_X57Y45         LUT6 (Prop_lut6_I5_O)        0.045     1.286 r  alu16/adder/io_led_OBUF[17]_inst_i_3/O
                         net (fo=1, routed)           0.279     1.565    inputstorer/io_led[17]
    SLICE_X60Y45         LUT5 (Prop_lut5_I1_O)        0.045     1.610 r  inputstorer/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.200    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.227     3.426 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.426    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[6]
                            (input port)
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.430ns  (logic 1.578ns (46.010%)  route 1.852ns (53.990%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D4                                                0.000     0.000 r  io_dip[6] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[6]
    D4                   IBUF (Prop_ibuf_I_O)         0.286     0.286 r  io_dip_IBUF[6]_inst/O
                         net (fo=48, routed)          1.018     1.304    inputstorer/io_dip_IBUF[6]
    SLICE_X65Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.349 r  inputstorer/io_led_OBUF[15]_inst_i_3/O
                         net (fo=16, routed)          0.323     1.672    inputstorer/io_led_OBUF[15]_inst_i_3_n_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.717 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.228    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.430 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.430    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[4]
                            (input port)
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.476ns  (logic 1.601ns (46.057%)  route 1.875ns (53.943%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  io_dip[4] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[4]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  io_dip_IBUF[4]_inst/O
                         net (fo=50, routed)          1.058     1.294    inputstorer/io_dip_IBUF[4]
    SLICE_X65Y37         LUT6 (Prop_lut6_I3_O)        0.045     1.339 r  inputstorer/io_led_OBUF[23]_inst_i_16/O
                         net (fo=12, routed)          0.202     1.542    inputstorer/io_led_OBUF[23]_inst_i_16_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.587 r  inputstorer/io_led_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.051     1.638    inputstorer/io_led_OBUF[22]_inst_i_4_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I2_O)        0.045     1.683 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.563     2.246    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.476 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     3.476    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 io_dip[5]
                            (input port)
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.602ns  (logic 1.591ns (44.154%)  route 2.012ns (55.846%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  io_dip[5] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[5]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  io_dip_IBUF[5]_inst/O
                         net (fo=50, routed)          0.728     0.958    io_dip_IBUF[5]
    SLICE_X65Y43         LUT6 (Prop_lut6_I3_O)        0.045     1.003 r  io_led_OBUF[23]_inst_i_21/O
                         net (fo=16, routed)          0.283     1.286    inputstorer/io_led_OBUF[11]_inst_i_1_2
    SLICE_X64Y40         LUT6 (Prop_lut6_I4_O)        0.045     1.331 r  inputstorer/io_led_OBUF[16]_inst_i_5/O
                         net (fo=1, routed)           0.256     1.587    inputstorer/io_led_OBUF[16]_inst_i_5_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I3_O)        0.045     1.632 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           0.745     2.377    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.602 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000     3.602    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.569ns  (logic 25.364ns (44.837%)  route 31.206ns (55.163%))
  Logic Levels:           99  (CARRY4=80 LUT2=1 LUT3=14 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.817    38.860    alu16/adder/p_0_in__0[5]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.192 r  alu16/adder/io_led_OBUF[12]_inst_i_32/O
                         net (fo=1, routed)           0.000    39.192    inputstorer/io_led_OBUF[11]_inst_i_36[2]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.593 r  inputstorer/io_led_OBUF[12]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.593    inputstorer/io_led_OBUF[12]_inst_i_27_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.707 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.707    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.821    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  inputstorer/io_led_OBUF[12]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.935    inputstorer/io_led_OBUF[12]_inst_i_14_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.672    41.764    alu16/adder/p_0_in__0[4]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.329    42.093 r  alu16/adder/io_led_OBUF[11]_inst_i_35/O
                         net (fo=1, routed)           0.000    42.093    inputstorer/io_led_OBUF[10]_inst_i_32[2]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.494 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.494    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.608 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.608    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  inputstorer/io_led_OBUF[11]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.722    inputstorer/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.836    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.993 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[1]
                         net (fo=21, routed)          1.283    44.276    alu16/adder/p_0_in__0[3]
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.329    44.605 r  alu16/adder/io_led_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.605    inputstorer/io_led_OBUF[9]_inst_i_32[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.155 r  inputstorer/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.155    inputstorer/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.269 r  inputstorer/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.269    inputstorer/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.383 r  inputstorer/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.383    inputstorer/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.497 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.497    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.654 r  inputstorer/io_led_OBUF[10]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.747    47.402    alu16/adder/p_0_in__0[2]
    SLICE_X60Y40         LUT3 (Prop_lut3_I0_O)        0.329    47.731 r  alu16/adder/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    47.731    inputstorer/io_led_OBUF[8]_inst_i_55[2]
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.107 r  inputstorer/io_led_OBUF[9]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    48.107    inputstorer/io_led_OBUF[9]_inst_i_26_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.224 r  inputstorer/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.224    inputstorer/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.341 r  inputstorer/io_led_OBUF[9]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.341    inputstorer/io_led_OBUF[9]_inst_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.458    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.615 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.891    50.506    alu16/adder/p_0_in__0[1]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.332    50.838 r  alu16/adder/io_led_OBUF[8]_inst_i_55/O
                         net (fo=1, routed)           0.000    50.838    inputstorer/io_led_OBUF[8]_inst_i_43_0[1]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.388 r  inputstorer/io_led_OBUF[8]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.388    inputstorer/io_led_OBUF[8]_inst_i_48_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.502 r  inputstorer/io_led_OBUF[8]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.502    inputstorer/io_led_OBUF[8]_inst_i_43_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.616 r  inputstorer/io_led_OBUF[8]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.616    inputstorer/io_led_OBUF[8]_inst_i_38_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.730 r  inputstorer/io_led_OBUF[8]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.730    inputstorer/io_led_OBUF[8]_inst_i_36_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.001 f  inputstorer/io_led_OBUF[8]_inst_i_35/CO[0]
                         net (fo=2, routed)           0.881    52.882    adder/p_0_in__0[0]
    SLICE_X58Y44         LUT4 (Prop_lut4_I1_O)        0.373    53.255 r  io_led_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.405    53.660    io_led_OBUF[2]_inst_i_11_n_0
    SLICE_X59Y46         LUT6 (Prop_lut6_I2_O)        0.124    53.784 r  io_led_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           1.020    54.804    alu16/adder/io_led[2]_0
    SLICE_X57Y46         LUT6 (Prop_lut6_I5_O)        0.124    54.928 r  alu16/adder/io_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.312    58.240    io_led_OBUF[2]
    A5                   OBUF (Prop_obuf_I_O)         3.551    61.791 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    61.791    io_led[2]
    A5                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.526ns  (logic 25.360ns (44.865%)  route 31.166ns (55.135%))
  Logic Levels:           99  (CARRY4=80 LUT2=1 LUT3=14 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.817    38.860    alu16/adder/p_0_in__0[5]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.192 r  alu16/adder/io_led_OBUF[12]_inst_i_32/O
                         net (fo=1, routed)           0.000    39.192    inputstorer/io_led_OBUF[11]_inst_i_36[2]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.593 r  inputstorer/io_led_OBUF[12]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.593    inputstorer/io_led_OBUF[12]_inst_i_27_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.707 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.707    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.821    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  inputstorer/io_led_OBUF[12]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.935    inputstorer/io_led_OBUF[12]_inst_i_14_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.672    41.764    alu16/adder/p_0_in__0[4]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.329    42.093 r  alu16/adder/io_led_OBUF[11]_inst_i_35/O
                         net (fo=1, routed)           0.000    42.093    inputstorer/io_led_OBUF[10]_inst_i_32[2]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.494 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.494    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.608 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.608    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  inputstorer/io_led_OBUF[11]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.722    inputstorer/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.836    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.993 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[1]
                         net (fo=21, routed)          1.283    44.276    alu16/adder/p_0_in__0[3]
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.329    44.605 r  alu16/adder/io_led_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.605    inputstorer/io_led_OBUF[9]_inst_i_32[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.155 r  inputstorer/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.155    inputstorer/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.269 r  inputstorer/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.269    inputstorer/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.383 r  inputstorer/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.383    inputstorer/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.497 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.497    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.654 r  inputstorer/io_led_OBUF[10]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.747    47.402    alu16/adder/p_0_in__0[2]
    SLICE_X60Y40         LUT3 (Prop_lut3_I0_O)        0.329    47.731 r  alu16/adder/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    47.731    inputstorer/io_led_OBUF[8]_inst_i_55[2]
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.107 r  inputstorer/io_led_OBUF[9]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    48.107    inputstorer/io_led_OBUF[9]_inst_i_26_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.224 r  inputstorer/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.224    inputstorer/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.341 r  inputstorer/io_led_OBUF[9]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.341    inputstorer/io_led_OBUF[9]_inst_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.458    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.615 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.891    50.506    alu16/adder/p_0_in__0[1]
    SLICE_X55Y40         LUT3 (Prop_lut3_I0_O)        0.332    50.838 r  alu16/adder/io_led_OBUF[8]_inst_i_55/O
                         net (fo=1, routed)           0.000    50.838    inputstorer/io_led_OBUF[8]_inst_i_43_0[1]
    SLICE_X55Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.388 r  inputstorer/io_led_OBUF[8]_inst_i_48/CO[3]
                         net (fo=1, routed)           0.000    51.388    inputstorer/io_led_OBUF[8]_inst_i_48_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.502 r  inputstorer/io_led_OBUF[8]_inst_i_43/CO[3]
                         net (fo=1, routed)           0.000    51.502    inputstorer/io_led_OBUF[8]_inst_i_43_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.616 r  inputstorer/io_led_OBUF[8]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.000    51.616    inputstorer/io_led_OBUF[8]_inst_i_38_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.730 r  inputstorer/io_led_OBUF[8]_inst_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.730    inputstorer/io_led_OBUF[8]_inst_i_36_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    52.001 r  inputstorer/io_led_OBUF[8]_inst_i_35/CO[0]
                         net (fo=2, routed)           1.053    53.054    alu16/adder/p_0_in__0[0]
    SLICE_X58Y44         LUT6 (Prop_lut6_I5_O)        0.373    53.427 r  alu16/adder/io_led_OBUF[8]_inst_i_23/O
                         net (fo=1, routed)           0.594    54.021    inputstorer/io_led_OBUF[8]_inst_i_1_2
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124    54.145 r  inputstorer/io_led_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           1.272    55.416    inputstorer/io_led_OBUF[8]_inst_i_7_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.124    55.540 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.660    58.200    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         3.547    61.748 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    61.748    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.058ns  (logic 23.702ns (44.672%)  route 29.356ns (55.328%))
  Logic Levels:           92  (CARRY4=75 LUT2=1 LUT3=13 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.817    38.860    alu16/adder/p_0_in__0[5]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.192 r  alu16/adder/io_led_OBUF[12]_inst_i_32/O
                         net (fo=1, routed)           0.000    39.192    inputstorer/io_led_OBUF[11]_inst_i_36[2]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.593 r  inputstorer/io_led_OBUF[12]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.593    inputstorer/io_led_OBUF[12]_inst_i_27_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.707 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.707    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.821    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  inputstorer/io_led_OBUF[12]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.935    inputstorer/io_led_OBUF[12]_inst_i_14_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.672    41.764    alu16/adder/p_0_in__0[4]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.329    42.093 r  alu16/adder/io_led_OBUF[11]_inst_i_35/O
                         net (fo=1, routed)           0.000    42.093    inputstorer/io_led_OBUF[10]_inst_i_32[2]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.494 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.494    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.608 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.608    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  inputstorer/io_led_OBUF[11]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.722    inputstorer/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.836    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.993 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[1]
                         net (fo=21, routed)          1.283    44.276    alu16/adder/p_0_in__0[3]
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.329    44.605 r  alu16/adder/io_led_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.605    inputstorer/io_led_OBUF[9]_inst_i_32[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.155 r  inputstorer/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.155    inputstorer/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.269 r  inputstorer/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.269    inputstorer/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.383 r  inputstorer/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.383    inputstorer/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.497 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.497    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.654 r  inputstorer/io_led_OBUF[10]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.747    47.402    alu16/adder/p_0_in__0[2]
    SLICE_X60Y40         LUT3 (Prop_lut3_I0_O)        0.329    47.731 r  alu16/adder/io_led_OBUF[9]_inst_i_31/O
                         net (fo=1, routed)           0.000    47.731    inputstorer/io_led_OBUF[8]_inst_i_55[2]
    SLICE_X60Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    48.107 r  inputstorer/io_led_OBUF[9]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    48.107    inputstorer/io_led_OBUF[9]_inst_i_26_n_0
    SLICE_X60Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.224 r  inputstorer/io_led_OBUF[9]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    48.224    inputstorer/io_led_OBUF[9]_inst_i_21_n_0
    SLICE_X60Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.341 r  inputstorer/io_led_OBUF[9]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    48.341    inputstorer/io_led_OBUF[9]_inst_i_16_n_0
    SLICE_X60Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    48.458 r  inputstorer/io_led_OBUF[9]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.458    inputstorer/io_led_OBUF[9]_inst_i_13_n_0
    SLICE_X60Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.615 r  inputstorer/io_led_OBUF[9]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.487    50.102    alu16/adder/p_0_in__0[1]
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.332    50.434 r  alu16/adder/io_led_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           1.356    51.790    inputstorer/io_led[9]
    SLICE_X63Y38         LUT6 (Prop_lut6_I1_O)        0.124    51.914 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.816    54.730    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         3.549    58.279 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    58.279    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        50.725ns  (logic 22.487ns (44.331%)  route 28.238ns (55.669%))
  Logic Levels:           86  (CARRY4=70 LUT2=1 LUT3=12 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.817    38.860    alu16/adder/p_0_in__0[5]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.192 r  alu16/adder/io_led_OBUF[12]_inst_i_32/O
                         net (fo=1, routed)           0.000    39.192    inputstorer/io_led_OBUF[11]_inst_i_36[2]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.593 r  inputstorer/io_led_OBUF[12]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.593    inputstorer/io_led_OBUF[12]_inst_i_27_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.707 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.707    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.821    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  inputstorer/io_led_OBUF[12]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.935    inputstorer/io_led_OBUF[12]_inst_i_14_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.672    41.764    alu16/adder/p_0_in__0[4]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.329    42.093 r  alu16/adder/io_led_OBUF[11]_inst_i_35/O
                         net (fo=1, routed)           0.000    42.093    inputstorer/io_led_OBUF[10]_inst_i_32[2]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.494 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.494    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.608 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.608    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  inputstorer/io_led_OBUF[11]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.722    inputstorer/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.836    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.993 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[1]
                         net (fo=21, routed)          1.283    44.276    alu16/adder/p_0_in__0[3]
    SLICE_X62Y40         LUT3 (Prop_lut3_I0_O)        0.329    44.605 r  alu16/adder/io_led_OBUF[10]_inst_i_33/O
                         net (fo=1, routed)           0.000    44.605    inputstorer/io_led_OBUF[9]_inst_i_32[0]
    SLICE_X62Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.155 r  inputstorer/io_led_OBUF[10]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    45.155    inputstorer/io_led_OBUF[10]_inst_i_26_n_0
    SLICE_X62Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.269 r  inputstorer/io_led_OBUF[10]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    45.269    inputstorer/io_led_OBUF[10]_inst_i_21_n_0
    SLICE_X62Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.383 r  inputstorer/io_led_OBUF[10]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    45.383    inputstorer/io_led_OBUF[10]_inst_i_16_n_0
    SLICE_X62Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.497 r  inputstorer/io_led_OBUF[10]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.497    inputstorer/io_led_OBUF[10]_inst_i_13_n_0
    SLICE_X62Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    45.654 r  inputstorer/io_led_OBUF[10]_inst_i_8/CO[1]
                         net (fo=21, routed)          2.108    47.762    alu16/adder/p_0_in__0[2]
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.329    48.091 r  alu16/adder/io_led_OBUF[10]_inst_i_3/O
                         net (fo=1, routed)           0.922    49.013    inputstorer/io_led[10]
    SLICE_X59Y37         LUT6 (Prop_lut6_I1_O)        0.124    49.137 r  inputstorer/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.259    52.396    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         3.550    55.946 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    55.946    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.647ns  (logic 21.118ns (45.271%)  route 25.529ns (54.729%))
  Logic Levels:           80  (CARRY4=65 LUT2=1 LUT3=11 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.817    38.860    alu16/adder/p_0_in__0[5]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.192 r  alu16/adder/io_led_OBUF[12]_inst_i_32/O
                         net (fo=1, routed)           0.000    39.192    inputstorer/io_led_OBUF[11]_inst_i_36[2]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.593 r  inputstorer/io_led_OBUF[12]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.593    inputstorer/io_led_OBUF[12]_inst_i_27_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.707 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.707    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.821    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  inputstorer/io_led_OBUF[12]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.935    inputstorer/io_led_OBUF[12]_inst_i_14_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.672    41.764    alu16/adder/p_0_in__0[4]
    SLICE_X61Y40         LUT3 (Prop_lut3_I0_O)        0.329    42.093 r  alu16/adder/io_led_OBUF[11]_inst_i_35/O
                         net (fo=1, routed)           0.000    42.093    inputstorer/io_led_OBUF[10]_inst_i_32[2]
    SLICE_X61Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    42.494 r  inputstorer/io_led_OBUF[11]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.494    inputstorer/io_led_OBUF[11]_inst_i_30_n_0
    SLICE_X61Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.608 r  inputstorer/io_led_OBUF[11]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.608    inputstorer/io_led_OBUF[11]_inst_i_25_n_0
    SLICE_X61Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.722 r  inputstorer/io_led_OBUF[11]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.722    inputstorer/io_led_OBUF[11]_inst_i_20_n_0
    SLICE_X61Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.836 r  inputstorer/io_led_OBUF[11]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    42.836    inputstorer/io_led_OBUF[11]_inst_i_17_n_0
    SLICE_X61Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.993 r  inputstorer/io_led_OBUF[11]_inst_i_14/CO[1]
                         net (fo=21, routed)          0.786    43.780    inputstorer/p_0_in__0[3]
    SLICE_X54Y40         LUT6 (Prop_lut6_I2_O)        0.329    44.109 r  inputstorer/io_led_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.827    44.936    inputstorer/io_led_OBUF[11]_inst_i_7_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I5_O)        0.124    45.060 r  inputstorer/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.250    48.310    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.559    51.868 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    51.868    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        44.269ns  (logic 19.874ns (44.894%)  route 24.395ns (55.106%))
  Logic Levels:           74  (CARRY4=60 LUT2=1 LUT3=10 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.817    38.860    alu16/adder/p_0_in__0[5]
    SLICE_X59Y41         LUT3 (Prop_lut3_I0_O)        0.332    39.192 r  alu16/adder/io_led_OBUF[12]_inst_i_32/O
                         net (fo=1, routed)           0.000    39.192    inputstorer/io_led_OBUF[11]_inst_i_36[2]
    SLICE_X59Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.593 r  inputstorer/io_led_OBUF[12]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    39.593    inputstorer/io_led_OBUF[12]_inst_i_27_n_0
    SLICE_X59Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.707 r  inputstorer/io_led_OBUF[12]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    39.707    inputstorer/io_led_OBUF[12]_inst_i_22_n_0
    SLICE_X59Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.821 r  inputstorer/io_led_OBUF[12]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    39.821    inputstorer/io_led_OBUF[12]_inst_i_17_n_0
    SLICE_X59Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.935 r  inputstorer/io_led_OBUF[12]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    39.935    inputstorer/io_led_OBUF[12]_inst_i_14_n_0
    SLICE_X59Y45         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.092 r  inputstorer/io_led_OBUF[12]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.412    41.504    inputstorer/p_0_in__0[4]
    SLICE_X58Y41         LUT6 (Prop_lut6_I3_O)        0.329    41.833 r  inputstorer/io_led_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.810    42.643    inputstorer/io_led_OBUF[12]_inst_i_2_n_0
    SLICE_X57Y39         LUT6 (Prop_lut6_I0_O)        0.124    42.767 r  inputstorer/io_led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           3.179    45.946    io_led_OBUF[12]
    E2                   OBUF (Prop_obuf_I_O)         3.544    49.490 r  io_led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    49.490    io_led[12]
    E2                                                                r  io_led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        41.765ns  (logic 18.654ns (44.665%)  route 23.111ns (55.335%))
  Logic Levels:           68  (CARRY4=55 LUT2=1 LUT3=9 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.890    35.673    alu16/adder/p_0_in__0[6]
    SLICE_X64Y42         LUT3 (Prop_lut3_I0_O)        0.329    36.002 r  alu16/adder/io_led_OBUF[13]_inst_i_36/O
                         net (fo=1, routed)           0.000    36.002    inputstorer/io_led_OBUF[12]_inst_i_33[0]
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    36.535 r  inputstorer/io_led_OBUF[13]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    36.535    inputstorer/io_led_OBUF[13]_inst_i_29_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.652 r  inputstorer/io_led_OBUF[13]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.652    inputstorer/io_led_OBUF[13]_inst_i_24_n_0
    SLICE_X64Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.769 r  inputstorer/io_led_OBUF[13]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.000    36.769    inputstorer/io_led_OBUF[13]_inst_i_19_n_0
    SLICE_X64Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    36.886 r  inputstorer/io_led_OBUF[13]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.000    36.886    inputstorer/io_led_OBUF[13]_inst_i_16_n_0
    SLICE_X64Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.043 r  inputstorer/io_led_OBUF[13]_inst_i_9/CO[1]
                         net (fo=21, routed)          1.720    38.763    inputstorer/p_0_in__0[5]
    SLICE_X58Y40         LUT6 (Prop_lut6_I1_O)        0.332    39.095 r  inputstorer/io_led_OBUF[13]_inst_i_2/O
                         net (fo=1, routed)           1.035    40.130    inputstorer/io_led_OBUF[13]_inst_i_2_n_0
    SLICE_X57Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.254 r  inputstorer/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           3.179    43.433    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         3.553    46.987 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    46.987    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.294ns  (logic 17.231ns (46.202%)  route 20.063ns (53.798%))
  Logic Levels:           62  (CARRY4=50 LUT2=1 LUT3=8 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          1.530    32.554    alu16/adder/p_0_in__0[7]
    SLICE_X63Y43         LUT3 (Prop_lut3_I0_O)        0.329    32.883 r  alu16/adder/io_led_OBUF[14]_inst_i_32/O
                         net (fo=1, routed)           0.000    32.883    inputstorer/io_led_OBUF[13]_inst_i_35[2]
    SLICE_X63Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    33.284 r  inputstorer/io_led_OBUF[14]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    33.284    inputstorer/io_led_OBUF[14]_inst_i_27_n_0
    SLICE_X63Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.398 r  inputstorer/io_led_OBUF[14]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    33.398    inputstorer/io_led_OBUF[14]_inst_i_22_n_0
    SLICE_X63Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.512 r  inputstorer/io_led_OBUF[14]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    33.512    inputstorer/io_led_OBUF[14]_inst_i_17_n_0
    SLICE_X63Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.626 r  inputstorer/io_led_OBUF[14]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    33.626    inputstorer/io_led_OBUF[14]_inst_i_14_n_0
    SLICE_X63Y47         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.783 r  inputstorer/io_led_OBUF[14]_inst_i_7/CO[1]
                         net (fo=21, routed)          0.759    34.542    alu16/adder/p_0_in__0[6]
    SLICE_X57Y42         LUT6 (Prop_lut6_I4_O)        0.329    34.871 r  alu16/adder/io_led_OBUF[14]_inst_i_4/O
                         net (fo=1, routed)           0.511    35.382    inputstorer/io_led[14]_0
    SLICE_X58Y42         LUT6 (Prop_lut6_I4_O)        0.124    35.506 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           3.506    39.013    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         3.503    42.516 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000    42.516    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.526ns  (logic 16.000ns (46.340%)  route 18.527ns (53.660%))
  Logic Levels:           56  (CARRY4=45 LUT2=1 LUT3=7 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.667    29.740    inputstorer/p_0_in__0[8]
    SLICE_X62Y45         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    30.525 r  inputstorer/io_led_OBUF[15]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    30.525    inputstorer/io_led_OBUF[15]_inst_i_31_n_0
    SLICE_X62Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.639 r  inputstorer/io_led_OBUF[15]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    30.639    inputstorer/io_led_OBUF[15]_inst_i_26_n_0
    SLICE_X62Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.753 r  inputstorer/io_led_OBUF[15]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.753    inputstorer/io_led_OBUF[15]_inst_i_21_n_0
    SLICE_X62Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.867 r  inputstorer/io_led_OBUF[15]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    30.867    inputstorer/io_led_OBUF[15]_inst_i_18_n_0
    SLICE_X62Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    31.024 r  inputstorer/io_led_OBUF[15]_inst_i_13/CO[1]
                         net (fo=21, routed)          2.018    33.042    inputstorer/p_0_in__0[7]
    SLICE_X60Y39         LUT6 (Prop_lut6_I1_O)        0.329    33.371 r  inputstorer/io_led_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           0.668    34.039    inputstorer/io_led_OBUF[15]_inst_i_6_n_0
    SLICE_X61Y39         LUT6 (Prop_lut6_I5_O)        0.124    34.163 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.085    36.247    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         3.501    39.748 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    39.748    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeB_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.453ns  (logic 14.740ns (45.418%)  route 17.714ns (54.582%))
  Logic Levels:           51  (CARRY4=40 LUT2=1 LUT3=7 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.637     5.221    inputstorer/CLK
    SLICE_X58Y46         FDRE                                         r  inputstorer/M_storeB_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y46         FDRE (Prop_fdre_C_Q)         0.456     5.677 r  inputstorer/M_storeB_q_reg[0]/Q
                         net (fo=51, routed)          1.276     6.953    inputstorer/Q[0]
    SLICE_X54Y47         LUT2 (Prop_lut2_I0_O)        0.124     7.077 r  inputstorer/io_led_OBUF[21]_inst_i_82/O
                         net (fo=1, routed)           0.000     7.077    inputstorer/io_led_OBUF[21]_inst_i_82_n_0
    SLICE_X54Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.590 r  inputstorer/io_led_OBUF[21]_inst_i_56/CO[3]
                         net (fo=1, routed)           0.000     7.590    inputstorer/io_led_OBUF[21]_inst_i_56_n_0
    SLICE_X54Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.707 r  inputstorer/io_led_OBUF[21]_inst_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.707    inputstorer/io_led_OBUF[21]_inst_i_37_n_0
    SLICE_X54Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.824 r  inputstorer/io_led_OBUF[21]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.001     7.825    inputstorer/io_led_OBUF[21]_inst_i_25_n_0
    SLICE_X54Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.942 r  inputstorer/io_led_OBUF[0]_inst_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.942    inputstorer/io_led_OBUF[0]_inst_i_3_n_0
    SLICE_X54Y51         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     8.196 r  inputstorer/io_led_OBUF[0]_inst_i_2/CO[0]
                         net (fo=24, routed)          1.048     9.244    alu16/adder/p_0_in__0[15]
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.367     9.611 r  alu16/adder/io_led_OBUF[21]_inst_i_74/O
                         net (fo=1, routed)           0.000     9.611    inputstorer/io_led_OBUF[21]_inst_i_70[0]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.161 r  inputstorer/io_led_OBUF[21]_inst_i_51/CO[3]
                         net (fo=1, routed)           0.000    10.161    inputstorer/io_led_OBUF[21]_inst_i_51_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.275 r  inputstorer/io_led_OBUF[21]_inst_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.275    inputstorer/io_led_OBUF[21]_inst_i_32_n_0
    SLICE_X55Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.389 r  inputstorer/io_led_OBUF[21]_inst_i_20/CO[3]
                         net (fo=1, routed)           0.001    10.390    inputstorer/io_led_OBUF[21]_inst_i_20_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.504 r  inputstorer/io_led_OBUF[21]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.504    inputstorer/io_led_OBUF[21]_inst_i_9_n_0
    SLICE_X55Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.661 r  inputstorer/io_led_OBUF[22]_inst_i_10/CO[1]
                         net (fo=21, routed)          1.699    12.359    alu16/adder/p_0_in__0[14]
    SLICE_X56Y47         LUT3 (Prop_lut3_I0_O)        0.329    12.688 r  alu16/adder/io_led_OBUF[21]_inst_i_69/O
                         net (fo=1, routed)           0.000    12.688    inputstorer/io_led_OBUF[20]_inst_i_32[2]
    SLICE_X56Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.064 r  inputstorer/io_led_OBUF[21]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    13.064    inputstorer/io_led_OBUF[21]_inst_i_50_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.181 r  inputstorer/io_led_OBUF[21]_inst_i_31/CO[3]
                         net (fo=1, routed)           0.000    13.181    inputstorer/io_led_OBUF[21]_inst_i_31_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.298 r  inputstorer/io_led_OBUF[21]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    13.299    inputstorer/io_led_OBUF[21]_inst_i_19_n_0
    SLICE_X56Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.416 r  inputstorer/io_led_OBUF[21]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.000    13.416    inputstorer/io_led_OBUF[21]_inst_i_8_n_0
    SLICE_X56Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    13.573 r  inputstorer/io_led_OBUF[21]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.220    14.793    alu16/adder/p_0_in__0[13]
    SLICE_X57Y47         LUT3 (Prop_lut3_I0_O)        0.332    15.125 r  alu16/adder/io_led_OBUF[20]_inst_i_31/O
                         net (fo=1, routed)           0.000    15.125    inputstorer/io_led_OBUF[17]_inst_i_66[2]
    SLICE_X57Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.526 r  inputstorer/io_led_OBUF[20]_inst_i_26/CO[3]
                         net (fo=1, routed)           0.000    15.526    inputstorer/io_led_OBUF[20]_inst_i_26_n_0
    SLICE_X57Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.640 r  inputstorer/io_led_OBUF[20]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.640    inputstorer/io_led_OBUF[20]_inst_i_21_n_0
    SLICE_X57Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.754 r  inputstorer/io_led_OBUF[20]_inst_i_15/CO[3]
                         net (fo=1, routed)           0.001    15.754    inputstorer/io_led_OBUF[20]_inst_i_15_n_0
    SLICE_X57Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.868 r  inputstorer/io_led_OBUF[20]_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.868    inputstorer/io_led_OBUF[20]_inst_i_6_n_0
    SLICE_X57Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    16.025 r  inputstorer/io_led_OBUF[20]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.892    17.917    alu16/adder/p_0_in__0[12]
    SLICE_X58Y46         LUT3 (Prop_lut3_I0_O)        0.329    18.246 r  alu16/adder/io_led_OBUF[17]_inst_i_67/O
                         net (fo=1, routed)           0.000    18.246    inputstorer/io_led_OBUF[17]_inst_i_63[0]
    SLICE_X58Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.796 r  inputstorer/io_led_OBUF[17]_inst_i_50/CO[3]
                         net (fo=1, routed)           0.000    18.796    inputstorer/io_led_OBUF[17]_inst_i_50_n_0
    SLICE_X58Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.910 r  inputstorer/io_led_OBUF[17]_inst_i_35/CO[3]
                         net (fo=1, routed)           0.000    18.910    inputstorer/io_led_OBUF[17]_inst_i_35_n_0
    SLICE_X58Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.024 r  inputstorer/io_led_OBUF[17]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000    19.024    inputstorer/io_led_OBUF[17]_inst_i_24_n_0
    SLICE_X58Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.138 r  inputstorer/io_led_OBUF[19]_inst_i_16/CO[3]
                         net (fo=1, routed)           0.001    19.139    inputstorer/io_led_OBUF[19]_inst_i_16_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.296 r  inputstorer/io_led_OBUF[19]_inst_i_8/CO[1]
                         net (fo=21, routed)          1.237    20.533    alu16/adder/p_0_in__0[11]
    SLICE_X60Y47         LUT3 (Prop_lut3_I0_O)        0.329    20.862 r  alu16/adder/io_led_OBUF[17]_inst_i_64/O
                         net (fo=1, routed)           0.000    20.862    inputstorer/io_led_OBUF[17]_inst_i_60[0]
    SLICE_X60Y47         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    21.395 r  inputstorer/io_led_OBUF[17]_inst_i_45/CO[3]
                         net (fo=1, routed)           0.000    21.395    inputstorer/io_led_OBUF[17]_inst_i_45_n_0
    SLICE_X60Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.512 r  inputstorer/io_led_OBUF[17]_inst_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.512    inputstorer/io_led_OBUF[17]_inst_i_30_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.629 r  inputstorer/io_led_OBUF[17]_inst_i_19/CO[3]
                         net (fo=1, routed)           0.001    21.629    inputstorer/io_led_OBUF[17]_inst_i_19_n_0
    SLICE_X60Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.746 r  inputstorer/io_led_OBUF[17]_inst_i_9/CO[3]
                         net (fo=1, routed)           0.000    21.746    inputstorer/io_led_OBUF[17]_inst_i_9_n_0
    SLICE_X60Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.903 r  inputstorer/io_led_OBUF[18]_inst_i_9/CO[1]
                         net (fo=21, routed)          2.025    23.928    alu16/adder/p_0_in__0[10]
    SLICE_X65Y46         LUT3 (Prop_lut3_I0_O)        0.332    24.260 r  alu16/adder/io_led_OBUF[17]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.260    inputstorer/io_led_OBUF[16]_inst_i_33[1]
    SLICE_X65Y46         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    24.658 r  inputstorer/io_led_OBUF[17]_inst_i_44/CO[3]
                         net (fo=1, routed)           0.000    24.658    inputstorer/io_led_OBUF[17]_inst_i_44_n_0
    SLICE_X65Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.772 r  inputstorer/io_led_OBUF[17]_inst_i_29/CO[3]
                         net (fo=1, routed)           0.000    24.772    inputstorer/io_led_OBUF[17]_inst_i_29_n_0
    SLICE_X65Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.886 r  inputstorer/io_led_OBUF[17]_inst_i_18/CO[3]
                         net (fo=1, routed)           0.000    24.886    inputstorer/io_led_OBUF[17]_inst_i_18_n_0
    SLICE_X65Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.000 r  inputstorer/io_led_OBUF[17]_inst_i_8/CO[3]
                         net (fo=1, routed)           0.001    25.001    inputstorer/io_led_OBUF[17]_inst_i_8_n_0
    SLICE_X65Y50         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.158 r  inputstorer/io_led_OBUF[17]_inst_i_4/CO[1]
                         net (fo=21, routed)          1.689    26.847    alu16/adder/p_0_in__0[9]
    SLICE_X61Y45         LUT3 (Prop_lut3_I0_O)        0.329    27.176 r  alu16/adder/io_led_OBUF[16]_inst_i_33/O
                         net (fo=1, routed)           0.000    27.176    inputstorer/io_led_OBUF[15]_inst_i_37[1]
    SLICE_X61Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    27.574 r  inputstorer/io_led_OBUF[16]_inst_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.574    inputstorer/io_led_OBUF[16]_inst_i_27_n_0
    SLICE_X61Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.688 r  inputstorer/io_led_OBUF[16]_inst_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.688    inputstorer/io_led_OBUF[16]_inst_i_22_n_0
    SLICE_X61Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.802 r  inputstorer/io_led_OBUF[16]_inst_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.802    inputstorer/io_led_OBUF[16]_inst_i_17_n_0
    SLICE_X61Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.916 r  inputstorer/io_led_OBUF[16]_inst_i_14/CO[3]
                         net (fo=1, routed)           0.000    27.916    inputstorer/io_led_OBUF[16]_inst_i_14_n_0
    SLICE_X61Y49         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.073 r  inputstorer/io_led_OBUF[16]_inst_i_7/CO[1]
                         net (fo=21, routed)          1.909    29.982    inputstorer/p_0_in__0[8]
    SLICE_X57Y40         LUT6 (Prop_lut6_I3_O)        0.329    30.311 r  inputstorer/io_led_OBUF[16]_inst_i_2/O
                         net (fo=1, routed)           1.064    31.375    inputstorer/io_led_OBUF[16]_inst_i_2_n_0
    SLICE_X61Y39         LUT5 (Prop_lut5_I0_O)        0.124    31.499 r  inputstorer/io_led_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           2.651    34.150    io_led_OBUF[16]
    G2                   OBUF (Prop_obuf_I_O)         3.525    37.675 r  io_led_OBUF[16]_inst/O
                         net (fo=0)                   0.000    37.675    io_led[16]
    G2                                                                r  io_led[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.325ns  (logic 1.466ns (63.023%)  route 0.860ns (36.977%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[0]/Q
                         net (fo=19, routed)          0.109     1.788    inputstorer/M_storeA_q_reg[14]_0[0]
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.833 r  inputstorer/io_led_OBUF[20]_inst_i_2/O
                         net (fo=1, routed)           0.228     2.061    inputstorer/io_led_OBUF[20]_inst_i_2_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.106 r  inputstorer/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.522     2.629    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.863 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.863    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.388ns (58.743%)  route 0.975ns (41.257%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.566     1.510    inputstorer/CLK
    SLICE_X55Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y43         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  inputstorer/M_storeA_q_reg[7]/Q
                         net (fo=18, routed)          0.463     2.114    inputstorer/M_storeA_q_reg[14]_0[7]
    SLICE_X61Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.159 r  inputstorer/io_led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           0.512     2.670    io_led_OBUF[15]
    K5                   OBUF (Prop_obuf_I_O)         1.202     3.872 r  io_led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.872    io_led[15]
    K5                                                                r  io_led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.516ns  (logic 1.460ns (58.038%)  route 1.056ns (41.962%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.568     1.512    inputstorer/CLK
    SLICE_X57Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y43         FDRE (Prop_fdre_C_Q)         0.141     1.653 r  inputstorer/M_storeA_q_reg[1]/Q
                         net (fo=17, routed)          0.264     1.917    inputstorer/M_storeA_q_reg[14]_0[1]
    SLICE_X58Y43         LUT6 (Prop_lut6_I5_O)        0.045     1.962 r  inputstorer/io_led_OBUF[21]_inst_i_2/O
                         net (fo=1, routed)           0.283     2.245    inputstorer/io_led_OBUF[21]_inst_i_2_n_0
    SLICE_X58Y45         LUT5 (Prop_lut5_I0_O)        0.045     2.290 r  inputstorer/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.509     2.799    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.229     4.028 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     4.028    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.565ns  (logic 1.479ns (57.680%)  route 1.085ns (42.320%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[0]/Q
                         net (fo=19, routed)          0.186     1.865    inputstorer/M_storeA_q_reg[14]_0[0]
    SLICE_X63Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.910 r  inputstorer/io_led_OBUF[8]_inst_i_6/O
                         net (fo=1, routed)           0.163     2.073    inputstorer/io_led_OBUF[8]_inst_i_6_n_0
    SLICE_X58Y43         LUT6 (Prop_lut6_I4_O)        0.045     2.118 r  inputstorer/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.736     2.854    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     4.102 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.102    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.598ns  (logic 1.453ns (55.934%)  route 1.145ns (44.066%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[5]/Q
                         net (fo=22, routed)          0.421     2.100    inputstorer/M_storeA_q_reg[14]_0[5]
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.145 r  inputstorer/io_led_OBUF[18]_inst_i_6/O
                         net (fo=1, routed)           0.051     2.196    inputstorer/io_led_OBUF[18]_inst_i_6_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I4_O)        0.045     2.241 r  inputstorer/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.672     2.914    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     4.136 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     4.136    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.454ns (55.263%)  route 1.177ns (44.737%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[4]/Q
                         net (fo=19, routed)          0.465     2.144    inputstorer/M_storeA_q_reg[14]_0[4]
    SLICE_X61Y38         LUT6 (Prop_lut6_I1_O)        0.045     2.189 r  inputstorer/io_led_OBUF[19]_inst_i_4/O
                         net (fo=1, routed)           0.052     2.241    inputstorer/io_led_OBUF[19]_inst_i_4_n_0
    SLICE_X61Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.286 r  inputstorer/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.660     2.946    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.223     4.169 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     4.169    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.719ns  (logic 1.461ns (53.726%)  route 1.258ns (46.274%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.595     1.539    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  inputstorer/M_storeA_q_reg[12]/Q
                         net (fo=19, routed)          0.644     2.324    inputstorer/M_storeA_q_reg[14]_0[12]
    SLICE_X63Y39         LUT6 (Prop_lut6_I3_O)        0.045     2.369 r  inputstorer/io_led_OBUF[22]_inst_i_4/O
                         net (fo=1, routed)           0.051     2.420    inputstorer/io_led_OBUF[22]_inst_i_4_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I2_O)        0.045     2.465 r  inputstorer/io_led_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           0.563     3.028    io_led_OBUF[22]
    L3                   OBUF (Prop_obuf_I_O)         1.230     4.258 r  io_led_OBUF[22]_inst/O
                         net (fo=0)                   0.000     4.258    io_led[22]
    L3                                                                r  io_led[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.745ns  (logic 1.390ns (50.632%)  route 1.355ns (49.368%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X58Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[6]/Q
                         net (fo=20, routed)          0.238     1.917    inputstorer/M_storeA_q_reg[14]_0[6]
    SLICE_X58Y42         LUT6 (Prop_lut6_I1_O)        0.045     1.962 r  inputstorer/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.117     3.079    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     4.283 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.283    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.531ns (54.412%)  route 1.283ns (45.588%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.569     1.513    inputstorer/CLK
    SLICE_X56Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y48         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  inputstorer/M_storeA_q_reg[14]/Q
                         net (fo=18, routed)          0.501     2.178    inputstorer/M_storeA_q_reg[14]_0[14]
    SLICE_X64Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.223 r  inputstorer/io_led_OBUF[23]_inst_i_19/O
                         net (fo=1, routed)           0.139     2.362    inputstorer/io_led_OBUF[23]_inst_i_19_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I0_O)        0.045     2.407 r  inputstorer/io_led_OBUF[23]_inst_i_5/O
                         net (fo=1, routed)           0.135     2.542    inputstorer/io_led_OBUF[23]_inst_i_5_n_0
    SLICE_X65Y40         LUT6 (Prop_lut6_I3_O)        0.045     2.587 r  inputstorer/io_led_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           0.507     3.095    io_led_OBUF[23]
    L2                   OBUF (Prop_obuf_I_O)         1.232     4.327 r  io_led_OBUF[23]_inst/O
                         net (fo=0)                   0.000     4.327    io_led[23]
    L2                                                                r  io_led[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputstorer/M_storeA_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.886ns  (logic 1.481ns (51.312%)  route 1.405ns (48.688%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.594     1.538    inputstorer/CLK
    SLICE_X59Y45         FDRE                                         r  inputstorer/M_storeA_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y45         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  inputstorer/M_storeA_q_reg[2]/Q
                         net (fo=18, routed)          0.476     2.155    inputstorer/M_storeA_q_reg[14]_0[2]
    SLICE_X63Y38         LUT6 (Prop_lut6_I3_O)        0.045     2.200 r  inputstorer/io_led_OBUF[9]_inst_i_4/O
                         net (fo=1, routed)           0.127     2.327    inputstorer/io_led_OBUF[9]_inst_i_4_n_0
    SLICE_X63Y38         LUT6 (Prop_lut6_I2_O)        0.045     2.372 r  inputstorer/io_led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.802     3.174    io_led_OBUF[9]
    E1                   OBUF (Prop_obuf_I_O)         1.250     4.424 r  io_led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.424    io_led[9]
    E1                                                                r  io_led[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.508ns  (logic 1.501ns (23.061%)  route 5.007ns (76.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          5.007     6.508    inputstorer/io_button_IBUF[0]
    SLICE_X58Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518     4.923    inputstorer/CLK
    SLICE_X58Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[6]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.503ns  (logic 1.501ns (23.076%)  route 5.003ns (76.924%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          5.003     6.503    inputstorer/io_button_IBUF[0]
    SLICE_X59Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.518     4.923    inputstorer/CLK
    SLICE_X59Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            alu16/adder/s0/RSTA
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.377ns  (logic 1.501ns (23.533%)  route 4.876ns (76.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.876     6.377    alu16/adder/SR[0]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.542     4.946    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.264ns  (logic 1.501ns (23.959%)  route 4.763ns (76.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.763     6.264    inputstorer/io_button_IBUF[0]
    SLICE_X57Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X57Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 1.501ns (25.100%)  route 4.478ns (74.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.478     5.979    inputstorer/io_button_IBUF[0]
    SLICE_X54Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X54Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[3]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.979ns  (logic 1.501ns (25.100%)  route 4.478ns (74.900%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.478     5.979    inputstorer/io_button_IBUF[0]
    SLICE_X55Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.452     4.857    inputstorer/CLK
    SLICE_X55Y43         FDRE                                         r  inputstorer/M_storeA_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.501ns (25.285%)  route 4.435ns (74.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.435     5.935    inputstorer/io_button_IBUF[0]
    SLICE_X54Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X54Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[9]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.501ns (25.285%)  route 4.435ns (74.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.435     5.935    inputstorer/io_button_IBUF[0]
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeB_q_reg[1]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.935ns  (logic 1.501ns (25.285%)  route 4.435ns (74.715%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.435     5.935    inputstorer/io_button_IBUF[0]
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X55Y47         FDRE                                         r  inputstorer/M_storeB_q_reg[2]/C

Slack:                    inf
  Source:                 io_button[2]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.777ns  (logic 1.501ns (25.979%)  route 4.276ns (74.021%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 r  io_button[2] (IN)
                         net (fo=0)                   0.000     0.000    io_button[2]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 r  io_button_IBUF[2]_inst/O
                         net (fo=34, routed)          4.276     5.777    inputstorer/io_button_IBUF[0]
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          1.453     4.858    inputstorer/CLK
    SLICE_X55Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[12]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.769ns  (logic 0.232ns (30.126%)  route 0.537ns (69.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.537     0.769    inputstorer/io_dip_IBUF[22]
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.825ns  (logic 0.254ns (30.815%)  route 0.571ns (69.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.571     0.825    inputstorer/io_dip_IBUF[17]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.257ns (30.694%)  route 0.580ns (69.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.580     0.837    inputstorer/io_dip_IBUF[18]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.221ns (25.096%)  route 0.659ns (74.904%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.659     0.879    inputstorer/io_dip_IBUF[21]
    SLICE_X56Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     2.028    inputstorer/CLK
    SLICE_X56Y48         FDRE                                         r  inputstorer/M_storeA_q_reg[14]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.930ns  (logic 0.221ns (23.726%)  route 0.710ns (76.274%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.710     0.930    alu16/adder/io_dip_IBUF[20]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK

Slack:                    inf
  Source:                 io_dip[19]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.955ns  (logic 0.257ns (26.875%)  route 0.699ns (73.125%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H3                                                0.000     0.000 r  io_dip[19] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[19]
    H3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_dip_IBUF[19]_inst/O
                         net (fo=4, routed)           0.699     0.955    inputstorer/io_dip_IBUF[18]
    SLICE_X57Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     2.028    inputstorer/CLK
    SLICE_X57Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[11]/C

Slack:                    inf
  Source:                 io_dip[23]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.232ns (24.081%)  route 0.730ns (75.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  io_dip[23] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[23]
    K2                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  io_dip_IBUF[23]_inst/O
                         net (fo=4, routed)           0.730     0.962    inputstorer/io_dip_IBUF[22]
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     2.028    inputstorer/CLK
    SLICE_X55Y48         FDRE                                         r  inputstorer/M_storeB_q_reg[15]/C

Slack:                    inf
  Source:                 io_dip[17]
                            (input port)
  Destination:            inputstorer/M_storeB_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.968ns  (logic 0.244ns (25.219%)  route 0.724ns (74.781%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H4                                                0.000     0.000 r  io_dip[17] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[17]
    H4                   IBUF (Prop_ibuf_I_O)         0.244     0.244 r  io_dip_IBUF[17]_inst/O
                         net (fo=4, routed)           0.724     0.968    inputstorer/io_dip_IBUF[16]
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.865     2.055    inputstorer/CLK
    SLICE_X58Y49         FDRE                                         r  inputstorer/M_storeB_q_reg[9]/C

Slack:                    inf
  Source:                 io_dip[18]
                            (input port)
  Destination:            inputstorer/M_storeA_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.980ns  (logic 0.254ns (25.959%)  route 0.725ns (74.041%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  io_dip[18] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[18]
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  io_dip_IBUF[18]_inst/O
                         net (fo=4, routed)           0.725     0.980    inputstorer/io_dip_IBUF[17]
    SLICE_X57Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.838     2.028    inputstorer/CLK
    SLICE_X57Y47         FDRE                                         r  inputstorer/M_storeA_q_reg[10]/C

Slack:                    inf
  Source:                 io_dip[22]
                            (input port)
  Destination:            alu16/adder/s0/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.221ns (22.277%)  route 0.770ns (77.723%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.116ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K3                                                0.000     0.000 r  io_dip[22] (IN)
                         net (fo=0)                   0.000     0.000    io_dip[22]
    K3                   IBUF (Prop_ibuf_I_O)         0.221     0.221 r  io_dip_IBUF[22]_inst/O
                         net (fo=4, routed)           0.770     0.991    alu16/adder/io_dip_IBUF[20]
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=79, routed)          0.926     2.116    alu16/adder/CLK
    DSP48_X1Y18          DSP48E1                                      r  alu16/adder/s0/CLK





