Model {
  Name			  "pll_wbsd_2"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.1027"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "fr=48e6,fi=2449e6,sen=200e6,N=51,f=0.125"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Mon Mar 14 23:34:43 2005"
  Creator		  "Owner"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "dbenson"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Mon Jul 25 15:11:51 2011"
  RTWModifiedTimeStamp	  233507507
  ModelVersionFormat	  "1.%<AutoIncrement:1027>"
  ConfigurationManager	  "none"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  SimulationMode	  "accelerator"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  "1e-4"
	  AbsTol		  "1e-4"
	  FixedStep		  ".01/(fr*N/M)"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "1/(50*fr*(N+f))"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-7"
	  SolverMode		  "Auto"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  off
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  on
	  OptimizeBlockIOStorage  off
	  BufferReuse		  off
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  off
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  off
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  Description		  "Generic Real-Time Target"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		13
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"GenerateTestInterfaces"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 72, 69, 952, 699 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "MS Sans Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "MS Sans Serif"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "MS Sans Serif"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
    }
    Block {
      BlockType		      Display
      Format		      "short"
      Decimation	      "10"
      Floating		      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Fcn
      Expr		      "sin(u[1])"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Logic
      Operator		      "AND"
      Inputs		      "2"
      IconShape		      "rectangular"
      AllPortsSameDT	      on
      OutDataTypeMode	      "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Math
      Operator		      "exp"
      OutputSignalType	      "auto"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      IntermediateResultsDataTypeStr "Inherit: Inherit via internal rule"
      AlgorithmType	      "Newton-Raphson"
      Iterations	      "3"
    }
    Block {
      BlockType		      Memory
      X0		      "0"
      InheritSampleTime	      off
      LinearizeMemory	      off
      LinearizeAsDelay	      off
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Product
      Inputs		      "2"
      Multiplication	      "Element-wise(.*)"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Sin
      SineType		      "Time based"
      TimeSource	      "Use simulation time"
      SampleTime	      "-1"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      TransferFcn
      Numerator		      "[1]"
      Denominator	      "[1 2 1]"
      AbsoluteTolerance	      "auto"
      ContinuousStateAttributes	"''"
      Realization	      "auto"
    }
    Block {
      BlockType		      TriggerPort
      TriggerType	      "rising"
      StatesWhenEnabling      "inherit"
      PropagateVarSize	      "During execution"
      ShowOutputPort	      off
      OutputDataType	      "auto"
      SampleTimeType	      "triggered"
      SampleTime	      "1"
      ZeroCross		      on
    }
    Block {
      BlockType		      UnitDelay
      X0		      "0"
      SampleTime	      "1"
      StateMustResolveToSignalObject off
      RTWStateStorageClass    "Auto"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "pll_wbsd_2"
    Location		    [141, 92, 919, 492]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    120
    Block {
      BlockType		      SubSystem
      Name		      "Div By N"
      SID		      1
      Ports		      [3, 3]
      Position		      [285, 204, 430, 266]
      BlockMirror	      on
      BackgroundColor	      "green"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Div By N"
	Location		[145, 233, 966, 548]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"160"
	Block {
	  BlockType		  Inport
	  Name			  "VCO"
	  SID			  2
	  Position		  [435, 43, 465, 57]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Phase Comp"
	  SID			  3
	  Position		  [150, 83, 180, 97]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "N_in"
	  SID			  4
	  Position		  [430, 130, 460, 145]
	  BlockRotation		  270
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "0"
	  SID			  5
	  Position		  [130, 44, 150, 56]
	  BlockMirror		  on
	  ShowName		  off
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Frequency Divider"
	  SID			  6
	  Ports			  [1, 1, 0, 1]
	  Position		  [340, 72, 395, 108]
	  BlockMirror		  on
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Frequency Divider"
	    Location		    [108, 230, 556, 389]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "divide # "
	      SID		      7
	      Position		      [125, 88, 155, 102]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      LatchByDelayingOutsideSignal on
	    }
	    Block {
	      BlockType		      TriggerPort
	      Name		      "clock in"
	      SID		      8
	      Ports		      []
	      Position		      [285, 95, 305, 115]
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant2"
	      SID		      9
	      Position		      [25, 35, 45, 55]
	      ShowName		      off
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Fcn
	      Name		      "Fcn4"
	      SID		      10
	      Position		      [280, 42, 330, 68]
	      ShowName		      off
	      Expr		      "u<1"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      11
	      Ports		      [2, 1]
	      Position		      [200, 39, 225, 66]
	      ShowName		      off
	      Operator		      "mod"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      12
	      Ports		      [2, 1]
	      Position		      [75, 35, 95, 55]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      13
	      Position		      [120, 25, 155, 65]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      " "
	      SID		      14
	      Position		      [360, 48, 390, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "divide # "
	      SrcPort		      1
	      Points		      [10, 0; 0, -35]
	      DstBlock		      "Math\nFunction"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Fcn4"
	      SrcPort		      1
	      DstBlock		      " "
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      Points		      [10, 0; 15, 0]
	      Branch {
		DstBlock		"Fcn4"
		DstPort			1
	      }
	      Branch {
		Points			[0, 65; -170, 0]
		DstBlock		"Sum"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      DstBlock		      "Math\nFunction"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant2"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Annotation {
	      Name		      "clock out"
	      Position		      [372, 71]
	    }
	  }
	}
	Block {
	  BlockType		  Switch
	  Name			  "Switch"
	  SID			  15
	  Position		  [80, 48, 105, 72]
	  BlockMirror		  on
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Threshold		  "0.5"
	  InputSameDT		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Width Control"
	  SID			  16
	  Ports			  [2, 1]
	  Position		  [210, 41, 255, 74]
	  BlockMirror		  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Width Control"
	    Location		    [511, 290, 845, 623]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "a4letter"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "VCO"
	      SID		      17
	      Position		      [15, 23, 45, 37]
	      FontName		      "Arial"
	      FontSize		      11
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "DIV"
	      SID		      18
	      Position		      [15, 53, 45, 67]
	      FontName		      "Arial"
	      FontSize		      11
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      SID		      19
	      Ports		      [2, 1]
	      Position		      [95, 16, 180, 74]
	      LibraryVersion	      "1.208"
	      FontName		      "Arial"
	      FontSize		      11
	      SourceBlock	      "dspswit3/Counter"
	      SourceType	      "Counter"
	      Direction		      "Up"
	      CountEvent	      "Rising edge"
	      CounterSize	      "User defined"
	      MaxCount		      "255"
	      InitialCount	      "0"
	      Output		      "Hit"
	      HitValue		      "27"
	      ResetInput	      on
	      SamplesPerFrame	      "1"
	      Ts		      "1"
	      CntDtype		      "double"
	      HitDtype		      "Logical"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "DFF"
	      SID		      20
	      Ports		      [1, 2, 0, 1]
	      Position		      [115, 185, 165, 225]
	      FontName		      "Arial"
	      FontSize		      11
	      MinAlgLoopOccurrences   off
	      PropExecContextOutsideSubsystem off
	      RTWSystemCode	      "Auto"
	      FunctionWithSeparateData off
	      Opaque		      off
	      RequestExecContextInheritance off
	      MaskHideContents	      off
	      System {
		Name			"DFF"
		Location		[175, 128, 487, 370]
		Open			off
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"A4"
		PaperUnits		"centimeters"
		TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"100"
		Block {
		  BlockType		  Inport
		  Name			  "D"
		  SID			  21
		  Position		  [25, 65, 55, 85]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		  LatchByDelayingOutsideSignal on
		}
		Block {
		  BlockType		  TriggerPort
		  Name			  "Trigger"
		  SID			  22
		  Ports			  []
		  Position		  [85, 25, 105, 45]
		}
		Block {
		  BlockType		  Logic
		  Name			  "Logical\nOperator1"
		  SID			  23
		  Ports			  [1, 1]
		  Position		  [85, 103, 115, 137]
		  NamePlacement		  "alternate"
		  ShowName		  off
		  Operator		  "NOT"
		}
		Block {
		  BlockType		  Outport
		  Name			  "Q"
		  SID			  24
		  Position		  [135, 65, 165, 85]
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Block {
		  BlockType		  Outport
		  Name			  "QB"
		  SID			  25
		  Position		  [135, 110, 165, 130]
		  Port			  "2"
		  IconDisplay		  "Port number"
		  OutDataType		  "sfix(16)"
		  OutScaling		  "2^0"
		}
		Line {
		  SrcBlock		  "D"
		  SrcPort		  1
		  Points		  [10, 0]
		  Branch {
		    DstBlock		    "Q"
		    DstPort		    1
		  }
		  Branch {
		    DstBlock		    "Logical\nOperator1"
		    DstPort		    1
		  }
		}
		Line {
		  SrcBlock		  "Logical\nOperator1"
		  SrcPort		  1
		  DstBlock		  "QB"
		  DstPort		  1
		}
	      }
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator1"
	      SID		      26
	      Ports		      [2, 1]
	      Position		      [103, 135, 172, 155]
	      BlockRotation	      270
	      BlockMirror	      on
	      ShowName		      off
	      FontName		      "Arial"
	      FontSize		      11
	      Operator		      "OR"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out"
	      SID		      27
	      Position		      [190, 190, 220, 200]
	      FontName		      "Arial"
	      FontSize		      11
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "VCO"
	      SrcPort		      1
	      DstBlock		      "Counter"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DIV"
	      SrcPort		      1
	      Points		      [0, 0; 10, 0]
	      Branch {
		DstBlock		"Counter"
		DstPort			2
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Logical\nOperator1"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Counter"
	      SrcPort		      1
	      Points		      [25, 0; 0, 75]
	      DstBlock		      "Logical\nOperator1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "DFF"
	      SrcPort		      1
	      DstBlock		      "Out"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "DFF"
	      SrcPort		      2
	      Points		      [5, 0; 0, 30; -75, 0]
	      DstBlock		      "DFF"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator1"
	      SrcPort		      1
	      DstBlock		      "DFF"
	      DstPort		      trigger
	    }
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Phase Comp Out"
	  SID			  28
	  Position		  [25, 53, 55, 67]
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "DivN_out"
	  SID			  29
	  Position		  [20, 123, 50, 137]
	  BlockMirror		  on
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "TP"
	  SID			  30
	  Position		  [160, 15, 190, 30]
	  BlockRotation		  270
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Frequency Divider"
	  SrcPort		  1
	  Points		  [0, 0; -55, 0]
	  Branch {
	    Points		    [0, -25]
	    DstBlock		    "Width Control"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 40]
	    DstBlock		    "DivN_out"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "VCO"
	  SrcPort		  1
	  Points		  [-50, 0; -15, 0]
	  Branch {
	    DstBlock		    "Width Control"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Frequency Divider"
	    DstPort		    trigger
	  }
	}
	Line {
	  SrcBlock		  "0"
	  SrcPort		  1
	  DstBlock		  "Switch"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "N_in"
	  SrcPort		  1
	  Points		  [0, -35]
	  DstBlock		  "Frequency Divider"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Switch"
	  SrcPort		  1
	  DstBlock		  "Phase Comp Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Phase Comp"
	  SrcPort		  1
	  Points		  [-10, 0; 0, -20]
	  DstBlock		  "Switch"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Width Control"
	  SrcPort		  1
	  Points		  [-30, 0]
	  Branch {
	    DstBlock		    "Switch"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "TP"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Display
      Name		      "Divider (decimated values)"
      SID		      31
      Ports		      [1]
      Position		      [625, 240, 715, 270]
      Decimation	      "100"
      Lockdown		      off
    }
    Block {
      BlockType		      Constant
      Name		      "Fraction"
      SID		      32
      Position		      [30, 306, 70, 324]
      Value		      "2450/48-51"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Frequency Compute"
      SID		      33
      Ports		      [1, 1]
      Position		      [305, 42, 400, 68]
      BlockMirror	      on
      NamePlacement	      "alternate"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Frequency Compute"
	Location		[246, 326, 576, 482]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "VCO Control"
	  SID			  34
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "F"
	  SID			  35
	  Position		  [95, 82, 115, 108]
	  Value			  "fi"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  36
	  Position		  [200, 25, 225, 55]
	  FontName		  "Helvetica"
	  Gain			  "1e-6"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain3"
	  SID			  37
	  Position		  [90, 25, 120, 55]
	  FontName		  "Helvetica"
	  Gain			  "sen"
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  38
	  Ports			  [2, 1]
	  Position		  [155, 30, 175, 50]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  39
	  Position		  [250, 33, 280, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "F"
	  SrcPort		  1
	  Points		  [45, 0]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gain3"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO Control"
	  SrcPort		  1
	  DstBlock		  "Gain3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Integer"
      SID		      40
      Position		      [535, 275, 555, 295]
      BlockMirror	      on
      Value		      "51"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      TransferFcn
      Name		      "Loop Filter"
      SID		      41
      Position		      [360, 109, 445, 151]
      BackgroundColor	      "yellow"
      Numerator		      "[1.5384e-006 1]"
      Denominator	      "[6.1536e-008 1]"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square1"
      SID		      42
      Ports		      [1, 1]
      Position		      [566, 160, 594, 185]
      BlockRotation	      270
      BlockMirror	      on
      BackgroundColor	      "yellow"
      NamePlacement	      "alternate"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],[20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73"
      ",70,67,63,60,57,53,50,47,44,40,36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,63,6"
      "5,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Make Square1"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  43
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  44
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  45
	  Ports			  [2, 1]
	  Position		  [135, 32, 165, 63]
	  Operator		  ">"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  46
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Make Square2"
      SID		      47
      Ports		      [1, 1]
      Position		      [95, 95, 120, 125]
      BackgroundColor	      "yellow"
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Make Square"
      MaskDescription	      "For input +ve values output is 1\nFor input -ve values output is 0"
      MaskDisplay	      "plot(0,0,100,100,[90,70,70,50,50,30,30,10,10],[20,20,40,40,20,20,40,40,20],[90,87,84,80,76,73"
      ",70,67,63,60,57,53,50,47,44,40,36,33,30,27,23,20,17,13,10],[70,65,63,62,63,65,70,75,77,78,77,75,70,65,63,62,63,6"
      "5,70,75,77,78,77,75,70])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"Make Square2"
	Location		[459, 360, 767, 528]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  48
	  Position		  [25, 33, 55, 47]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  49
	  Position		  [30, 80, 60, 110]
	  Value			  "0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  RelationalOperator
	  Name			  "Relational\nOperator"
	  SID			  50
	  Ports			  [2, 1]
	  Position		  [135, 32, 165, 63]
	  Operator		  ">"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  51
	  Position		  [270, 43, 300, 57]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Relational\nOperator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [55, 0]
	  DstBlock		  "Relational\nOperator"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Relational\nOperator"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Model Info"
      SID		      120
      Ports		      []
      Position		      [155, 424, 367, 449]
      ShowName		      off
      LibraryVersion	      "1.762"
      FontName		      "Arial"
      SourceBlock	      "simulink/Model-Wide\nUtilities/Model Info"
      SourceType	      "CMBlock"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      InitialBlockCM	      "none"
      BlockCM		      "none"
      Frame		      "on"
      DisplayStringWithTags   "Copywrite 2005-2010 The MathWorks, Inc."
      MaskDisplayString	      "Copywrite 2005-2010 The MathWorks, Inc."
      HorizontalTextAlignment "Center"
      LeftAlignmentValue      "0.5"
      SourceBlockDiagram      "pll_wbsd_2"
      TagMaxNumber	      "20"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Multi Stage Noise Shaping"
      SID		      52
      Ports		      [1, 2, 0, 1]
      Position		      [110, 275, 155, 350]
      BackgroundColor	      "green"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Multi Stage Noise Shaping"
	Location		[12, 229, 921, 660]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In"
	  SID			  53
	  Position		  [135, 365, 165, 380]
	  BlockRotation		  270
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  TriggerPort
	  Name			  "Trigger"
	  SID			  54
	  Ports			  []
	  Position		  [20, 160, 40, 180]
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Accumulator1"
	  SID			  55
	  Ports			  [1, 2]
	  Position		  [92, 210, 203, 265]
	  BlockRotation		  270
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Accumulator1"
	    Location		    [105, 304, 502, 473]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      56
	      Position		      [15, 48, 45, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      57
	      Position		      [60, 94, 95, 116]
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      58
	      Ports		      [2, 1]
	      Position		      [155, 22, 185, 53]
	      ShowName		      off
	      Operator		      "mod"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator"
	      SID		      59
	      Ports		      [2, 1]
	      Position		      [200, 82, 230, 113]
	      Port {
		PortNumber		1
		Name			"carry"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      60
	      Ports		      [2, 1]
	      Position		      [70, 20, 90, 40]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      61
	      Position		      [210, 20, 245, 60]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SUM"
	      SID		      62
	      Position		      [350, 43, 380, 57]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CA"
	      SID		      63
	      Position		      [340, 93, 370, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	    Line {
	      Name		      "carry"
	      Labels		      [0, 0]
	      SrcBlock		      "Relational\nOperator"
	      SrcPort		      1
	      DstBlock		      "CA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 10]
		DstBlock		"SUM"
		DstPort			1
	      }
	      Branch {
		Points			[0, -35; -225, 0; 0, 25]
		DstBlock		"Sum"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		DstBlock		"Relational\nOperator"
		DstPort			2
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Math\nFunction"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		DstBlock		"Math\nFunction"
		DstPort			1
	      }
	      Branch {
		Points			[0, 60]
		DstBlock		"Relational\nOperator"
		DstPort			1
	      }
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Accumulator2"
	  SID			  64
	  Ports			  [1, 2]
	  Position		  [62, 80, 173, 135]
	  BlockRotation		  270
	  TreatAsAtomicUnit	  on
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "Accumulator2"
	    Location		    [41, 266, 457, 451]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In"
	      SID		      65
	      Position		      [15, 48, 45, 62]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      66
	      Position		      [60, 94, 95, 116]
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Math
	      Name		      "Math\nFunction"
	      SID		      67
	      Ports		      [2, 1]
	      Position		      [155, 22, 185, 53]
	      ShowName		      off
	      Operator		      "mod"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator"
	      SID		      68
	      Ports		      [2, 1]
	      Position		      [200, 82, 230, 113]
	      Port {
		PortNumber		1
		Name			"carry"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Sum
	      Name		      "Sum"
	      SID		      69
	      Ports		      [2, 1]
	      Position		      [70, 20, 90, 40]
	      ShowName		      off
	      IconShape		      "round"
	      Inputs		      "|++"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      UnitDelay
	      Name		      "Unit Delay"
	      SID		      70
	      Position		      [210, 20, 245, 60]
	      SampleTime	      "-1"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "SUM"
	      SID		      71
	      Position		      [350, 43, 380, 57]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "CA"
	      SID		      72
	      Position		      [340, 93, 370, 107]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "Sum"
	      SrcPort		      1
	      Points		      [0, 0; 15, 0]
	      Branch {
		Points			[0, 60]
		DstBlock		"Relational\nOperator"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Math\nFunction"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Math\nFunction"
	      SrcPort		      1
	      DstBlock		      "Unit Delay"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 25, 0]
	      Branch {
		Points			[0, -60]
		DstBlock		"Math\nFunction"
		DstPort			2
	      }
	      Branch {
		DstBlock		"Relational\nOperator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Unit Delay"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, -35; -225, 0; 0, 25]
		DstBlock		"Sum"
		DstPort			1
	      }
	      Branch {
		Points			[0, 10]
		DstBlock		"SUM"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "carry"
	      Labels		      [0, 0]
	      SrcBlock		      "Relational\nOperator"
	      SrcPort		      1
	      DstBlock		      "CA"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In"
	      SrcPort		      1
	      DstBlock		      "Sum"
	      DstPort		      2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  73
	  Ports			  [1, 1]
	  Position		  [310, 45, 365, 85]
	  LibraryVersion	  "1.672"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay3"
	  SID			  74
	  Ports			  [1, 1]
	  Position		  [350, 135, 405, 175]
	  LibraryVersion	  "1.672"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay5"
	  SID			  75
	  Ports			  [1, 1]
	  Position		  [305, 310, 360, 350]
	  LibraryVersion	  "1.672"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay7"
	  SID			  76
	  Ports			  [1, 1]
	  Position		  [620, 210, 675, 250]
	  LibraryVersion	  "1.672"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  77
	  Ports			  [2, 1]
	  Position		  [475, 100, 495, 175]
	  ShowName		  off
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  SID			  78
	  Ports			  [2, 1]
	  Position		  [410, 42, 435, 73]
	  ShowName		  off
	  Inputs		  "+-"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum3"
	  SID			  79
	  Ports			  [2, 1]
	  Position		  [540, 194, 560, 261]
	  ShowName		  off
	  Inputs		  "-+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum4"
	  SID			  80
	  Ports			  [2, 1]
	  Position		  [585, 220, 605, 240]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum5"
	  SID			  81
	  Ports			  [2, 1]
	  Position		  [730, 220, 750, 240]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|++"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  82
	  Position		  [80, 35, 100, 55]
	  BlockRotation		  270
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sum 1"
	  SID			  83
	  Position		  [785, 223, 815, 237]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Sum 2"
	  SID			  84
	  Position		  [775, 133, 805, 147]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Delay7"
	  SrcPort		  1
	  Points		  [5, 0]
	  Branch {
	    Points		    [0, 40; -90, 0]
	    DstBlock		    "Sum4"
	    DstPort		    2
	  }
	  Branch {
	    DstBlock		    "Sum5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay5"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, -85]
	    DstBlock		    "Sum3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [275, 0]
	    DstBlock		    "Sum5"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum4"
	  SrcPort		  1
	  DstBlock		  "Delay7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator1"
	  SrcPort		  1
	  DstBlock		  "Accumulator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator2"
	  SrcPort		  1
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum3"
	  SrcPort		  1
	  DstBlock		  "Sum4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 70]
	    DstBlock		    "Sum3"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Sum 2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "In"
	  SrcPort		  1
	  Points		  [0, -20; 0, -10]
	  Branch {
	    DstBlock		    "Accumulator1"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay5"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Accumulator2"
	  SrcPort		  2
	  Points		  [0, -10; 160, 0]
	  Branch {
	    Points		    [-25, 0; 0, -35; 115, 0]
	    DstBlock		    "Sum2"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Delay1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Delay3"
	  SrcPort		  1
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [10, 0; 0, 60]
	  DstBlock		  "Sum1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Accumulator1"
	  SrcPort		  2
	  Points		  [0, -50]
	  DstBlock		  "Delay3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum5"
	  SrcPort		  1
	  DstBlock		  "Sum 1"
	  DstPort		  1
	}
	Annotation {
	  Name			  "Integrator"
	  Position		  [644, 296]
	}
      }
    }
    Block {
      BlockType		      Gain
      Name		      "Phase Comp Gain"
      SID		      85
      Position		      [235, 282, 280, 308]
      FontName		      "Helvetica"
      Gain		      "2/(51+1)"
      ParameterDataType	      "sfix(16)"
      ParameterScaling	      "2^0"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Phase Detector"
      SID		      86
      Ports		      [3, 1]
      Position		      [245, 98, 335, 162]
      BackgroundColor	      "yellow"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Phase Detector"
	Location		[97, 114, 759, 500]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"159"
	Block {
	  BlockType		  Inport
	  Name			  "Reference"
	  SID			  87
	  Position		  [25, 88, 55, 102]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "VCO/N"
	  SID			  88
	  Position		  [20, 148, 50, 162]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Compensation"
	  SID			  89
	  Position		  [20, 193, 50, 207]
	  Port			  "3"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  TransferFcn
	  Name			  "Integrator"
	  SID			  90
	  Position		  [205, 93, 265, 137]
	  Numerator		  "[5.12e+005]"
	  Denominator		  "[1 0]"
	}
	Block {
	  BlockType		  Logic
	  Name			  "OR"
	  SID			  91
	  Ports			  [2, 1]
	  Position		  [170, 30, 215, 65]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  Operator		  "OR"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "PFD"
	  SID			  92
	  Ports			  [2, 2]
	  Position		  [95, 83, 130, 127]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "PFD"
	    Location		    [2, 80, 517, 374]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "A4"
	    PaperUnits		    "centimeters"
	    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "ref"
	      SID		      93
	      Position		      [25, 43, 55, 57]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      Port {
		PortNumber		1
		Name			"Reference"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "var"
	      SID		      94
	      Position		      [15, 208, 45, 222]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	      Port {
		PortNumber		1
		Name			"Variable"
		RTWStorageClass		"Auto"
		DataLoggingNameMode	"SignalName"
	      }
	    }
	    Block {
	      BlockType		      Constant
	      Name		      "Constant"
	      SID		      95
	      Position		      [65, 95, 95, 125]
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "D Flip-Flop 1"
	      SID		      96
	      Ports		      [3, 2]
	      Position		      [205, 12, 250, 88]
	      LibraryVersion	      "1.41"
	      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
	      SourceType	      "DFlipFlop"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "D Flip-Flop 2"
	      SID		      97
	      Ports		      [3, 2]
	      Position		      [200, 177, 245, 253]
	      LibraryVersion	      "1.41"
	      SourceBlock	      "simulink_extras/Flip Flops/D Flip-Flop"
	      SourceType	      "DFlipFlop"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	    }
	    Block {
	      BlockType		      Logic
	      Name		      "Logical\nOperator"
	      SID		      98
	      Ports		      [2, 1]
	      Position		      [375, 112, 405, 143]
	      BlockMirror	      on
	      Operator		      "NAND"
	    }
	    Block {
	      BlockType		      Memory
	      Name		      "Memory"
	      SID		      99
	      Position		      [275, 115, 305, 145]
	      BlockMirror	      on
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator 1"
	      SID		      100
	      Position		      [275, 60, 295, 80]
	    }
	    Block {
	      BlockType		      Terminator
	      Name		      "Terminator 2"
	      SID		      101
	      Position		      [285, 225, 305, 245]
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "U"
	      SID		      102
	      Position		      [460, 23, 490, 37]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "D"
	      SID		      103
	      Position		      [465, 188, 495, 202]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      Name		      "Variable"
	      Labels		      [0, 0]
	      SrcBlock		      "var"
	      SrcPort		      1
	      DstBlock		      "D Flip-Flop 2"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop 1"
	      SrcPort		      2
	      DstBlock		      "Terminator 1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop 2"
	      SrcPort		      2
	      DstBlock		      "Terminator 2"
	      DstPort		      1
	    }
	    Line {
	      Name		      "Reference"
	      Labels		      [0, 1]
	      SrcBlock		      "ref"
	      SrcPort		      1
	      DstBlock		      "D Flip-Flop 1"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Constant"
	      SrcPort		      1
	      Points		      [0, 0; 35, 0]
	      Branch {
		Points			[0, -85]
		DstBlock		"D Flip-Flop 1"
		DstPort			1
	      }
	      Branch {
		Points			[0, 80]
		DstBlock		"D Flip-Flop 2"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "Memory"
	      SrcPort		      1
	      Points		      [0, 0; -90, 0]
	      Branch {
		Points			[0, -55]
		DstBlock		"D Flip-Flop 1"
		DstPort			3
	      }
	      Branch {
		Points			[0, 110]
		DstBlock		"D Flip-Flop 2"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop 1"
	      SrcPort		      1
	      Points		      [0, 0; 185, 0]
	      Branch {
		DstBlock		"U"
		DstPort			1
	      }
	      Branch {
		Points			[0, 90]
		DstBlock		"Logical\nOperator"
		DstPort			1
	      }
	    }
	    Line {
	      SrcBlock		      "D Flip-Flop 2"
	      SrcPort		      1
	      Points		      [0, 0; 185, 0]
	      Branch {
		DstBlock		"D"
		DstPort			1
	      }
	      Branch {
		Points			[0, -60]
		DstBlock		"Logical\nOperator"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "Logical\nOperator"
	      SrcPort		      1
	      DstBlock		      "Memory"
	      DstPort		      1
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Sample\nand Hold"
	  SID			  104
	  Ports			  [1, 1, 0, 1]
	  Position		  [300, 95, 345, 135]
	  ShowName		  off
	  LibraryVersion	  "1.672"
	  SourceBlock		  "dspsigops/Sample\nand Hold"
	  SourceType		  "Sample and Hold"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  trig			  "Rising edge"
	  initCond		  "0"
	  latchinput		  off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  105
	  Ports			  [3, 1]
	  Position		  [170, 84, 185, 146]
	  ShowName		  off
	  Inputs		  "+-+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out"
	  SID			  106
	  Position		  [375, 108, 405, 122]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "PFD"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "OR"
	  SrcPort		  1
	  Points		  [100, 0]
	  DstBlock		  "Sample\nand Hold"
	  DstPort		  trigger
	}
	Line {
	  SrcBlock		  "Reference"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "PFD"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55]
	    DstBlock		    "OR"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "PFD"
	  SrcPort		  2
	  Points		  [0, 0; 10, 0]
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, -60]
	    DstBlock		    "OR"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Integrator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Integrator"
	  SrcPort		  1
	  DstBlock		  "Sample\nand Hold"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "VCO/N"
	  SrcPort		  1
	  Points		  [15, 0; 0, -40]
	  DstBlock		  "PFD"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Compensation"
	  SrcPort		  1
	  Points		  [90, 0; 0, -65]
	  DstBlock		  "Sum"
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "Sample\nand Hold"
	  SrcPort		  1
	  DstBlock		  "Out"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "RF Spectum Analyzer"
      SID		      107
      Description	      "Spectrum Analyzer"
      Ports		      [1]
      Position		      [610, 103, 735, 157]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskPromptString	      "Bandwidth|Center Freq"
      MaskStyleString	      "edit,edit"
      MaskTunableValueString  "on,on"
      MaskCallbackString      "|"
      MaskEnableString	      "on,on"
      MaskVisibilityString    "on,on"
      MaskToolTipString	      "on,on"
      MaskVariables	      "BW=@1;Fc=@2;"
      MaskDisplay	      "fprintf('Spectrum Analyzer \\n Fc=%7.2f MHz \\n BW=%7.2f MHz',Fc/1e6,BW/1e6)"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "10e6|2.450e9"
      System {
	Name			"RF Spectum Analyzer"
	Location		[183, 266, 641, 464]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Input Signal"
	  SID			  108
	  Position		  [20, 87, 60, 103]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sin
	  Name			  "Sine Wave1"
	  SID			  109
	  Ports			  [0, 1]
	  Position		  [30, 20, 60, 50]
	  ShowName		  off
	  Amplitude		  "2*sqrt(2)"
	  Bias			  "0"
	  Frequency		  "2*pi*(Fc-BW/2)"
	  Phase			  "-pi/2"
	  Samples		  "10"
	  Offset		  "0"
	  SampleTime		  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Spectrum\nScope"
	  SID			  110
	  Ports			  [1]
	  Position		  [370, 35, 405, 85]
	  LibraryVersion	  "1.449"
	  DialogController	  "dspdialog.SpectrumScope"
	  DialogControllerArgs	  "DataTag0"
	  SourceBlock		  "dspsnks4/Spectrum\nScope"
	  SourceType		  "Spectrum Scope"
	  ShowPortLabels	  "none"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  ScopeProperties	  on
	  Domain		  "Frequency"
	  HorizSpan		  "1"
	  UseBuffer		  on
	  BufferSize		  "256"
	  Overlap		  "0"
	  inpFftLenInherit	  off
	  FFTlength		  "128"
	  numAvg		  "1"
	  DisplayProperties	  off
	  AxisGrid		  on
	  Memory		  off
	  FrameNumber		  on
	  AxisLegend		  off
	  AxisZoom		  off
	  OpenScopeAtSimStart	  on
	  OpenScopeImmediately	  off
	  FigPos		  "[4 30 389 221]"
	  AxisProperties	  off
	  XUnits		  "Hertz"
	  XRange		  "One-sided ([0...Fs/2])"
	  XDisplay		  "0"
	  InheritXIncr		  on
	  XIncr			  "1.0"
	  XLabel		  "Samples"
	  XLimit		  "Auto"
	  YUnits		  "dBW"
	  XMax			  "1"
	  XMin			  "0"
	  YMin			  "-100"
	  YMax			  "10"
	  YLabel		  "dBW"
	  LineProperties	  off
	  wintypeSpecScope	  "Hann"
	  RsSpecScope		  "50"
	  betaSpecScope		  "5"
	  winsampSpecScope	  "Periodic"
	  XAxisParamsVer	  "6.9"
	}
	Block {
	  BlockType		  Reference
	  Name			  "anti alias"
	  SID			  111
	  Ports			  [1, 1]
	  Position		  [215, 32, 280, 88]
	  LibraryVersion	  "1.288"
	  SourceBlock		  "dsparch4/Analog\nFilter Design"
	  SourceType		  "Analog Filter Design"
	  method		  "Elliptic"
	  filttype		  "Lowpass"
	  N			  "8"
	  Wlo			  "BW*2*pi"
	  Whi			  "80"
	  Rp			  "1"
	  Rs			  "120"
	}
	Block {
	  BlockType		  Product
	  Name			  "down convert"
	  SID			  112
	  Ports			  [2, 1]
	  Position		  [150, 41, 195, 74]
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  RndMeth		  "Floor"
	}
	Block {
	  BlockType		  ZeroOrderHold
	  Name			  "sampler"
	  SID			  113
	  Position		  [305, 41, 340, 79]
	  SampleTime		  "1/(2.56*BW)"
	}
	Line {
	  SrcBlock		  "Sine Wave1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 15]
	  DstBlock		  "down convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "sampler"
	  SrcPort		  1
	  DstBlock		  "Spectrum\nScope"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "anti alias"
	  SrcPort		  1
	  DstBlock		  "sampler"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "down convert"
	  SrcPort		  1
	  DstBlock		  "anti alias"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Input Signal"
	  SrcPort		  1
	  Points		  [15, 0; 0, -30]
	  DstBlock		  "down convert"
	  DstPort		  2
	}
      }
    }
    Block {
      BlockType		      Sin
      Name		      "Reference"
      SID		      114
      Ports		      [0, 1]
      Position		      [25, 95, 50, 125]
      BackgroundColor	      "yellow"
      ShowName		      off
      Amplitude		      "1"
      Bias		      "0"
      Frequency		      "2*pi*(48e6)"
      Phase		      "0"
      Samples		      "10"
      Offset		      "0"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      SID		      115
      Ports		      [2, 1]
      Position		      [480, 320, 500, 340]
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++|"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Display
      Name		      "Synthesized Frequency (MHz)"
      SID		      116
      Ports		      [1]
      Position		      [95, 42, 275, 68]
      BlockMirror	      on
      NamePlacement	      "alternate"
      FontName		      "Arial"
      Format		      "long_e"
      Decimation	      "401"
      Lockdown		      off
    }
    Block {
      BlockType		      Terminator
      Name		      "Terminator"
      SID		      117
      Position		      [235, 245, 255, 265]
      BlockMirror	      on
    }
    Block {
      BlockType		      Scope
      Name		      "VCO In"
      SID		      118
      Ports		      [1]
      Position		      [505, 39, 535, 71]
      Floating		      off
      Location		      [365, 517, 967, 762]
      Open		      on
      NumInputPorts	      "1"
      TickLabels	      "on"
      ZoomMode		      "yonly"
      List {
	ListType		AxesTitles
	axes1			"%<SignalLabel>"
      }
      TimeRange		      "1e-005"
      YMin		      "0"
      YMax		      "0.015"
      DataFormat	      "StructureWithTime"
      MaxDataPoints	      "50000"
      Decimation	      "100"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Reference
      Name		      "Voltage-Controlled\nOscillator"
      SID		      119
      Ports		      [1, 1]
      Position		      [485, 111, 565, 149]
      BackgroundColor	      "yellow"
      ShowName		      off
      LibraryVersion	      "1.37"
      SourceBlock	      "commsynccomp2/Continuous-Time\nVCO"
      SourceType	      "Continuous-Time VCO"
      ShowPortLabels	      "FromPortIcon"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      Ac		      "1"
      Fc		      "fi"
      Kc		      "sen"
      Ph		      "0"
    }
    Line {
      SrcBlock		      "Reference"
      SrcPort		      1
      DstBlock		      "Make Square2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Frequency Compute"
      SrcPort		      1
      DstBlock		      "Synthesized Frequency (MHz)"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Voltage-Controlled\nOscillator"
      SrcPort		      1
      Points		      [10, 0]
      Branch {
	DstBlock		"Make Square1"
	DstPort			1
      }
      Branch {
	DstBlock		"RF Spectum Analyzer"
	DstPort			1
      }
    }
    Line {
      Labels		      [2, 0]
      SrcBlock		      "Integer"
      SrcPort		      1
      Points		      [-40, 0]
      DstBlock		      "Sum1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      Points		      [80, 0; 0, -75]
      Branch {
	DstBlock		"Div By N"
	DstPort			3
      }
      Branch {
	DstBlock		"Divider (decimated values)"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Multi Stage Noise Shaping"
      SrcPort		      2
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Div By N"
      SrcPort		      1
      Points		      [-75, 0; 0, -65]
      DstBlock		      "Phase Detector"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Multi Stage Noise Shaping"
      SrcPort		      1
      DstBlock		      "Phase Comp Gain"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Phase Comp Gain"
      SrcPort		      1
      Points		      [175, 0; 0, -60]
      DstBlock		      "Div By N"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Phase Detector"
      SrcPort		      1
      DstBlock		      "Loop Filter"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Loop Filter"
      SrcPort		      1
      Points		      [15, 0]
      Branch {
	DstBlock		"Voltage-Controlled\nOscillator"
	DstPort			1
      }
      Branch {
	Points			[0, -75]
	Branch {
	  DstBlock		  "VCO In"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Frequency Compute"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Make Square2"
      SrcPort		      1
      DstBlock		      "Phase Detector"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Make Square1"
      SrcPort		      1
      Points		      [0, 25]
      DstBlock		      "Div By N"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Div By N"
      SrcPort		      2
      Points		      [-150, 0]
      Branch {
	DstBlock		"Multi Stage Noise Shaping"
	DstPort			trigger
      }
      Branch {
	Points			[0, -105]
	DstBlock		"Phase Detector"
	DstPort			2
      }
    }
    Line {
      SrcBlock		      "Fraction"
      SrcPort		      1
      DstBlock		      "Multi Stage Noise Shaping"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Div By N"
      SrcPort		      3
      DstBlock		      "Terminator"
      DstPort		      1
    }
    Annotation {
      Name		      "Phase Noise Cancellation for Wideband Sigma-Delta Fractional-N Phase-Locked Loops"
      Position		      [352, 13]
      FontName		      "Arial"
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Fr=48 MHz"
      Position		      [48, 138]
    }
    Annotation {
      Name		      "51.04166666*48MHz=2.450 GHz"
      Position		      [172, 81]
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
}
