//
//Written by GowinSynthesis
//Tool Version "V1.9.9.02"
//Sun May  5 18:24:41 2024

//Source file index table:
//file0 "\C:/wks/ework/FPGA/TangNano/github/TangNanoDCJ11MEM/TangNanoDCJ11MEM_project/src/top.v"
//file1 "\C:/wks/ework/FPGA/TangNano/github/TangNanoDCJ11MEM/TangNanoDCJ11MEM_project/src/uart.v"
//file2 "\C:/wks/ework/FPGA/TangNano/github/TangNanoDCJ11MEM/TangNanoDCJ11MEM_project/src/ws2812.v"
`timescale 100 ps/100 ps
module ws2812 (
  sys_clk_d,
  LED_G,
  LED_R,
  LED_B,
  LED_RGB_d
)
;
input sys_clk_d;
input [4:4] LED_G;
input [4:4] LED_R;
input [4:4] LED_B;
output LED_RGB_d;
wire n299_35;
wire n302_22;
wire n304_19;
wire n305_19;
wire n307_19;
wire n308_19;
wire n309_19;
wire n310_19;
wire n311_19;
wire n312_19;
wire n313_19;
wire n314_19;
wire n316_19;
wire n317_20;
wire n326_12;
wire n334_12;
wire n301_24;
wire state_1_8;
wire clk_count_15_9;
wire n342_15;
wire n341_14;
wire n340_14;
wire n339_14;
wire n338_14;
wire n337_14;
wire n336_14;
wire n335_14;
wire n333_14;
wire n332_14;
wire n331_14;
wire n330_14;
wire n329_14;
wire n328_14;
wire n327_14;
wire n325_14;
wire n324_14;
wire n323_14;
wire n322_14;
wire n321_14;
wire n320_14;
wire n319_14;
wire n318_15;
wire n300_28;
wire n299_36;
wire n302_23;
wire n302_24;
wire n304_20;
wire n305_20;
wire n307_20;
wire n308_20;
wire n309_20;
wire n312_20;
wire n315_20;
wire bit_count_4_9;
wire state_0_11;
wire state_0_12;
wire state_0_13;
wire clk_count_15_10;
wire n319_15;
wire n300_29;
wire n300_30;
wire n302_25;
wire n302_26;
wire n302_27;
wire n302_28;
wire n307_21;
wire bit_count_4_10;
wire state_0_14;
wire state_0_15;
wire state_0_16;
wire state_0_17;
wire state_0_18;
wire state_0_19;
wire n302_29;
wire state_0_20;
wire state_0_21;
wire state_0_22;
wire state_0_23;
wire state_0_24;
wire state_0_25;
wire n303_21;
wire n306_21;
wire n313_22;
wire n308_23;
wire n315_22;
wire n298_22;
wire n298_24;
wire [4:0] bit_count;
wire [23:4] data;
wire [2:0] state;
wire [15:0] clk_count;
wire VCC;
wire GND;
  LUT4 n299_s26 (
    .F(n299_35),
    .I0(n299_36),
    .I1(state[1]),
    .I2(state[2]),
    .I3(state[0]) 
);
defparam n299_s26.INIT=16'hBEAA;
  LUT4 n302_s18 (
    .F(n302_22),
    .I0(clk_count[14]),
    .I1(n302_23),
    .I2(n302_24),
    .I3(clk_count[15]) 
);
defparam n302_s18.INIT=16'h0708;
  LUT3 n304_s15 (
    .F(n304_19),
    .I0(n302_24),
    .I1(clk_count[13]),
    .I2(n304_20) 
);
defparam n304_s15.INIT=8'h14;
  LUT4 n305_s15 (
    .F(n305_19),
    .I0(clk_count[11]),
    .I1(n305_20),
    .I2(n302_24),
    .I3(clk_count[12]) 
);
defparam n305_s15.INIT=16'h0708;
  LUT3 n307_s15 (
    .F(n307_19),
    .I0(n302_24),
    .I1(clk_count[10]),
    .I2(n307_20) 
);
defparam n307_s15.INIT=8'h14;
  LUT4 n308_s15 (
    .F(n308_19),
    .I0(n308_20),
    .I1(n308_23),
    .I2(n302_24),
    .I3(clk_count[9]) 
);
defparam n308_s15.INIT=16'h0708;
  LUT4 n309_s15 (
    .F(n309_19),
    .I0(n309_20),
    .I1(n308_23),
    .I2(n302_24),
    .I3(clk_count[8]) 
);
defparam n309_s15.INIT=16'h0708;
  LUT4 n310_s15 (
    .F(n310_19),
    .I0(clk_count[6]),
    .I1(n308_23),
    .I2(n302_24),
    .I3(clk_count[7]) 
);
defparam n310_s15.INIT=16'h0708;
  LUT3 n311_s15 (
    .F(n311_19),
    .I0(n302_24),
    .I1(clk_count[6]),
    .I2(n308_23) 
);
defparam n311_s15.INIT=8'h14;
  LUT2 n312_s15 (
    .F(n312_19),
    .I0(n302_24),
    .I1(n312_20) 
);
defparam n312_s15.INIT=4'h4;
  LUT4 n313_s15 (
    .F(n313_19),
    .I0(clk_count[3]),
    .I1(n313_22),
    .I2(n302_24),
    .I3(clk_count[4]) 
);
defparam n313_s15.INIT=16'h0708;
  LUT3 n314_s15 (
    .F(n314_19),
    .I0(n302_24),
    .I1(clk_count[3]),
    .I2(n313_22) 
);
defparam n314_s15.INIT=8'h14;
  LUT3 n316_s15 (
    .F(n316_19),
    .I0(n302_24),
    .I1(clk_count[0]),
    .I2(clk_count[1]) 
);
defparam n316_s15.INIT=8'h14;
  LUT2 n317_s16 (
    .F(n317_20),
    .I0(clk_count[0]),
    .I1(n302_24) 
);
defparam n317_s16.INIT=4'h1;
  LUT3 n326_s8 (
    .F(n326_12),
    .I0(LED_G[4]),
    .I1(data[19]),
    .I2(state[1]) 
);
defparam n326_s8.INIT=8'hCA;
  LUT3 n334_s8 (
    .F(n334_12),
    .I0(LED_R[4]),
    .I1(data[11]),
    .I2(state[1]) 
);
defparam n334_s8.INIT=8'hCA;
  LUT4 bit_count_4_s4 (
    .F(n301_24),
    .I0(bit_count_4_9),
    .I1(state[1]),
    .I2(state[2]),
    .I3(state[0]) 
);
defparam bit_count_4_s4.INIT=16'h0007;
  LUT4 state_0_s5 (
    .F(state_1_8),
    .I0(state_0_11),
    .I1(state[0]),
    .I2(state_0_12),
    .I3(state_0_13) 
);
defparam state_0_s5.INIT=16'hFFF1;
  LUT4 clk_count_15_s4 (
    .F(clk_count_15_9),
    .I0(state_1_8),
    .I1(clk_count_15_10),
    .I2(n302_24),
    .I3(state[2]) 
);
defparam clk_count_15_s4.INIT=16'hCFF5;
  LUT2 n342_s10 (
    .F(n342_15),
    .I0(state[1]),
    .I1(LED_B[4]) 
);
defparam n342_s10.INIT=4'h4;
  LUT2 n341_s9 (
    .F(n341_14),
    .I0(state[1]),
    .I1(data[4]) 
);
defparam n341_s9.INIT=4'h8;
  LUT2 n340_s9 (
    .F(n340_14),
    .I0(state[1]),
    .I1(data[5]) 
);
defparam n340_s9.INIT=4'h8;
  LUT2 n339_s9 (
    .F(n339_14),
    .I0(state[1]),
    .I1(data[6]) 
);
defparam n339_s9.INIT=4'h8;
  LUT2 n338_s9 (
    .F(n338_14),
    .I0(state[1]),
    .I1(data[7]) 
);
defparam n338_s9.INIT=4'h8;
  LUT2 n337_s9 (
    .F(n337_14),
    .I0(state[1]),
    .I1(data[8]) 
);
defparam n337_s9.INIT=4'h8;
  LUT2 n336_s9 (
    .F(n336_14),
    .I0(state[1]),
    .I1(data[9]) 
);
defparam n336_s9.INIT=4'h8;
  LUT2 n335_s9 (
    .F(n335_14),
    .I0(state[1]),
    .I1(data[10]) 
);
defparam n335_s9.INIT=4'h8;
  LUT2 n333_s9 (
    .F(n333_14),
    .I0(state[1]),
    .I1(data[12]) 
);
defparam n333_s9.INIT=4'h8;
  LUT2 n332_s9 (
    .F(n332_14),
    .I0(state[1]),
    .I1(data[13]) 
);
defparam n332_s9.INIT=4'h8;
  LUT2 n331_s9 (
    .F(n331_14),
    .I0(state[1]),
    .I1(data[14]) 
);
defparam n331_s9.INIT=4'h8;
  LUT2 n330_s9 (
    .F(n330_14),
    .I0(state[1]),
    .I1(data[15]) 
);
defparam n330_s9.INIT=4'h8;
  LUT2 n329_s9 (
    .F(n329_14),
    .I0(state[1]),
    .I1(data[16]) 
);
defparam n329_s9.INIT=4'h8;
  LUT2 n328_s9 (
    .F(n328_14),
    .I0(state[1]),
    .I1(data[17]) 
);
defparam n328_s9.INIT=4'h8;
  LUT2 n327_s9 (
    .F(n327_14),
    .I0(state[1]),
    .I1(data[18]) 
);
defparam n327_s9.INIT=4'h8;
  LUT2 n325_s9 (
    .F(n325_14),
    .I0(state[1]),
    .I1(data[20]) 
);
defparam n325_s9.INIT=4'h8;
  LUT2 n324_s9 (
    .F(n324_14),
    .I0(state[1]),
    .I1(data[21]) 
);
defparam n324_s9.INIT=4'h8;
  LUT2 n323_s9 (
    .F(n323_14),
    .I0(state[1]),
    .I1(data[22]) 
);
defparam n323_s9.INIT=4'h8;
  LUT2 n322_s9 (
    .F(n322_14),
    .I0(bit_count[0]),
    .I1(state[1]) 
);
defparam n322_s9.INIT=4'h4;
  LUT3 n321_s9 (
    .F(n321_14),
    .I0(bit_count[0]),
    .I1(bit_count[1]),
    .I2(state[1]) 
);
defparam n321_s9.INIT=8'h60;
  LUT4 n320_s9 (
    .F(n320_14),
    .I0(bit_count[0]),
    .I1(bit_count[1]),
    .I2(bit_count[2]),
    .I3(state[1]) 
);
defparam n320_s9.INIT=16'h7800;
  LUT3 n319_s9 (
    .F(n319_14),
    .I0(bit_count[3]),
    .I1(n319_15),
    .I2(state[1]) 
);
defparam n319_s9.INIT=8'h60;
  LUT4 n318_s10 (
    .F(n318_15),
    .I0(bit_count[3]),
    .I1(n319_15),
    .I2(bit_count[4]),
    .I3(state[1]) 
);
defparam n318_s10.INIT=16'h7800;
  LUT4 n300_s21 (
    .F(n300_28),
    .I0(n300_29),
    .I1(n300_30),
    .I2(state[2]),
    .I3(clk_count_15_10) 
);
defparam n300_s21.INIT=16'hFFF8;
  LUT4 n299_s27 (
    .F(n299_36),
    .I0(state[2]),
    .I1(bit_count_4_9),
    .I2(data[23]),
    .I3(state[1]) 
);
defparam n299_s27.INIT=16'h1000;
  LUT2 n302_s19 (
    .F(n302_23),
    .I0(clk_count[13]),
    .I1(n304_20) 
);
defparam n302_s19.INIT=4'h8;
  LUT4 n302_s20 (
    .F(n302_24),
    .I0(n302_25),
    .I1(n302_26),
    .I2(n302_27),
    .I3(n302_28) 
);
defparam n302_s20.INIT=16'h0001;
  LUT4 n304_s16 (
    .F(n304_20),
    .I0(clk_count[10]),
    .I1(clk_count[11]),
    .I2(clk_count[12]),
    .I3(n307_20) 
);
defparam n304_s16.INIT=16'h8000;
  LUT2 n305_s16 (
    .F(n305_20),
    .I0(clk_count[10]),
    .I1(n307_20) 
);
defparam n305_s16.INIT=4'h8;
  LUT4 n307_s16 (
    .F(n307_20),
    .I0(clk_count[9]),
    .I1(n315_20),
    .I2(n307_21),
    .I3(n308_20) 
);
defparam n307_s16.INIT=16'h8000;
  LUT3 n308_s16 (
    .F(n308_20),
    .I0(clk_count[6]),
    .I1(clk_count[7]),
    .I2(clk_count[8]) 
);
defparam n308_s16.INIT=8'h80;
  LUT2 n309_s16 (
    .F(n309_20),
    .I0(clk_count[6]),
    .I1(clk_count[7]) 
);
defparam n309_s16.INIT=4'h8;
  LUT4 n312_s16 (
    .F(n312_20),
    .I0(clk_count[3]),
    .I1(clk_count[4]),
    .I2(n313_22),
    .I3(clk_count[5]) 
);
defparam n312_s16.INIT=16'h7F80;
  LUT2 n315_s16 (
    .F(n315_20),
    .I0(clk_count[0]),
    .I1(clk_count[1]) 
);
defparam n315_s16.INIT=4'h8;
  LUT2 bit_count_4_s5 (
    .F(bit_count_4_9),
    .I0(bit_count[4]),
    .I1(bit_count_4_10) 
);
defparam bit_count_4_s5.INIT=4'h8;
  LUT3 state_0_s6 (
    .F(state_0_11),
    .I0(state_0_14),
    .I1(state_0_15),
    .I2(state[2]) 
);
defparam state_0_s6.INIT=8'h70;
  LUT4 state_0_s7 (
    .F(state_0_12),
    .I0(state_0_16),
    .I1(state_0_17),
    .I2(state[2]),
    .I3(state_0_18) 
);
defparam state_0_s7.INIT=16'hCA00;
  LUT4 state_0_s8 (
    .F(state_0_13),
    .I0(state[2]),
    .I1(state[1]),
    .I2(state_0_15),
    .I3(state_0_19) 
);
defparam state_0_s8.INIT=16'h4000;
  LUT2 clk_count_15_s5 (
    .F(clk_count_15_10),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam clk_count_15_s5.INIT=4'h4;
  LUT3 n319_s10 (
    .F(n319_15),
    .I0(bit_count[0]),
    .I1(bit_count[1]),
    .I2(bit_count[2]) 
);
defparam n319_s10.INIT=8'h80;
  LUT4 n300_s22 (
    .F(n300_29),
    .I0(state_0_15),
    .I1(state_0_19),
    .I2(bit_count_4_9),
    .I3(state[0]) 
);
defparam n300_s22.INIT=16'h770F;
  LUT2 n300_s23 (
    .F(n300_30),
    .I0(data[23]),
    .I1(state[1]) 
);
defparam n300_s23.INIT=4'h4;
  LUT4 n302_s21 (
    .F(n302_25),
    .I0(state[2]),
    .I1(state_0_15),
    .I2(n302_29),
    .I3(state[1]) 
);
defparam n302_s21.INIT=16'h007F;
  LUT4 n302_s22 (
    .F(n302_26),
    .I0(state_0_19),
    .I1(state_0_15),
    .I2(state[2]),
    .I3(state[0]) 
);
defparam n302_s22.INIT=16'h0700;
  LUT4 n302_s23 (
    .F(n302_27),
    .I0(state[0]),
    .I1(state[2]),
    .I2(bit_count[4]),
    .I3(bit_count_4_10) 
);
defparam n302_s23.INIT=16'h1000;
  LUT4 n302_s24 (
    .F(n302_28),
    .I0(n302_29),
    .I1(state_0_14),
    .I2(state_0_15),
    .I3(n298_24) 
);
defparam n302_s24.INIT=16'h0015;
  LUT4 n307_s17 (
    .F(n307_21),
    .I0(clk_count[2]),
    .I1(clk_count[3]),
    .I2(clk_count[4]),
    .I3(clk_count[5]) 
);
defparam n307_s17.INIT=16'h8000;
  LUT4 bit_count_4_s6 (
    .F(bit_count_4_10),
    .I0(bit_count[0]),
    .I1(bit_count[1]),
    .I2(bit_count[2]),
    .I3(bit_count[3]) 
);
defparam bit_count_4_s6.INIT=16'h0100;
  LUT3 state_0_s9 (
    .F(state_0_14),
    .I0(clk_count[3]),
    .I1(state[1]),
    .I2(state_0_20) 
);
defparam state_0_s9.INIT=8'h80;
  LUT3 state_0_s10 (
    .F(state_0_15),
    .I0(state_0_21),
    .I1(state_0_22),
    .I2(state_0_23) 
);
defparam state_0_s10.INIT=8'h80;
  LUT2 state_0_s11 (
    .F(state_0_16),
    .I0(n307_21),
    .I1(state_0_24) 
);
defparam state_0_s11.INIT=4'h8;
  LUT4 state_0_s12 (
    .F(state_0_17),
    .I0(clk_count[3]),
    .I1(clk_count[13]),
    .I2(clk_count[2]),
    .I3(state_0_22) 
);
defparam state_0_s12.INIT=16'h1000;
  LUT4 state_0_s13 (
    .F(state_0_18),
    .I0(clk_count[6]),
    .I1(clk_count[8]),
    .I2(state_0_21),
    .I3(state_0_25) 
);
defparam state_0_s13.INIT=16'h1000;
  LUT2 state_0_s14 (
    .F(state_0_19),
    .I0(clk_count[3]),
    .I1(state_0_20) 
);
defparam state_0_s14.INIT=4'h8;
  LUT3 n302_s25 (
    .F(n302_29),
    .I0(clk_count[3]),
    .I1(clk_count[2]),
    .I2(state_0_25) 
);
defparam n302_s25.INIT=8'h40;
  LUT4 state_0_s15 (
    .F(state_0_20),
    .I0(clk_count[1]),
    .I1(clk_count[2]),
    .I2(clk_count[4]),
    .I3(clk_count[0]) 
);
defparam state_0_s15.INIT=16'h0100;
  LUT4 state_0_s16 (
    .F(state_0_21),
    .I0(clk_count[9]),
    .I1(clk_count[11]),
    .I2(clk_count[14]),
    .I3(clk_count[15]) 
);
defparam state_0_s16.INIT=16'h0001;
  LUT4 state_0_s17 (
    .F(state_0_22),
    .I0(clk_count[5]),
    .I1(clk_count[7]),
    .I2(clk_count[10]),
    .I3(clk_count[12]) 
);
defparam state_0_s17.INIT=16'h0001;
  LUT3 state_0_s18 (
    .F(state_0_23),
    .I0(clk_count[6]),
    .I1(clk_count[8]),
    .I2(clk_count[13]) 
);
defparam state_0_s18.INIT=8'h01;
  LUT4 state_0_s19 (
    .F(state_0_24),
    .I0(clk_count[7]),
    .I1(clk_count[10]),
    .I2(clk_count[12]),
    .I3(clk_count[13]) 
);
defparam state_0_s19.INIT=16'h8000;
  LUT4 state_0_s20 (
    .F(state_0_25),
    .I0(clk_count[0]),
    .I1(clk_count[1]),
    .I2(state[1]),
    .I3(clk_count[4]) 
);
defparam state_0_s20.INIT=16'h0100;
  LUT4 n303_s16 (
    .F(n303_21),
    .I0(n302_24),
    .I1(clk_count[14]),
    .I2(clk_count[13]),
    .I3(n304_20) 
);
defparam n303_s16.INIT=16'h1444;
  LUT4 n306_s16 (
    .F(n306_21),
    .I0(n302_24),
    .I1(clk_count[11]),
    .I2(clk_count[10]),
    .I3(n307_20) 
);
defparam n306_s16.INIT=16'h1444;
  LUT3 n313_s17 (
    .F(n313_22),
    .I0(clk_count[2]),
    .I1(clk_count[0]),
    .I2(clk_count[1]) 
);
defparam n313_s17.INIT=8'h80;
  LUT3 n308_s18 (
    .F(n308_23),
    .I0(clk_count[0]),
    .I1(clk_count[1]),
    .I2(n307_21) 
);
defparam n308_s18.INIT=8'h80;
  LUT4 n315_s17 (
    .F(n315_22),
    .I0(n302_24),
    .I1(clk_count[2]),
    .I2(clk_count[0]),
    .I3(clk_count[1]) 
);
defparam n315_s17.INIT=16'h1444;
  LUT4 n298_s16 (
    .F(n298_22),
    .I0(LED_RGB_d),
    .I1(state[1]),
    .I2(state[0]),
    .I3(state[2]) 
);
defparam n298_s16.INIT=16'hB0C8;
  LUT3 n298_s17 (
    .F(n298_24),
    .I0(state[1]),
    .I1(state[0]),
    .I2(state[2]) 
);
defparam n298_s17.INIT=8'hCA;
  DFFE bit_count_4_s0 (
    .Q(bit_count[4]),
    .D(n318_15),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_4_s0.INIT=1'b0;
  DFFE bit_count_3_s0 (
    .Q(bit_count[3]),
    .D(n319_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_3_s0.INIT=1'b0;
  DFFE bit_count_2_s0 (
    .Q(bit_count[2]),
    .D(n320_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_2_s0.INIT=1'b0;
  DFFE bit_count_1_s0 (
    .Q(bit_count[1]),
    .D(n321_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_1_s0.INIT=1'b0;
  DFFE bit_count_0_s0 (
    .Q(bit_count[0]),
    .D(n322_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
defparam bit_count_0_s0.INIT=1'b0;
  DFFE data_23_s0 (
    .Q(data[23]),
    .D(n323_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_22_s0 (
    .Q(data[22]),
    .D(n324_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_21_s0 (
    .Q(data[21]),
    .D(n325_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_20_s0 (
    .Q(data[20]),
    .D(n326_12),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_19_s0 (
    .Q(data[19]),
    .D(n327_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_18_s0 (
    .Q(data[18]),
    .D(n328_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_17_s0 (
    .Q(data[17]),
    .D(n329_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_16_s0 (
    .Q(data[16]),
    .D(n330_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_15_s0 (
    .Q(data[15]),
    .D(n331_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_14_s0 (
    .Q(data[14]),
    .D(n332_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_13_s0 (
    .Q(data[13]),
    .D(n333_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_12_s0 (
    .Q(data[12]),
    .D(n334_12),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_11_s0 (
    .Q(data[11]),
    .D(n335_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_10_s0 (
    .Q(data[10]),
    .D(n336_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_9_s0 (
    .Q(data[9]),
    .D(n337_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_8_s0 (
    .Q(data[8]),
    .D(n338_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_7_s0 (
    .Q(data[7]),
    .D(n339_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_6_s0 (
    .Q(data[6]),
    .D(n340_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_5_s0 (
    .Q(data[5]),
    .D(n341_14),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE data_4_s0 (
    .Q(data[4]),
    .D(n342_15),
    .CLK(sys_clk_d),
    .CE(n301_24) 
);
  DFFE state_0_s1 (
    .Q(state[0]),
    .D(n301_24),
    .CLK(sys_clk_d),
    .CE(state_1_8) 
);
defparam state_0_s1.INIT=1'b0;
  DFFE state_2_s1 (
    .Q(state[2]),
    .D(n299_35),
    .CLK(sys_clk_d),
    .CE(state_1_8) 
);
defparam state_2_s1.INIT=1'b0;
  DFFE state_1_s1 (
    .Q(state[1]),
    .D(n300_28),
    .CLK(sys_clk_d),
    .CE(state_1_8) 
);
defparam state_1_s1.INIT=1'b0;
  DFFE clk_count_15_s1 (
    .Q(clk_count[15]),
    .D(n302_22),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_15_s1.INIT=1'b0;
  DFFE clk_count_14_s1 (
    .Q(clk_count[14]),
    .D(n303_21),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_14_s1.INIT=1'b0;
  DFFE clk_count_13_s1 (
    .Q(clk_count[13]),
    .D(n304_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_13_s1.INIT=1'b0;
  DFFE clk_count_12_s1 (
    .Q(clk_count[12]),
    .D(n305_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_12_s1.INIT=1'b0;
  DFFE clk_count_11_s1 (
    .Q(clk_count[11]),
    .D(n306_21),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_11_s1.INIT=1'b0;
  DFFE clk_count_10_s1 (
    .Q(clk_count[10]),
    .D(n307_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_10_s1.INIT=1'b0;
  DFFE clk_count_9_s1 (
    .Q(clk_count[9]),
    .D(n308_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_9_s1.INIT=1'b0;
  DFFE clk_count_8_s1 (
    .Q(clk_count[8]),
    .D(n309_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_8_s1.INIT=1'b0;
  DFFE clk_count_7_s1 (
    .Q(clk_count[7]),
    .D(n310_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_7_s1.INIT=1'b0;
  DFFE clk_count_6_s1 (
    .Q(clk_count[6]),
    .D(n311_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_6_s1.INIT=1'b0;
  DFFE clk_count_5_s1 (
    .Q(clk_count[5]),
    .D(n312_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_5_s1.INIT=1'b0;
  DFFE clk_count_4_s1 (
    .Q(clk_count[4]),
    .D(n313_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_4_s1.INIT=1'b0;
  DFFE clk_count_3_s1 (
    .Q(clk_count[3]),
    .D(n314_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_3_s1.INIT=1'b0;
  DFFE clk_count_2_s1 (
    .Q(clk_count[2]),
    .D(n315_22),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_2_s1.INIT=1'b0;
  DFFE clk_count_1_s1 (
    .Q(clk_count[1]),
    .D(n316_19),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_1_s1.INIT=1'b0;
  DFFE clk_count_0_s1 (
    .Q(clk_count[0]),
    .D(n317_20),
    .CLK(sys_clk_d),
    .CE(clk_count_15_9) 
);
defparam clk_count_0_s1.INIT=1'b0;
  DFF sout_s5 (
    .Q(LED_RGB_d),
    .D(n298_22),
    .CLK(sys_clk_d) 
);
defparam sout_s5.INIT=1'b0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ws2812 */
module uart_tx (
  sys_clk_d,
  RESET_n,
  dbg_tx_send,
  \dbg_tx_data[0] ,
  n6_6,
  dbg_tx_ready,
  LED_d
)
;
input sys_clk_d;
input RESET_n;
input [1:1] dbg_tx_send;
input [7:0] \dbg_tx_data[0] ;
output n6_6;
output [0:0] dbg_tx_ready;
output [5:5] LED_d;
wire n47_22;
wire n30_7;
wire n77_5;
wire n57_20;
wire n56_20;
wire n55_20;
wire n54_20;
wire n53_20;
wire n52_20;
wire n51_20;
wire n50_20;
wire n235_4;
wire n19_11;
wire n78_6;
wire n235_5;
wire n235_6;
wire n235_7;
wire n235_8;
wire n19_12;
wire n78_8;
wire n44_7;
wire n79_7;
wire n235_10;
wire n20_12;
wire n19_15;
wire n49_26;
wire n80_11;
wire send_buf_0_13;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_2;
wire n103_1;
wire n103_2;
wire n102_1;
wire n102_2;
wire n101_1;
wire n101_2;
wire n100_1;
wire n100_2;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_0_COUT;
wire n112_6;
wire [15:0] cycle_cnt;
wire [9:0] send_buf;
wire [3:0] bit_cnt;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 n47_s18 (
    .F(n47_22),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n47_s18.INIT=4'hB;
  LUT3 n30_s3 (
    .F(n30_7),
    .I0(dbg_tx_send[1]),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n30_s3.INIT=8'h01;
  LUT4 n77_s1 (
    .F(n77_5),
    .I0(bit_cnt[2]),
    .I1(n78_6),
    .I2(n47_22),
    .I3(bit_cnt[3]) 
);
defparam n77_s1.INIT=16'h0708;
  LUT4 n57_s14 (
    .F(n57_20),
    .I0(\dbg_tx_data[0] [0]),
    .I1(send_buf[2]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n57_s14.INIT=16'h0C0A;
  LUT4 n56_s14 (
    .F(n56_20),
    .I0(\dbg_tx_data[0] [1]),
    .I1(send_buf[3]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n56_s14.INIT=16'h0C0A;
  LUT4 n55_s14 (
    .F(n55_20),
    .I0(\dbg_tx_data[0] [2]),
    .I1(send_buf[4]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n55_s14.INIT=16'h0C0A;
  LUT4 n54_s14 (
    .F(n54_20),
    .I0(\dbg_tx_data[0] [3]),
    .I1(send_buf[5]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n54_s14.INIT=16'h0C0A;
  LUT4 n53_s14 (
    .F(n53_20),
    .I0(\dbg_tx_data[0] [4]),
    .I1(send_buf[6]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n53_s14.INIT=16'h0C0A;
  LUT4 n52_s14 (
    .F(n52_20),
    .I0(\dbg_tx_data[0] [5]),
    .I1(send_buf[7]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n52_s14.INIT=16'h0C0A;
  LUT4 n51_s14 (
    .F(n51_20),
    .I0(\dbg_tx_data[0] [6]),
    .I1(send_buf[8]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n51_s14.INIT=16'h0C0A;
  LUT4 n50_s14 (
    .F(n50_20),
    .I0(\dbg_tx_data[0] [7]),
    .I1(send_buf[9]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n50_s14.INIT=16'h0C0A;
  LUT4 n235_s1 (
    .F(n235_4),
    .I0(n235_5),
    .I1(n235_6),
    .I2(n235_7),
    .I3(n235_8) 
);
defparam n235_s1.INIT=16'h8000;
  LUT3 n19_s6 (
    .F(n19_11),
    .I0(bit_cnt[0]),
    .I1(n235_4),
    .I2(n19_12) 
);
defparam n19_s6.INIT=8'h80;
  LUT2 n78_s2 (
    .F(n78_6),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n78_s2.INIT=4'h8;
  LUT4 n235_s2 (
    .F(n235_5),
    .I0(cycle_cnt[8]),
    .I1(cycle_cnt[9]),
    .I2(cycle_cnt[10]),
    .I3(cycle_cnt[11]) 
);
defparam n235_s2.INIT=16'h0001;
  LUT4 n235_s3 (
    .F(n235_6),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[2]),
    .I2(cycle_cnt[3]),
    .I3(cycle_cnt[0]) 
);
defparam n235_s3.INIT=16'h0100;
  LUT4 n235_s4 (
    .F(n235_7),
    .I0(cycle_cnt[4]),
    .I1(cycle_cnt[5]),
    .I2(cycle_cnt[6]),
    .I3(cycle_cnt[7]) 
);
defparam n235_s4.INIT=16'h0001;
  LUT4 n235_s5 (
    .F(n235_8),
    .I0(cycle_cnt[12]),
    .I1(cycle_cnt[13]),
    .I2(cycle_cnt[14]),
    .I3(cycle_cnt[15]) 
);
defparam n235_s5.INIT=16'h0001;
  LUT4 n19_s7 (
    .F(n19_12),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[3]),
    .I3(state[0]) 
);
defparam n19_s7.INIT=16'h1000;
  LUT4 n78_s3 (
    .F(n78_8),
    .I0(n47_22),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n78_s3.INIT=16'h1444;
  LUT3 n44_s2 (
    .F(n44_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(send_buf[1]) 
);
defparam n44_s2.INIT=8'h40;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n79_s2.INIT=16'h0440;
  LUT3 n235_s6 (
    .F(n235_10),
    .I0(state[1]),
    .I1(state[0]),
    .I2(n235_4) 
);
defparam n235_s6.INIT=8'hFB;
  LUT4 n20_s6 (
    .F(n20_12),
    .I0(state[0]),
    .I1(dbg_tx_send[1]),
    .I2(n19_11),
    .I3(state[1]) 
);
defparam n20_s6.INIT=16'hAA0E;
  LUT4 n19_s9 (
    .F(n19_15),
    .I0(state[0]),
    .I1(dbg_tx_send[1]),
    .I2(n19_11),
    .I3(state[1]) 
);
defparam n19_s9.INIT=16'hEEF0;
  LUT3 n49_s18 (
    .F(n49_26),
    .I0(state[1]),
    .I1(send_buf[9]),
    .I2(n235_10) 
);
defparam n49_s18.INIT=8'hDC;
  LUT4 n80_s5 (
    .F(n80_11),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n235_10),
    .I3(bit_cnt[0]) 
);
defparam n80_s5.INIT=16'hCF20;
  LUT4 send_buf_0_s5 (
    .F(send_buf_0_13),
    .I0(state[1]),
    .I1(state[1]),
    .I2(state[0]),
    .I3(n235_4) 
);
defparam send_buf_0_s5.INIT=16'h5545;
  DFFC tx_ready_s0 (
    .Q(dbg_tx_ready[0]),
    .D(n30_7),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
  DFFR cycle_cnt_15_s0 (
    .Q(cycle_cnt[15]),
    .D(n97_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_14_s0 (
    .Q(cycle_cnt[14]),
    .D(n98_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_13_s0 (
    .Q(cycle_cnt[13]),
    .D(n99_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_12_s0 (
    .Q(cycle_cnt[12]),
    .D(n100_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_11_s0 (
    .Q(cycle_cnt[11]),
    .D(n101_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_10_s0 (
    .Q(cycle_cnt[10]),
    .D(n102_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_9_s0 (
    .Q(cycle_cnt[9]),
    .D(n103_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_8_s0 (
    .Q(cycle_cnt[8]),
    .D(n104_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_7_s0 (
    .Q(cycle_cnt[7]),
    .D(n105_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_6_s0 (
    .Q(cycle_cnt[6]),
    .D(n106_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_5_s0 (
    .Q(cycle_cnt[5]),
    .D(n107_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_4_s0 (
    .Q(cycle_cnt[4]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_3_s0 (
    .Q(cycle_cnt[3]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_2_s0 (
    .Q(cycle_cnt[2]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_1_s0 (
    .Q(cycle_cnt[1]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_0_s0 (
    .Q(cycle_cnt[0]),
    .D(n112_6),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFS tx_out_s0 (
    .Q(LED_d[5]),
    .D(send_buf[0]),
    .CLK(sys_clk_d),
    .SET(n47_22) 
);
  DFFE send_buf_8_s2 (
    .Q(send_buf[8]),
    .D(n50_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_8_s2.INIT=1'b0;
  DFFE send_buf_7_s2 (
    .Q(send_buf[7]),
    .D(n51_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_7_s2.INIT=1'b0;
  DFFE send_buf_6_s2 (
    .Q(send_buf[6]),
    .D(n52_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_6_s2.INIT=1'b0;
  DFFE send_buf_5_s2 (
    .Q(send_buf[5]),
    .D(n53_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_5_s2.INIT=1'b0;
  DFFE send_buf_4_s2 (
    .Q(send_buf[4]),
    .D(n54_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_4_s2.INIT=1'b0;
  DFFE send_buf_3_s2 (
    .Q(send_buf[3]),
    .D(n55_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_3_s2.INIT=1'b0;
  DFFE send_buf_2_s2 (
    .Q(send_buf[2]),
    .D(n56_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_2_s2.INIT=1'b0;
  DFFE send_buf_1_s2 (
    .Q(send_buf[1]),
    .D(n57_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_1_s2.INIT=1'b0;
  DFFE send_buf_0_s2 (
    .Q(send_buf[0]),
    .D(n44_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_0_s2.INIT=1'b0;
  DFFE bit_cnt_3_s2 (
    .Q(bit_cnt[3]),
    .D(n77_5),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_3_s2.INIT=1'b0;
  DFFE bit_cnt_2_s2 (
    .Q(bit_cnt[2]),
    .D(n78_8),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_2_s2.INIT=1'b0;
  DFFE bit_cnt_1_s2 (
    .Q(bit_cnt[1]),
    .D(n79_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_1_s2.INIT=1'b0;
  DFFC state_0_s3 (
    .Q(state[0]),
    .D(n20_12),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_0_s3.INIT=1'b0;
  DFFC state_1_s4 (
    .Q(state[1]),
    .D(n19_15),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_1_s4.INIT=1'b0;
  DFF send_buf_9_s5 (
    .Q(send_buf[9]),
    .D(n49_26),
    .CLK(sys_clk_d) 
);
defparam send_buf_9_s5.INIT=1'b0;
  DFF bit_cnt_0_s4 (
    .Q(bit_cnt[0]),
    .D(n80_11),
    .CLK(sys_clk_d) 
);
defparam bit_cnt_0_s4.INIT=1'b0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(cycle_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(cycle_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(cycle_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(cycle_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(cycle_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(cycle_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_2),
    .I0(cycle_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n103_s (
    .SUM(n103_1),
    .COUT(n103_2),
    .I0(cycle_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n104_2) 
);
defparam n103_s.ALU_MODE=0;
  ALU n102_s (
    .SUM(n102_1),
    .COUT(n102_2),
    .I0(cycle_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n103_2) 
);
defparam n102_s.ALU_MODE=0;
  ALU n101_s (
    .SUM(n101_1),
    .COUT(n101_2),
    .I0(cycle_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n102_2) 
);
defparam n101_s.ALU_MODE=0;
  ALU n100_s (
    .SUM(n100_1),
    .COUT(n100_2),
    .I0(cycle_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n101_2) 
);
defparam n100_s.ALU_MODE=0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(cycle_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n100_2) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(cycle_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_0_COUT),
    .I0(cycle_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  INV n6_s2 (
    .O(n6_6),
    .I(RESET_n) 
);
  INV n112_s2 (
    .O(n112_6),
    .I(cycle_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_tx */
module uart_tx_0 (
  sys_clk_d,
  n6_6,
  dbg_tx_send,
  \dbg_tx_data[1] ,
  dbg_tx_ready,
  LED_d
)
;
input sys_clk_d;
input n6_6;
input [1:1] dbg_tx_send;
input [7:0] \dbg_tx_data[1] ;
output [1:1] dbg_tx_ready;
output [4:4] LED_d;
wire n47_22;
wire n30_7;
wire n77_5;
wire n57_20;
wire n56_20;
wire n55_20;
wire n54_20;
wire n53_20;
wire n52_20;
wire n51_20;
wire n50_20;
wire n235_4;
wire n19_11;
wire n78_6;
wire n235_5;
wire n235_6;
wire n235_7;
wire n235_8;
wire n19_12;
wire n78_8;
wire n44_7;
wire n79_7;
wire n235_10;
wire n20_12;
wire n19_15;
wire n49_26;
wire n80_11;
wire send_buf_0_13;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_2;
wire n103_1;
wire n103_2;
wire n102_1;
wire n102_2;
wire n101_1;
wire n101_2;
wire n100_1;
wire n100_2;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_0_COUT;
wire n112_6;
wire [15:0] cycle_cnt;
wire [9:0] send_buf;
wire [3:0] bit_cnt;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 n47_s18 (
    .F(n47_22),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n47_s18.INIT=4'hB;
  LUT3 n30_s3 (
    .F(n30_7),
    .I0(dbg_tx_send[1]),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n30_s3.INIT=8'h01;
  LUT4 n77_s1 (
    .F(n77_5),
    .I0(bit_cnt[2]),
    .I1(n78_6),
    .I2(n47_22),
    .I3(bit_cnt[3]) 
);
defparam n77_s1.INIT=16'h0708;
  LUT4 n57_s14 (
    .F(n57_20),
    .I0(\dbg_tx_data[1] [0]),
    .I1(send_buf[2]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n57_s14.INIT=16'h0C0A;
  LUT4 n56_s14 (
    .F(n56_20),
    .I0(\dbg_tx_data[1] [1]),
    .I1(send_buf[3]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n56_s14.INIT=16'h0C0A;
  LUT4 n55_s14 (
    .F(n55_20),
    .I0(\dbg_tx_data[1] [2]),
    .I1(send_buf[4]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n55_s14.INIT=16'h0C0A;
  LUT4 n54_s14 (
    .F(n54_20),
    .I0(\dbg_tx_data[1] [3]),
    .I1(send_buf[5]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n54_s14.INIT=16'h0C0A;
  LUT4 n53_s14 (
    .F(n53_20),
    .I0(\dbg_tx_data[1] [4]),
    .I1(send_buf[6]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n53_s14.INIT=16'h0C0A;
  LUT4 n52_s14 (
    .F(n52_20),
    .I0(\dbg_tx_data[1] [5]),
    .I1(send_buf[7]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n52_s14.INIT=16'h0C0A;
  LUT4 n51_s14 (
    .F(n51_20),
    .I0(\dbg_tx_data[1] [6]),
    .I1(send_buf[8]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n51_s14.INIT=16'h0C0A;
  LUT4 n50_s14 (
    .F(n50_20),
    .I0(\dbg_tx_data[1] [7]),
    .I1(send_buf[9]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n50_s14.INIT=16'h0C0A;
  LUT4 n235_s1 (
    .F(n235_4),
    .I0(n235_5),
    .I1(n235_6),
    .I2(n235_7),
    .I3(n235_8) 
);
defparam n235_s1.INIT=16'h8000;
  LUT3 n19_s6 (
    .F(n19_11),
    .I0(bit_cnt[0]),
    .I1(n235_4),
    .I2(n19_12) 
);
defparam n19_s6.INIT=8'h80;
  LUT2 n78_s2 (
    .F(n78_6),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n78_s2.INIT=4'h8;
  LUT4 n235_s2 (
    .F(n235_5),
    .I0(cycle_cnt[8]),
    .I1(cycle_cnt[9]),
    .I2(cycle_cnt[10]),
    .I3(cycle_cnt[11]) 
);
defparam n235_s2.INIT=16'h0001;
  LUT4 n235_s3 (
    .F(n235_6),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[2]),
    .I2(cycle_cnt[3]),
    .I3(cycle_cnt[0]) 
);
defparam n235_s3.INIT=16'h0100;
  LUT4 n235_s4 (
    .F(n235_7),
    .I0(cycle_cnt[4]),
    .I1(cycle_cnt[5]),
    .I2(cycle_cnt[6]),
    .I3(cycle_cnt[7]) 
);
defparam n235_s4.INIT=16'h0001;
  LUT4 n235_s5 (
    .F(n235_8),
    .I0(cycle_cnt[12]),
    .I1(cycle_cnt[13]),
    .I2(cycle_cnt[14]),
    .I3(cycle_cnt[15]) 
);
defparam n235_s5.INIT=16'h0001;
  LUT4 n19_s7 (
    .F(n19_12),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[3]),
    .I3(state[0]) 
);
defparam n19_s7.INIT=16'h1000;
  LUT4 n78_s3 (
    .F(n78_8),
    .I0(n47_22),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n78_s3.INIT=16'h1444;
  LUT3 n44_s2 (
    .F(n44_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(send_buf[1]) 
);
defparam n44_s2.INIT=8'h40;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n79_s2.INIT=16'h0440;
  LUT3 n235_s6 (
    .F(n235_10),
    .I0(state[1]),
    .I1(state[0]),
    .I2(n235_4) 
);
defparam n235_s6.INIT=8'hFB;
  LUT4 n20_s6 (
    .F(n20_12),
    .I0(dbg_tx_send[1]),
    .I1(state[0]),
    .I2(n19_11),
    .I3(state[1]) 
);
defparam n20_s6.INIT=16'hCC0E;
  LUT4 n19_s9 (
    .F(n19_15),
    .I0(dbg_tx_send[1]),
    .I1(state[0]),
    .I2(n19_11),
    .I3(state[1]) 
);
defparam n19_s9.INIT=16'hEEF0;
  LUT3 n49_s18 (
    .F(n49_26),
    .I0(state[1]),
    .I1(send_buf[9]),
    .I2(n235_10) 
);
defparam n49_s18.INIT=8'hDC;
  LUT4 n80_s5 (
    .F(n80_11),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n235_10),
    .I3(bit_cnt[0]) 
);
defparam n80_s5.INIT=16'hCF20;
  LUT4 send_buf_0_s5 (
    .F(send_buf_0_13),
    .I0(state[1]),
    .I1(state[1]),
    .I2(state[0]),
    .I3(n235_4) 
);
defparam send_buf_0_s5.INIT=16'h5545;
  DFFC tx_ready_s0 (
    .Q(dbg_tx_ready[1]),
    .D(n30_7),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
  DFFR cycle_cnt_15_s0 (
    .Q(cycle_cnt[15]),
    .D(n97_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_14_s0 (
    .Q(cycle_cnt[14]),
    .D(n98_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_13_s0 (
    .Q(cycle_cnt[13]),
    .D(n99_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_12_s0 (
    .Q(cycle_cnt[12]),
    .D(n100_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_11_s0 (
    .Q(cycle_cnt[11]),
    .D(n101_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_10_s0 (
    .Q(cycle_cnt[10]),
    .D(n102_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_9_s0 (
    .Q(cycle_cnt[9]),
    .D(n103_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_8_s0 (
    .Q(cycle_cnt[8]),
    .D(n104_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_7_s0 (
    .Q(cycle_cnt[7]),
    .D(n105_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_6_s0 (
    .Q(cycle_cnt[6]),
    .D(n106_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_5_s0 (
    .Q(cycle_cnt[5]),
    .D(n107_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_4_s0 (
    .Q(cycle_cnt[4]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_3_s0 (
    .Q(cycle_cnt[3]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_2_s0 (
    .Q(cycle_cnt[2]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_1_s0 (
    .Q(cycle_cnt[1]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFR cycle_cnt_0_s0 (
    .Q(cycle_cnt[0]),
    .D(n112_6),
    .CLK(sys_clk_d),
    .RESET(n235_10) 
);
  DFFS tx_out_s0 (
    .Q(LED_d[4]),
    .D(send_buf[0]),
    .CLK(sys_clk_d),
    .SET(n47_22) 
);
  DFFE send_buf_8_s2 (
    .Q(send_buf[8]),
    .D(n50_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_8_s2.INIT=1'b0;
  DFFE send_buf_7_s2 (
    .Q(send_buf[7]),
    .D(n51_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_7_s2.INIT=1'b0;
  DFFE send_buf_6_s2 (
    .Q(send_buf[6]),
    .D(n52_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_6_s2.INIT=1'b0;
  DFFE send_buf_5_s2 (
    .Q(send_buf[5]),
    .D(n53_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_5_s2.INIT=1'b0;
  DFFE send_buf_4_s2 (
    .Q(send_buf[4]),
    .D(n54_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_4_s2.INIT=1'b0;
  DFFE send_buf_3_s2 (
    .Q(send_buf[3]),
    .D(n55_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_3_s2.INIT=1'b0;
  DFFE send_buf_2_s2 (
    .Q(send_buf[2]),
    .D(n56_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_2_s2.INIT=1'b0;
  DFFE send_buf_1_s2 (
    .Q(send_buf[1]),
    .D(n57_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_1_s2.INIT=1'b0;
  DFFE send_buf_0_s2 (
    .Q(send_buf[0]),
    .D(n44_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_0_s2.INIT=1'b0;
  DFFE bit_cnt_3_s2 (
    .Q(bit_cnt[3]),
    .D(n77_5),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_3_s2.INIT=1'b0;
  DFFE bit_cnt_2_s2 (
    .Q(bit_cnt[2]),
    .D(n78_8),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_2_s2.INIT=1'b0;
  DFFE bit_cnt_1_s2 (
    .Q(bit_cnt[1]),
    .D(n79_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_1_s2.INIT=1'b0;
  DFFC state_0_s3 (
    .Q(state[0]),
    .D(n20_12),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_0_s3.INIT=1'b0;
  DFFC state_1_s4 (
    .Q(state[1]),
    .D(n19_15),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_1_s4.INIT=1'b0;
  DFF send_buf_9_s5 (
    .Q(send_buf[9]),
    .D(n49_26),
    .CLK(sys_clk_d) 
);
defparam send_buf_9_s5.INIT=1'b0;
  DFF bit_cnt_0_s4 (
    .Q(bit_cnt[0]),
    .D(n80_11),
    .CLK(sys_clk_d) 
);
defparam bit_cnt_0_s4.INIT=1'b0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(cycle_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(cycle_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(cycle_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(cycle_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(cycle_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(cycle_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_2),
    .I0(cycle_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n103_s (
    .SUM(n103_1),
    .COUT(n103_2),
    .I0(cycle_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n104_2) 
);
defparam n103_s.ALU_MODE=0;
  ALU n102_s (
    .SUM(n102_1),
    .COUT(n102_2),
    .I0(cycle_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n103_2) 
);
defparam n102_s.ALU_MODE=0;
  ALU n101_s (
    .SUM(n101_1),
    .COUT(n101_2),
    .I0(cycle_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n102_2) 
);
defparam n101_s.ALU_MODE=0;
  ALU n100_s (
    .SUM(n100_1),
    .COUT(n100_2),
    .I0(cycle_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n101_2) 
);
defparam n100_s.ALU_MODE=0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(cycle_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n100_2) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(cycle_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_0_COUT),
    .I0(cycle_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  INV n112_s2 (
    .O(n112_6),
    .I(cycle_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_tx_0 */
module uart_rx (
  sys_clk_d,
  n6_6,
  uart_rx,
  rx_clear,
  RESET_n,
  rx_data_ready_Z,
  rx_data_Z
)
;
input sys_clk_d;
input n6_6;
input uart_rx;
input rx_clear;
input RESET_n;
output rx_data_ready_Z;
output [7:0] rx_data_Z;
wire n26_7;
wire n56_4;
wire n311_4;
wire n328_3;
wire n329_3;
wire n330_3;
wire n332_3;
wire n333_3;
wire n334_3;
wire n122_4;
wire n114_4;
wire n26_8;
wire n26_9;
wire n75_4;
wire n75_5;
wire n311_5;
wire n327_4;
wire n327_5;
wire n331_4;
wire next_state_0_9;
wire n26_10;
wire n26_11;
wire n75_6;
wire n311_6;
wire next_state_0_12;
wire n75_8;
wire n113_6;
wire n331_6;
wire n327_7;
wire rx_d1;
wire rx_d0;
wire n160_1;
wire n160_2;
wire n159_1;
wire n159_2;
wire n158_1;
wire n158_2;
wire n157_1;
wire n157_2;
wire n156_1;
wire n156_2;
wire n155_1;
wire n155_2;
wire n154_1;
wire n154_2;
wire n153_1;
wire n153_2;
wire n152_1;
wire n152_2;
wire n151_1;
wire n151_2;
wire n150_1;
wire n150_2;
wire n149_1;
wire n149_2;
wire n148_1;
wire n148_2;
wire n147_1;
wire n147_2;
wire n146_1;
wire n146_0_COUT;
wire n115_6;
wire n161_6;
wire [1:0] next_state;
wire [1:0] state;
wire [2:0] bit_cnt;
wire [15:0] cycle_cnt;
wire [7:0] rx_buffer;
wire VCC;
wire GND;
  LUT4 n26_s4 (
    .F(n26_7),
    .I0(cycle_cnt[6]),
    .I1(cycle_cnt[5]),
    .I2(n26_8),
    .I3(n26_9) 
);
defparam n26_s4.INIT=16'h4000;
  LUT2 n56_s1 (
    .F(n56_4),
    .I0(rx_clear),
    .I1(RESET_n) 
);
defparam n56_s1.INIT=4'hB;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(n75_4),
    .I1(n75_5),
    .I2(n311_5),
    .I3(RESET_n) 
);
defparam n311_s1.INIT=16'hB0FF;
  LUT3 n328_s0 (
    .F(n328_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n327_5) 
);
defparam n328_s0.INIT=8'h40;
  LUT3 n329_s0 (
    .F(n329_3),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[0]),
    .I2(n327_5) 
);
defparam n329_s0.INIT=8'h40;
  LUT3 n330_s0 (
    .F(n330_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n327_5) 
);
defparam n330_s0.INIT=8'h10;
  LUT3 n332_s0 (
    .F(n332_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n331_4) 
);
defparam n332_s0.INIT=8'h40;
  LUT3 n333_s0 (
    .F(n333_3),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[0]),
    .I2(n331_4) 
);
defparam n333_s0.INIT=8'h40;
  LUT3 n334_s0 (
    .F(n334_3),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n331_4) 
);
defparam n334_s0.INIT=8'h10;
  LUT4 next_state_1_s7 (
    .F(next_state[1]),
    .I0(n26_7),
    .I1(n75_4),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam next_state_1_s7.INIT=16'h3FA0;
  LUT4 next_state_0_s4 (
    .F(next_state[0]),
    .I0(n75_4),
    .I1(next_state_0_9),
    .I2(next_state_0_12),
    .I3(state[1]) 
);
defparam next_state_0_s4.INIT=16'h11F0;
  LUT3 n122_s1 (
    .F(n122_4),
    .I0(state[0]),
    .I1(RESET_n),
    .I2(state[1]) 
);
defparam n122_s1.INIT=8'hBF;
  LUT2 n114_s0 (
    .F(n114_4),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n114_s0.INIT=4'h6;
  LUT4 n26_s5 (
    .F(n26_8),
    .I0(cycle_cnt[0]),
    .I1(cycle_cnt[1]),
    .I2(n26_10),
    .I3(n26_11) 
);
defparam n26_s5.INIT=16'h4000;
  LUT4 n26_s6 (
    .F(n26_9),
    .I0(cycle_cnt[8]),
    .I1(cycle_cnt[15]),
    .I2(cycle_cnt[9]),
    .I3(cycle_cnt[7]) 
);
defparam n26_s6.INIT=16'h1000;
  LUT4 n75_s1 (
    .F(n75_4),
    .I0(cycle_cnt[5]),
    .I1(cycle_cnt[6]),
    .I2(n26_8),
    .I3(n75_6) 
);
defparam n75_s1.INIT=16'h4000;
  LUT2 n75_s2 (
    .F(n75_5),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n75_s2.INIT=4'h8;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(n311_6),
    .I1(n26_7),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam n311_s2.INIT=16'hFCCA;
  LUT2 n327_s1 (
    .F(n327_4),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n327_s1.INIT=4'h8;
  LUT4 n327_s2 (
    .F(n327_5),
    .I0(state[0]),
    .I1(bit_cnt[2]),
    .I2(state[1]),
    .I3(n75_4) 
);
defparam n327_s2.INIT=16'h4000;
  LUT4 n331_s1 (
    .F(n331_4),
    .I0(bit_cnt[2]),
    .I1(state[0]),
    .I2(state[1]),
    .I3(n75_4) 
);
defparam n331_s1.INIT=16'h1000;
  LUT4 next_state_0_s5 (
    .F(next_state_0_9),
    .I0(bit_cnt[2]),
    .I1(n26_7),
    .I2(n327_4),
    .I3(state[0]) 
);
defparam next_state_0_s5.INIT=16'h007F;
  LUT4 n26_s7 (
    .F(n26_10),
    .I0(cycle_cnt[11]),
    .I1(cycle_cnt[12]),
    .I2(cycle_cnt[13]),
    .I3(cycle_cnt[14]) 
);
defparam n26_s7.INIT=16'h0001;
  LUT4 n26_s8 (
    .F(n26_11),
    .I0(cycle_cnt[10]),
    .I1(cycle_cnt[3]),
    .I2(cycle_cnt[4]),
    .I3(cycle_cnt[2]) 
);
defparam n26_s8.INIT=16'h4000;
  LUT4 n75_s3 (
    .F(n75_6),
    .I0(cycle_cnt[7]),
    .I1(cycle_cnt[9]),
    .I2(cycle_cnt[15]),
    .I3(cycle_cnt[8]) 
);
defparam n75_s3.INIT=16'h0100;
  LUT2 n311_s3 (
    .F(n311_6),
    .I0(rx_d0),
    .I1(rx_d1) 
);
defparam n311_s3.INIT=4'h4;
  LUT4 next_state_0_s7 (
    .F(next_state_0_12),
    .I0(rx_d0),
    .I1(rx_d1),
    .I2(n26_7),
    .I3(state[0]) 
);
defparam next_state_0_s7.INIT=16'h0F44;
  LUT3 n75_s4 (
    .F(n75_8),
    .I0(n75_4),
    .I1(state[0]),
    .I2(state[1]) 
);
defparam n75_s4.INIT=8'h80;
  LUT3 n113_s1 (
    .F(n113_6),
    .I0(bit_cnt[2]),
    .I1(bit_cnt[0]),
    .I2(bit_cnt[1]) 
);
defparam n113_s1.INIT=8'h6A;
  LUT3 n331_s2 (
    .F(n331_6),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n331_4) 
);
defparam n331_s2.INIT=8'h80;
  LUT3 n327_s3 (
    .F(n327_7),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]),
    .I2(n327_5) 
);
defparam n327_s3.INIT=8'h80;
  DFFR rx_d1_s0 (
    .Q(rx_d1),
    .D(rx_d0),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR state_1_s0 (
    .Q(state[1]),
    .D(next_state[1]),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR state_0_s0 (
    .Q(state[0]),
    .D(next_state[0]),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFRE rx_data_ready_s0 (
    .Q(rx_data_ready_Z),
    .D(VCC),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n56_4) 
);
  DFFRE rx_data_7_s0 (
    .Q(rx_data_Z[7]),
    .D(rx_buffer[7]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_6_s0 (
    .Q(rx_data_Z[6]),
    .D(rx_buffer[6]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_5_s0 (
    .Q(rx_data_Z[5]),
    .D(rx_buffer[5]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_4_s0 (
    .Q(rx_data_Z[4]),
    .D(rx_buffer[4]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_3_s0 (
    .Q(rx_data_Z[3]),
    .D(rx_buffer[3]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_2_s0 (
    .Q(rx_data_Z[2]),
    .D(rx_buffer[2]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_1_s0 (
    .Q(rx_data_Z[1]),
    .D(rx_buffer[1]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE rx_data_0_s0 (
    .Q(rx_data_Z[0]),
    .D(rx_buffer[0]),
    .CLK(sys_clk_d),
    .CE(n75_8),
    .RESET(n6_6) 
);
  DFFRE bit_cnt_2_s0 (
    .Q(bit_cnt[2]),
    .D(n113_6),
    .CLK(sys_clk_d),
    .CE(n26_7),
    .RESET(n122_4) 
);
  DFFRE bit_cnt_1_s0 (
    .Q(bit_cnt[1]),
    .D(n114_4),
    .CLK(sys_clk_d),
    .CE(n26_7),
    .RESET(n122_4) 
);
  DFFRE bit_cnt_0_s0 (
    .Q(bit_cnt[0]),
    .D(n115_6),
    .CLK(sys_clk_d),
    .CE(n26_7),
    .RESET(n122_4) 
);
  DFFR cycle_cnt_15_s0 (
    .Q(cycle_cnt[15]),
    .D(n146_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_14_s0 (
    .Q(cycle_cnt[14]),
    .D(n147_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_13_s0 (
    .Q(cycle_cnt[13]),
    .D(n148_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_12_s0 (
    .Q(cycle_cnt[12]),
    .D(n149_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_11_s0 (
    .Q(cycle_cnt[11]),
    .D(n150_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_10_s0 (
    .Q(cycle_cnt[10]),
    .D(n151_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_9_s0 (
    .Q(cycle_cnt[9]),
    .D(n152_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_8_s0 (
    .Q(cycle_cnt[8]),
    .D(n153_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_7_s0 (
    .Q(cycle_cnt[7]),
    .D(n154_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_6_s0 (
    .Q(cycle_cnt[6]),
    .D(n155_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_5_s0 (
    .Q(cycle_cnt[5]),
    .D(n156_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_4_s0 (
    .Q(cycle_cnt[4]),
    .D(n157_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_3_s0 (
    .Q(cycle_cnt[3]),
    .D(n158_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_2_s0 (
    .Q(cycle_cnt[2]),
    .D(n159_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_1_s0 (
    .Q(cycle_cnt[1]),
    .D(n160_1),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFR cycle_cnt_0_s0 (
    .Q(cycle_cnt[0]),
    .D(n161_6),
    .CLK(sys_clk_d),
    .RESET(n311_4) 
);
  DFFRE rx_buffer_7_s0 (
    .Q(rx_buffer[7]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n327_7),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_6_s0 (
    .Q(rx_buffer[6]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n328_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_5_s0 (
    .Q(rx_buffer[5]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n329_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_4_s0 (
    .Q(rx_buffer[4]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n330_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_3_s0 (
    .Q(rx_buffer[3]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n331_6),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_2_s0 (
    .Q(rx_buffer[2]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n332_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_1_s0 (
    .Q(rx_buffer[1]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n333_3),
    .RESET(n6_6) 
);
  DFFRE rx_buffer_0_s0 (
    .Q(rx_buffer[0]),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .CE(n334_3),
    .RESET(n6_6) 
);
  DFFR rx_d0_s0 (
    .Q(rx_d0),
    .D(uart_rx),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  ALU n160_s (
    .SUM(n160_1),
    .COUT(n160_2),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n160_s.ALU_MODE=0;
  ALU n159_s (
    .SUM(n159_1),
    .COUT(n159_2),
    .I0(cycle_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n160_2) 
);
defparam n159_s.ALU_MODE=0;
  ALU n158_s (
    .SUM(n158_1),
    .COUT(n158_2),
    .I0(cycle_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n159_2) 
);
defparam n158_s.ALU_MODE=0;
  ALU n157_s (
    .SUM(n157_1),
    .COUT(n157_2),
    .I0(cycle_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n158_2) 
);
defparam n157_s.ALU_MODE=0;
  ALU n156_s (
    .SUM(n156_1),
    .COUT(n156_2),
    .I0(cycle_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n157_2) 
);
defparam n156_s.ALU_MODE=0;
  ALU n155_s (
    .SUM(n155_1),
    .COUT(n155_2),
    .I0(cycle_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n156_2) 
);
defparam n155_s.ALU_MODE=0;
  ALU n154_s (
    .SUM(n154_1),
    .COUT(n154_2),
    .I0(cycle_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n155_2) 
);
defparam n154_s.ALU_MODE=0;
  ALU n153_s (
    .SUM(n153_1),
    .COUT(n153_2),
    .I0(cycle_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n154_2) 
);
defparam n153_s.ALU_MODE=0;
  ALU n152_s (
    .SUM(n152_1),
    .COUT(n152_2),
    .I0(cycle_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n153_2) 
);
defparam n152_s.ALU_MODE=0;
  ALU n151_s (
    .SUM(n151_1),
    .COUT(n151_2),
    .I0(cycle_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n152_2) 
);
defparam n151_s.ALU_MODE=0;
  ALU n150_s (
    .SUM(n150_1),
    .COUT(n150_2),
    .I0(cycle_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n151_2) 
);
defparam n150_s.ALU_MODE=0;
  ALU n149_s (
    .SUM(n149_1),
    .COUT(n149_2),
    .I0(cycle_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n150_2) 
);
defparam n149_s.ALU_MODE=0;
  ALU n148_s (
    .SUM(n148_1),
    .COUT(n148_2),
    .I0(cycle_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n149_2) 
);
defparam n148_s.ALU_MODE=0;
  ALU n147_s (
    .SUM(n147_1),
    .COUT(n147_2),
    .I0(cycle_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n148_2) 
);
defparam n147_s.ALU_MODE=0;
  ALU n146_s (
    .SUM(n146_1),
    .COUT(n146_0_COUT),
    .I0(cycle_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n147_2) 
);
defparam n146_s.ALU_MODE=0;
  INV n115_s2 (
    .O(n115_6),
    .I(bit_cnt[0]) 
);
  INV n161_s2 (
    .O(n161_6),
    .I(cycle_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_rx */
module uart_tx_1 (
  sys_clk_d,
  n6_6,
  LED_d,
  tx_data,
  GPIO_TX_d,
  LED_d_0
)
;
input sys_clk_d;
input n6_6;
input [3:3] LED_d;
input [7:0] tx_data;
output GPIO_TX_d;
output [0:0] LED_d_0;
wire n59_22;
wire n36_6;
wire n95_5;
wire n69_20;
wire n68_20;
wire n67_20;
wire n66_20;
wire n65_20;
wire n64_20;
wire n63_20;
wire n62_20;
wire n259_4;
wire n25_11;
wire n96_6;
wire n259_5;
wire n259_6;
wire n259_7;
wire n259_8;
wire n25_12;
wire n96_8;
wire n56_7;
wire n97_7;
wire n259_10;
wire n26_12;
wire n25_15;
wire n61_26;
wire n98_11;
wire send_buf_0_13;
wire n135_1;
wire n135_2;
wire n134_1;
wire n134_2;
wire n133_1;
wire n133_2;
wire n132_1;
wire n132_2;
wire n131_1;
wire n131_2;
wire n130_1;
wire n130_2;
wire n129_1;
wire n129_2;
wire n128_1;
wire n128_2;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_0_COUT;
wire n136_6;
wire [15:0] cycle_cnt;
wire [9:0] send_buf;
wire [3:0] bit_cnt;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 n59_s18 (
    .F(n59_22),
    .I0(state[1]),
    .I1(state[0]) 
);
defparam n59_s18.INIT=4'hB;
  LUT3 n36_s2 (
    .F(n36_6),
    .I0(LED_d[3]),
    .I1(state[1]),
    .I2(state[0]) 
);
defparam n36_s2.INIT=8'h01;
  LUT4 n95_s1 (
    .F(n95_5),
    .I0(bit_cnt[2]),
    .I1(n96_6),
    .I2(n59_22),
    .I3(bit_cnt[3]) 
);
defparam n95_s1.INIT=16'h0708;
  LUT4 n69_s14 (
    .F(n69_20),
    .I0(send_buf[2]),
    .I1(tx_data[0]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n69_s14.INIT=16'h0A0C;
  LUT4 n68_s14 (
    .F(n68_20),
    .I0(send_buf[3]),
    .I1(tx_data[1]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n68_s14.INIT=16'h0A0C;
  LUT4 n67_s14 (
    .F(n67_20),
    .I0(send_buf[4]),
    .I1(tx_data[2]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n67_s14.INIT=16'h0A0C;
  LUT4 n66_s14 (
    .F(n66_20),
    .I0(send_buf[5]),
    .I1(tx_data[3]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n66_s14.INIT=16'h0A0C;
  LUT4 n65_s14 (
    .F(n65_20),
    .I0(send_buf[6]),
    .I1(tx_data[4]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n65_s14.INIT=16'h0A0C;
  LUT4 n64_s14 (
    .F(n64_20),
    .I0(send_buf[7]),
    .I1(tx_data[5]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n64_s14.INIT=16'h0A0C;
  LUT4 n63_s14 (
    .F(n63_20),
    .I0(send_buf[8]),
    .I1(tx_data[6]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n63_s14.INIT=16'h0A0C;
  LUT4 n62_s14 (
    .F(n62_20),
    .I0(send_buf[9]),
    .I1(tx_data[7]),
    .I2(state[1]),
    .I3(state[0]) 
);
defparam n62_s14.INIT=16'h0A0C;
  LUT4 n259_s1 (
    .F(n259_4),
    .I0(n259_5),
    .I1(n259_6),
    .I2(n259_7),
    .I3(n259_8) 
);
defparam n259_s1.INIT=16'h8000;
  LUT3 n25_s6 (
    .F(n25_11),
    .I0(bit_cnt[0]),
    .I1(n259_4),
    .I2(n25_12) 
);
defparam n25_s6.INIT=8'h80;
  LUT2 n96_s2 (
    .F(n96_6),
    .I0(bit_cnt[0]),
    .I1(bit_cnt[1]) 
);
defparam n96_s2.INIT=4'h8;
  LUT4 n259_s2 (
    .F(n259_5),
    .I0(cycle_cnt[8]),
    .I1(cycle_cnt[10]),
    .I2(cycle_cnt[11]),
    .I3(cycle_cnt[9]) 
);
defparam n259_s2.INIT=16'h0100;
  LUT4 n259_s3 (
    .F(n259_6),
    .I0(cycle_cnt[0]),
    .I1(cycle_cnt[1]),
    .I2(cycle_cnt[2]),
    .I3(cycle_cnt[3]) 
);
defparam n259_s3.INIT=16'h4000;
  LUT4 n259_s4 (
    .F(n259_7),
    .I0(cycle_cnt[6]),
    .I1(cycle_cnt[5]),
    .I2(cycle_cnt[4]),
    .I3(cycle_cnt[7]) 
);
defparam n259_s4.INIT=16'h4000;
  LUT4 n259_s5 (
    .F(n259_8),
    .I0(cycle_cnt[12]),
    .I1(cycle_cnt[13]),
    .I2(cycle_cnt[14]),
    .I3(cycle_cnt[15]) 
);
defparam n259_s5.INIT=16'h0001;
  LUT4 n25_s7 (
    .F(n25_12),
    .I0(bit_cnt[1]),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[3]),
    .I3(state[0]) 
);
defparam n25_s7.INIT=16'h1000;
  LUT4 n96_s3 (
    .F(n96_8),
    .I0(n59_22),
    .I1(bit_cnt[2]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n96_s3.INIT=16'h1444;
  LUT3 n56_s2 (
    .F(n56_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(send_buf[1]) 
);
defparam n56_s2.INIT=8'h40;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(state[1]),
    .I1(state[0]),
    .I2(bit_cnt[0]),
    .I3(bit_cnt[1]) 
);
defparam n97_s2.INIT=16'h0440;
  LUT3 n259_s6 (
    .F(n259_10),
    .I0(state[1]),
    .I1(state[0]),
    .I2(n259_4) 
);
defparam n259_s6.INIT=8'hFB;
  LUT4 n26_s6 (
    .F(n26_12),
    .I0(state[0]),
    .I1(LED_d[3]),
    .I2(n25_11),
    .I3(state[1]) 
);
defparam n26_s6.INIT=16'hAA0E;
  LUT4 n25_s9 (
    .F(n25_15),
    .I0(state[0]),
    .I1(LED_d[3]),
    .I2(n25_11),
    .I3(state[1]) 
);
defparam n25_s9.INIT=16'hEEF0;
  LUT3 n61_s18 (
    .F(n61_26),
    .I0(state[1]),
    .I1(send_buf[9]),
    .I2(n259_10) 
);
defparam n61_s18.INIT=8'hDC;
  LUT4 n98_s5 (
    .F(n98_11),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n259_10),
    .I3(bit_cnt[0]) 
);
defparam n98_s5.INIT=16'hCF20;
  LUT4 send_buf_0_s5 (
    .F(send_buf_0_13),
    .I0(state[1]),
    .I1(state[1]),
    .I2(state[0]),
    .I3(n259_4) 
);
defparam send_buf_0_s5.INIT=16'h5545;
  DFFC tx_ready_s0 (
    .Q(LED_d_0[0]),
    .D(n36_6),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
  DFFR cycle_cnt_15_s0 (
    .Q(cycle_cnt[15]),
    .D(n121_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_14_s0 (
    .Q(cycle_cnt[14]),
    .D(n122_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_13_s0 (
    .Q(cycle_cnt[13]),
    .D(n123_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_12_s0 (
    .Q(cycle_cnt[12]),
    .D(n124_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_11_s0 (
    .Q(cycle_cnt[11]),
    .D(n125_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_10_s0 (
    .Q(cycle_cnt[10]),
    .D(n126_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_9_s0 (
    .Q(cycle_cnt[9]),
    .D(n127_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_8_s0 (
    .Q(cycle_cnt[8]),
    .D(n128_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_7_s0 (
    .Q(cycle_cnt[7]),
    .D(n129_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_6_s0 (
    .Q(cycle_cnt[6]),
    .D(n130_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_5_s0 (
    .Q(cycle_cnt[5]),
    .D(n131_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_4_s0 (
    .Q(cycle_cnt[4]),
    .D(n132_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_3_s0 (
    .Q(cycle_cnt[3]),
    .D(n133_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_2_s0 (
    .Q(cycle_cnt[2]),
    .D(n134_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_1_s0 (
    .Q(cycle_cnt[1]),
    .D(n135_1),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFR cycle_cnt_0_s0 (
    .Q(cycle_cnt[0]),
    .D(n136_6),
    .CLK(sys_clk_d),
    .RESET(n259_10) 
);
  DFFS tx_out_s0 (
    .Q(GPIO_TX_d),
    .D(send_buf[0]),
    .CLK(sys_clk_d),
    .SET(n59_22) 
);
  DFFE send_buf_8_s2 (
    .Q(send_buf[8]),
    .D(n62_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_8_s2.INIT=1'b0;
  DFFE send_buf_7_s2 (
    .Q(send_buf[7]),
    .D(n63_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_7_s2.INIT=1'b0;
  DFFE send_buf_6_s2 (
    .Q(send_buf[6]),
    .D(n64_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_6_s2.INIT=1'b0;
  DFFE send_buf_5_s2 (
    .Q(send_buf[5]),
    .D(n65_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_5_s2.INIT=1'b0;
  DFFE send_buf_4_s2 (
    .Q(send_buf[4]),
    .D(n66_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_4_s2.INIT=1'b0;
  DFFE send_buf_3_s2 (
    .Q(send_buf[3]),
    .D(n67_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_3_s2.INIT=1'b0;
  DFFE send_buf_2_s2 (
    .Q(send_buf[2]),
    .D(n68_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_2_s2.INIT=1'b0;
  DFFE send_buf_1_s2 (
    .Q(send_buf[1]),
    .D(n69_20),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_1_s2.INIT=1'b0;
  DFFE send_buf_0_s2 (
    .Q(send_buf[0]),
    .D(n56_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam send_buf_0_s2.INIT=1'b0;
  DFFE bit_cnt_3_s2 (
    .Q(bit_cnt[3]),
    .D(n95_5),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_3_s2.INIT=1'b0;
  DFFE bit_cnt_2_s2 (
    .Q(bit_cnt[2]),
    .D(n96_8),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_2_s2.INIT=1'b0;
  DFFE bit_cnt_1_s2 (
    .Q(bit_cnt[1]),
    .D(n97_7),
    .CLK(sys_clk_d),
    .CE(send_buf_0_13) 
);
defparam bit_cnt_1_s2.INIT=1'b0;
  DFFC state_0_s3 (
    .Q(state[0]),
    .D(n26_12),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_0_s3.INIT=1'b0;
  DFFC state_1_s4 (
    .Q(state[1]),
    .D(n25_15),
    .CLK(sys_clk_d),
    .CLEAR(n6_6) 
);
defparam state_1_s4.INIT=1'b0;
  DFF send_buf_9_s5 (
    .Q(send_buf[9]),
    .D(n61_26),
    .CLK(sys_clk_d) 
);
defparam send_buf_9_s5.INIT=1'b0;
  DFF bit_cnt_0_s4 (
    .Q(bit_cnt[0]),
    .D(n98_11),
    .CLK(sys_clk_d) 
);
defparam bit_cnt_0_s4.INIT=1'b0;
  ALU n135_s (
    .SUM(n135_1),
    .COUT(n135_2),
    .I0(cycle_cnt[1]),
    .I1(cycle_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n135_s.ALU_MODE=0;
  ALU n134_s (
    .SUM(n134_1),
    .COUT(n134_2),
    .I0(cycle_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n135_2) 
);
defparam n134_s.ALU_MODE=0;
  ALU n133_s (
    .SUM(n133_1),
    .COUT(n133_2),
    .I0(cycle_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n134_2) 
);
defparam n133_s.ALU_MODE=0;
  ALU n132_s (
    .SUM(n132_1),
    .COUT(n132_2),
    .I0(cycle_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n133_2) 
);
defparam n132_s.ALU_MODE=0;
  ALU n131_s (
    .SUM(n131_1),
    .COUT(n131_2),
    .I0(cycle_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n132_2) 
);
defparam n131_s.ALU_MODE=0;
  ALU n130_s (
    .SUM(n130_1),
    .COUT(n130_2),
    .I0(cycle_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n131_2) 
);
defparam n130_s.ALU_MODE=0;
  ALU n129_s (
    .SUM(n129_1),
    .COUT(n129_2),
    .I0(cycle_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n130_2) 
);
defparam n129_s.ALU_MODE=0;
  ALU n128_s (
    .SUM(n128_1),
    .COUT(n128_2),
    .I0(cycle_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n129_2) 
);
defparam n128_s.ALU_MODE=0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(cycle_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n128_2) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(cycle_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(cycle_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(cycle_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(cycle_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(cycle_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_0_COUT),
    .I0(cycle_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  INV n136_s2 (
    .O(n136_6),
    .I(cycle_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* uart_tx_1 */
module top (
  sw1,
  sw2,
  sys_clk,
  usb_rx,
  usb_tx,
  GPIO_RX,
  GPIO_TX,
  DAL,
  AIO,
  INIT_SW,
  INIT_n,
  BUFCTL_n,
  ALE_n,
  SCTL_n,
  LED_RGB,
  LED
)
;
input sw1;
input sw2;
input sys_clk;
input usb_rx;
output usb_tx;
input GPIO_RX;
output GPIO_TX;
inout [15:0] DAL;
input [3:0] AIO;
input INIT_SW;
output INIT_n;
input BUFCTL_n;
input ALE_n;
input SCTL_n;
output LED_RGB;
output [5:0] LED;
wire sw1_d;
wire sw2_d;
wire sys_clk_d;
wire usb_rx_d;
wire GPIO_RX_d;
wire INIT_SW_d;
wire BUFCTL_n_d;
wire ALE_n_d;
wire SCTL_n_d;
wire uart_rx;
wire n187_3;
wire n225_3;
wire n226_3;
wire n227_3;
wire n228_3;
wire n229_3;
wire n230_3;
wire n231_3;
wire n232_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n586_4;
wire n871_3;
wire n890_3;
wire n222_4;
wire n272_4;
wire dbg_tx_send_1_6;
wire n358_4;
wire n470_4;
wire mem_hi_56;
wire mem_hi_58;
wire mem_lo_56;
wire mem_lo_58;
wire n751_6;
wire n752_6;
wire n753_6;
wire n754_6;
wire n755_6;
wire n756_6;
wire n757_6;
wire n758_6;
wire n760_6;
wire n761_6;
wire n762_6;
wire n763_6;
wire n764_6;
wire n765_6;
wire n759_5;
wire n766_5;
wire n99_4;
wire n99_5;
wire n586_6;
wire n586_7;
wire n871_4;
wire n871_5;
wire n890_4;
wire n890_5;
wire n358_5;
wire n358_6;
wire n358_7;
wire n470_5;
wire n470_6;
wire n470_7;
wire n751_7;
wire n760_7;
wire n760_8;
wire n761_7;
wire n762_7;
wire n763_7;
wire n764_7;
wire n765_7;
wire n759_6;
wire n759_7;
wire n759_8;
wire n766_7;
wire n766_8;
wire n99_6;
wire n99_7;
wire n99_8;
wire n99_9;
wire n99_10;
wire n99_11;
wire n586_8;
wire n586_9;
wire n871_6;
wire n890_6;
wire n890_7;
wire n890_8;
wire n890_9;
wire n358_8;
wire n358_9;
wire n358_10;
wire n358_11;
wire n470_8;
wire n470_9;
wire n470_10;
wire n470_11;
wire n751_8;
wire n760_9;
wire n761_8;
wire n762_8;
wire n763_8;
wire n764_8;
wire n765_8;
wire n759_9;
wire n766_9;
wire n766_10;
wire n766_11;
wire n759_10;
wire n766_12;
wire n1091_7;
wire n766_14;
wire n586_11;
wire n900_6;
wire n332_11;
wire n307_7;
wire n444_8;
wire n419_7;
wire n154_7;
wire n99_13;
wire last_SCTL_n;
wire RESET_n;
wire INIT_n_d;
wire test;
wire rx_clear;
wire \mem_hi_ADBREG_G[14]_2 ;
wire clk_1Hz;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_2;
wire n118_1;
wire n118_2;
wire n117_1;
wire n117_2;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_2;
wire n107_1;
wire n107_2;
wire n106_1;
wire n106_2;
wire n105_1;
wire n105_2;
wire n104_1;
wire n104_2;
wire n103_1;
wire n103_2;
wire n102_1;
wire n102_0_COUT;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n319_1;
wire n319_2;
wire n318_1;
wire n318_2;
wire n317_1;
wire n317_2;
wire n316_1;
wire n316_2;
wire n315_1;
wire n315_2;
wire n314_1;
wire n314_2;
wire n313_1;
wire n313_2;
wire n312_1;
wire n312_2;
wire n311_1;
wire n311_2;
wire n310_1;
wire n310_2;
wire n309_1;
wire n309_0_COUT;
wire n443_1;
wire n443_2;
wire n442_1;
wire n442_2;
wire n441_1;
wire n441_2;
wire n440_1;
wire n440_2;
wire n439_1;
wire n439_2;
wire n438_1;
wire n438_2;
wire n437_1;
wire n437_2;
wire n436_1;
wire n436_2;
wire n435_1;
wire n435_2;
wire n434_1;
wire n434_2;
wire n433_1;
wire n433_2;
wire n432_1;
wire n432_2;
wire n431_1;
wire n431_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_0_COUT;
wire LED_d_2_4;
wire n856_6;
wire n815_6;
wire n127_6;
wire LED_RGB_d;
wire n6_6;
wire rx_data_ready_Z;
wire GPIO_TX_d;
wire [3:0] AIO_d;
wire [15:0] DAL_in;
wire [25:0] cnt_500ms;
wire [4:4] LED_B;
wire [4:4] LED_G;
wire [4:4] LED_R;
wire [7:0] \dbg_tx_data[0] ;
wire [7:0] \dbg_tx_data[1] ;
wire [1:1] dbg_tx_send;
wire [23:0] reset_cnt;
wire [23:0] init_cnt;
wire [15:0] DAL_latched;
wire [3:0] AIO_latched;
wire [7:0] tx_data;
wire [3:3] LED_d;
wire [0:0] mem_hi_0_0;
wire [0:0] mem_hi_0_1;
wire [0:0] mem_hi_0_2;
wire [0:0] mem_hi_0_3;
wire [0:0] mem_hi_0_4;
wire [0:0] mem_hi_0_5;
wire [0:0] mem_hi_0_6;
wire [0:0] mem_hi_0_7;
wire [0:0] mem_hi_1_0;
wire [0:0] mem_hi_1_1;
wire [0:0] mem_hi_1_2;
wire [0:0] mem_hi_1_3;
wire [0:0] mem_hi_1_4;
wire [0:0] mem_hi_1_5;
wire [0:0] mem_hi_1_6;
wire [0:0] mem_hi_1_7;
wire [0:0] mem_lo_0_0;
wire [0:0] mem_lo_0_1;
wire [0:0] mem_lo_0_2;
wire [0:0] mem_lo_0_3;
wire [0:0] mem_lo_0_4;
wire [0:0] mem_lo_0_5;
wire [0:0] mem_lo_0_6;
wire [0:0] mem_lo_0_7;
wire [0:0] mem_lo_1_0;
wire [0:0] mem_lo_1_1;
wire [0:0] mem_lo_1_2;
wire [0:0] mem_lo_1_3;
wire [0:0] mem_lo_1_4;
wire [0:0] mem_lo_1_5;
wire [0:0] mem_lo_1_6;
wire [0:0] mem_lo_1_7;
wire [0:0] dbg_tx_ready;
wire [5:5] LED_d_1;
wire [1:1] dbg_tx_ready_1;
wire [4:4] LED_d_2;
wire [7:0] rx_data_Z;
wire [0:0] LED_d_3;
wire [31:1] DO;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire [31:1] DO_7;
wire [31:1] DO_8;
wire [31:1] DO_9;
wire [31:1] DO_10;
wire [31:1] DO_11;
wire [31:1] DO_12;
wire [31:1] DO_13;
wire [31:1] DO_14;
wire [31:1] DO_15;
wire [31:1] DO_16;
wire [31:1] DO_17;
wire [31:1] DO_18;
wire [31:1] DO_19;
wire [31:1] DO_20;
wire [31:1] DO_21;
wire [31:1] DO_22;
wire [31:1] DO_23;
wire [31:1] DO_24;
wire [31:1] DO_25;
wire [31:1] DO_26;
wire [31:1] DO_27;
wire [31:1] DO_28;
wire [31:1] DO_29;
wire [31:1] DO_30;
wire [31:1] DO_31;
wire VCC;
wire GND;
  IBUF sw1_ibuf (
    .O(sw1_d),
    .I(sw1) 
);
  IBUF sw2_ibuf (
    .O(sw2_d),
    .I(sw2) 
);
  IBUF sys_clk_ibuf (
    .O(sys_clk_d),
    .I(sys_clk) 
);
  IBUF usb_rx_ibuf (
    .O(usb_rx_d),
    .I(usb_rx) 
);
  IBUF GPIO_RX_ibuf (
    .O(GPIO_RX_d),
    .I(GPIO_RX) 
);
  IBUF AIO_0_ibuf (
    .O(AIO_d[0]),
    .I(AIO[0]) 
);
  IBUF AIO_1_ibuf (
    .O(AIO_d[1]),
    .I(AIO[1]) 
);
  IBUF AIO_2_ibuf (
    .O(AIO_d[2]),
    .I(AIO[2]) 
);
  IBUF AIO_3_ibuf (
    .O(AIO_d[3]),
    .I(AIO[3]) 
);
  IBUF INIT_SW_ibuf (
    .O(INIT_SW_d),
    .I(INIT_SW) 
);
  IBUF BUFCTL_n_ibuf (
    .O(BUFCTL_n_d),
    .I(BUFCTL_n) 
);
  IBUF ALE_n_ibuf (
    .O(ALE_n_d),
    .I(ALE_n) 
);
  IBUF SCTL_n_ibuf (
    .O(SCTL_n_d),
    .I(SCTL_n) 
);
  IOBUF DAL_0_iobuf (
    .O(DAL_in[0]),
    .IO(DAL[0]),
    .I(n766_5),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_1_iobuf (
    .O(DAL_in[1]),
    .IO(DAL[1]),
    .I(n765_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_2_iobuf (
    .O(DAL_in[2]),
    .IO(DAL[2]),
    .I(n764_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_3_iobuf (
    .O(DAL_in[3]),
    .IO(DAL[3]),
    .I(n763_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_4_iobuf (
    .O(DAL_in[4]),
    .IO(DAL[4]),
    .I(n762_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_5_iobuf (
    .O(DAL_in[5]),
    .IO(DAL[5]),
    .I(n761_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_6_iobuf (
    .O(DAL_in[6]),
    .IO(DAL[6]),
    .I(n760_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_7_iobuf (
    .O(DAL_in[7]),
    .IO(DAL[7]),
    .I(n759_5),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_8_iobuf (
    .O(DAL_in[8]),
    .IO(DAL[8]),
    .I(n758_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_9_iobuf (
    .O(DAL_in[9]),
    .IO(DAL[9]),
    .I(n757_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_10_iobuf (
    .O(DAL_in[10]),
    .IO(DAL[10]),
    .I(n756_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_11_iobuf (
    .O(DAL_in[11]),
    .IO(DAL[11]),
    .I(n755_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_12_iobuf (
    .O(DAL_in[12]),
    .IO(DAL[12]),
    .I(n754_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_13_iobuf (
    .O(DAL_in[13]),
    .IO(DAL[13]),
    .I(n753_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_14_iobuf (
    .O(DAL_in[14]),
    .IO(DAL[14]),
    .I(n752_6),
    .OEN(BUFCTL_n_d) 
);
  IOBUF DAL_15_iobuf (
    .O(DAL_in[15]),
    .IO(DAL[15]),
    .I(n751_6),
    .OEN(BUFCTL_n_d) 
);
  OBUF usb_tx_obuf (
    .O(usb_tx),
    .I(GPIO_TX_d) 
);
  OBUF GPIO_TX_obuf (
    .O(GPIO_TX),
    .I(GPIO_TX_d) 
);
  OBUF INIT_n_obuf (
    .O(INIT_n),
    .I(INIT_n_d) 
);
  OBUF LED_RGB_obuf (
    .O(LED_RGB),
    .I(LED_RGB_d) 
);
  OBUF LED_0_obuf (
    .O(LED[0]),
    .I(LED_d_3[0]) 
);
  OBUF LED_1_obuf (
    .O(LED[1]),
    .I(LED_d[3]) 
);
  OBUF LED_2_obuf (
    .O(LED[2]),
    .I(LED_d_2_4) 
);
  OBUF LED_3_obuf (
    .O(LED[3]),
    .I(LED_d[3]) 
);
  OBUF LED_4_obuf (
    .O(LED[4]),
    .I(LED_d_2[4]) 
);
  OBUF LED_5_obuf (
    .O(LED[5]),
    .I(LED_d_1[5]) 
);
  LUT2 uart_rx_s0 (
    .F(uart_rx),
    .I0(GPIO_RX_d),
    .I1(usb_rx_d) 
);
defparam uart_rx_s0.INIT=4'h8;
  LUT2 n187_s0 (
    .F(n187_3),
    .I0(clk_1Hz),
    .I1(sw2_d) 
);
defparam n187_s0.INIT=4'hE;
  LUT3 n225_s0 (
    .F(n225_3),
    .I0(BUFCTL_n_d),
    .I1(DAL_latched[4]),
    .I2(sw2_d) 
);
defparam n225_s0.INIT=8'hCA;
  LUT3 n226_s0 (
    .F(n226_3),
    .I0(DAL_latched[3]),
    .I1(AIO_latched[3]),
    .I2(sw2_d) 
);
defparam n226_s0.INIT=8'hAC;
  LUT3 n227_s0 (
    .F(n227_3),
    .I0(DAL_latched[2]),
    .I1(AIO_latched[2]),
    .I2(sw2_d) 
);
defparam n227_s0.INIT=8'hAC;
  LUT3 n228_s0 (
    .F(n228_3),
    .I0(DAL_latched[1]),
    .I1(AIO_latched[1]),
    .I2(sw2_d) 
);
defparam n228_s0.INIT=8'hAC;
  LUT3 n229_s0 (
    .F(n229_3),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[0]),
    .I2(sw2_d) 
);
defparam n229_s0.INIT=8'hAC;
  LUT3 n230_s0 (
    .F(n230_3),
    .I0(DAL_in[7]),
    .I1(DAL_latched[15]),
    .I2(sw2_d) 
);
defparam n230_s0.INIT=8'hCA;
  LUT3 n231_s0 (
    .F(n231_3),
    .I0(DAL_in[6]),
    .I1(DAL_latched[14]),
    .I2(sw2_d) 
);
defparam n231_s0.INIT=8'hCA;
  LUT3 n232_s0 (
    .F(n232_3),
    .I0(DAL_in[5]),
    .I1(DAL_latched[13]),
    .I2(sw2_d) 
);
defparam n232_s0.INIT=8'hCA;
  LUT3 n233_s0 (
    .F(n233_3),
    .I0(DAL_in[4]),
    .I1(DAL_latched[12]),
    .I2(sw2_d) 
);
defparam n233_s0.INIT=8'hCA;
  LUT3 n234_s0 (
    .F(n234_3),
    .I0(DAL_in[3]),
    .I1(DAL_latched[11]),
    .I2(sw2_d) 
);
defparam n234_s0.INIT=8'hCA;
  LUT3 n235_s0 (
    .F(n235_3),
    .I0(DAL_in[2]),
    .I1(DAL_latched[10]),
    .I2(sw2_d) 
);
defparam n235_s0.INIT=8'hCA;
  LUT3 n236_s0 (
    .F(n236_3),
    .I0(DAL_in[1]),
    .I1(DAL_latched[9]),
    .I2(sw2_d) 
);
defparam n236_s0.INIT=8'hCA;
  LUT3 n237_s0 (
    .F(n237_3),
    .I0(DAL_in[0]),
    .I1(DAL_latched[8]),
    .I2(sw2_d) 
);
defparam n237_s0.INIT=8'hCA;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(DAL_latched[4]),
    .I1(n586_11),
    .I2(n586_6),
    .I3(n586_7) 
);
defparam n586_s1.INIT=16'h4000;
  LUT2 n871_s0 (
    .F(n871_3),
    .I0(n871_4),
    .I1(n871_5) 
);
defparam n871_s0.INIT=4'h8;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(BUFCTL_n_d),
    .I1(n890_4),
    .I2(n890_5) 
);
defparam n890_s0.INIT=8'h80;
  LUT2 n222_s1 (
    .F(n222_4),
    .I0(sw2_d),
    .I1(n1091_7) 
);
defparam n222_s1.INIT=4'h4;
  LUT2 n272_s1 (
    .F(n272_4),
    .I0(SCTL_n_d),
    .I1(last_SCTL_n) 
);
defparam n272_s1.INIT=4'hB;
  LUT2 dbg_tx_send_1_s2 (
    .F(dbg_tx_send_1_6),
    .I0(dbg_tx_ready[0]),
    .I1(dbg_tx_ready_1[1]) 
);
defparam dbg_tx_send_1_s2.INIT=4'h8;
  LUT3 n358_s1 (
    .F(n358_4),
    .I0(n358_5),
    .I1(n358_6),
    .I2(n358_7) 
);
defparam n358_s1.INIT=8'h80;
  LUT3 n470_s1 (
    .F(n470_4),
    .I0(n470_5),
    .I1(n470_6),
    .I2(n470_7) 
);
defparam n470_s1.INIT=8'h80;
  LUT4 mem_hi_s54 (
    .F(mem_hi_56),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n890_5) 
);
defparam mem_hi_s54.INIT=16'h0B00;
  LUT4 mem_hi_s55 (
    .F(mem_hi_58),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n890_5) 
);
defparam mem_hi_s55.INIT=16'hB000;
  LUT4 mem_lo_s54 (
    .F(mem_lo_56),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n890_5) 
);
defparam mem_lo_s54.INIT=16'h0700;
  LUT4 mem_lo_s55 (
    .F(mem_lo_58),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[1]),
    .I2(DAL_latched[15]),
    .I3(n890_5) 
);
defparam mem_lo_s55.INIT=16'h7000;
  LUT4 n751_s2 (
    .F(n751_6),
    .I0(mem_hi_0_7[0]),
    .I1(mem_hi_1_7[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n751_s2.INIT=16'hCA00;
  LUT4 n752_s2 (
    .F(n752_6),
    .I0(mem_hi_0_6[0]),
    .I1(mem_hi_1_6[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n752_s2.INIT=16'hCA00;
  LUT4 n753_s2 (
    .F(n753_6),
    .I0(mem_hi_0_5[0]),
    .I1(mem_hi_1_5[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n753_s2.INIT=16'hCA00;
  LUT4 n754_s2 (
    .F(n754_6),
    .I0(mem_hi_0_4[0]),
    .I1(mem_hi_1_4[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n754_s2.INIT=16'hCA00;
  LUT4 n755_s2 (
    .F(n755_6),
    .I0(mem_hi_0_3[0]),
    .I1(mem_hi_1_3[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n755_s2.INIT=16'hCA00;
  LUT4 n756_s2 (
    .F(n756_6),
    .I0(mem_hi_0_2[0]),
    .I1(mem_hi_1_2[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n756_s2.INIT=16'hCA00;
  LUT4 n757_s2 (
    .F(n757_6),
    .I0(mem_hi_0_1[0]),
    .I1(mem_hi_1_1[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n757_s2.INIT=16'hCA00;
  LUT4 n758_s2 (
    .F(n758_6),
    .I0(mem_hi_1_0[0]),
    .I1(mem_hi_0_0[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ),
    .I3(n751_7) 
);
defparam n758_s2.INIT=16'hAC00;
  LUT4 n760_s2 (
    .F(n760_6),
    .I0(n871_4),
    .I1(rx_data_Z[6]),
    .I2(n760_7),
    .I3(n760_8) 
);
defparam n760_s2.INIT=16'hF800;
  LUT4 n761_s2 (
    .F(n761_6),
    .I0(n871_4),
    .I1(rx_data_Z[5]),
    .I2(n761_7),
    .I3(n760_8) 
);
defparam n761_s2.INIT=16'hF800;
  LUT4 n762_s2 (
    .F(n762_6),
    .I0(n871_4),
    .I1(rx_data_Z[4]),
    .I2(n762_7),
    .I3(n760_8) 
);
defparam n762_s2.INIT=16'hF800;
  LUT4 n763_s2 (
    .F(n763_6),
    .I0(n871_4),
    .I1(rx_data_Z[3]),
    .I2(n763_7),
    .I3(n760_8) 
);
defparam n763_s2.INIT=16'hF800;
  LUT4 n764_s2 (
    .F(n764_6),
    .I0(n871_4),
    .I1(rx_data_Z[2]),
    .I2(n764_7),
    .I3(n760_8) 
);
defparam n764_s2.INIT=16'hF800;
  LUT4 n765_s2 (
    .F(n765_6),
    .I0(n871_4),
    .I1(rx_data_Z[1]),
    .I2(n765_7),
    .I3(n760_8) 
);
defparam n765_s2.INIT=16'hF800;
  LUT3 n759_s1 (
    .F(n759_5),
    .I0(n759_6),
    .I1(n759_7),
    .I2(n759_8) 
);
defparam n759_s1.INIT=8'hD0;
  LUT3 n766_s1 (
    .F(n766_5),
    .I0(n766_14),
    .I1(n766_7),
    .I2(n766_8) 
);
defparam n766_s1.INIT=8'hF1;
  LUT4 n99_s1 (
    .F(n99_4),
    .I0(n99_6),
    .I1(n99_7),
    .I2(n99_8),
    .I3(n99_9) 
);
defparam n99_s1.INIT=16'h8000;
  LUT4 n99_s2 (
    .F(n99_5),
    .I0(cnt_500ms[0]),
    .I1(cnt_500ms[1]),
    .I2(n99_10),
    .I3(n99_11) 
);
defparam n99_s2.INIT=16'h1000;
  LUT4 n586_s3 (
    .F(n586_6),
    .I0(DAL_latched[8]),
    .I1(DAL_latched[5]),
    .I2(DAL_latched[6]),
    .I3(DAL_latched[7]) 
);
defparam n586_s3.INIT=16'h0001;
  LUT4 n586_s4 (
    .F(n586_7),
    .I0(DAL_latched[0]),
    .I1(DAL_latched[15]),
    .I2(DAL_latched[14]),
    .I3(DAL_latched[13]) 
);
defparam n586_s4.INIT=16'h0001;
  LUT4 n871_s1 (
    .F(n871_4),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[1]),
    .I3(n871_6) 
);
defparam n871_s1.INIT=16'h1000;
  LUT4 n871_s2 (
    .F(n871_5),
    .I0(AIO_latched[1]),
    .I1(AIO_latched[0]),
    .I2(AIO_latched[2]),
    .I3(AIO_latched[3]) 
);
defparam n871_s2.INIT=16'h1F00;
  LUT4 n890_s1 (
    .F(n890_4),
    .I0(n890_6),
    .I1(n890_7),
    .I2(n890_8),
    .I3(n890_9) 
);
defparam n890_s1.INIT=16'h8000;
  LUT3 n890_s2 (
    .F(n890_5),
    .I0(AIO_latched[2]),
    .I1(AIO_latched[3]),
    .I2(AIO_latched[0]) 
);
defparam n890_s2.INIT=8'h10;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(reset_cnt[0]),
    .I1(reset_cnt[1]),
    .I2(reset_cnt[2]),
    .I3(reset_cnt[3]) 
);
defparam n358_s2.INIT=16'h0001;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(n358_8),
    .I1(n358_9),
    .I2(n358_10),
    .I3(n358_11) 
);
defparam n358_s3.INIT=16'h8000;
  LUT4 n358_s4 (
    .F(n358_7),
    .I0(reset_cnt[4]),
    .I1(reset_cnt[5]),
    .I2(reset_cnt[6]),
    .I3(reset_cnt[7]) 
);
defparam n358_s4.INIT=16'h4000;
  LUT4 n470_s2 (
    .F(n470_5),
    .I0(init_cnt[0]),
    .I1(init_cnt[1]),
    .I2(init_cnt[2]),
    .I3(init_cnt[3]) 
);
defparam n470_s2.INIT=16'h0001;
  LUT4 n470_s3 (
    .F(n470_6),
    .I0(n470_8),
    .I1(n470_9),
    .I2(n470_10),
    .I3(n470_11) 
);
defparam n470_s3.INIT=16'h8000;
  LUT4 n470_s4 (
    .F(n470_7),
    .I0(init_cnt[4]),
    .I1(init_cnt[5]),
    .I2(init_cnt[6]),
    .I3(init_cnt[7]) 
);
defparam n470_s4.INIT=16'h4000;
  LUT3 n751_s3 (
    .F(n751_7),
    .I0(n890_4),
    .I1(n751_8),
    .I2(n760_8) 
);
defparam n751_s3.INIT=8'h10;
  LUT4 n760_s3 (
    .F(n760_7),
    .I0(n760_9),
    .I1(tx_data[6]),
    .I2(n751_8),
    .I3(n890_4) 
);
defparam n760_s3.INIT=16'h0C0A;
  LUT3 n760_s4 (
    .F(n760_8),
    .I0(n871_6),
    .I1(n586_8),
    .I2(n766_8) 
);
defparam n760_s4.INIT=8'h07;
  LUT4 n761_s3 (
    .F(n761_7),
    .I0(n761_8),
    .I1(tx_data[5]),
    .I2(n751_8),
    .I3(n890_4) 
);
defparam n761_s3.INIT=16'h0C0A;
  LUT4 n762_s3 (
    .F(n762_7),
    .I0(n762_8),
    .I1(tx_data[4]),
    .I2(n751_8),
    .I3(n890_4) 
);
defparam n762_s3.INIT=16'h0C0A;
  LUT4 n763_s3 (
    .F(n763_7),
    .I0(n763_8),
    .I1(tx_data[3]),
    .I2(n751_8),
    .I3(n890_4) 
);
defparam n763_s3.INIT=16'h0C0A;
  LUT4 n764_s3 (
    .F(n764_7),
    .I0(n764_8),
    .I1(tx_data[2]),
    .I2(n751_8),
    .I3(n890_4) 
);
defparam n764_s3.INIT=16'h0C0A;
  LUT4 n765_s3 (
    .F(n765_7),
    .I0(n765_8),
    .I1(tx_data[1]),
    .I2(n751_8),
    .I3(n890_4) 
);
defparam n765_s3.INIT=16'h0C0A;
  LUT3 n759_s2 (
    .F(n759_6),
    .I0(n871_4),
    .I1(rx_data_Z[7]),
    .I2(n766_14) 
);
defparam n759_s2.INIT=8'h07;
  LUT4 n759_s3 (
    .F(n759_7),
    .I0(n759_9),
    .I1(LED_d_3[0]),
    .I2(n871_4),
    .I3(n751_8) 
);
defparam n759_s3.INIT=16'h0C0A;
  LUT3 n759_s4 (
    .F(n759_8),
    .I0(n766_14),
    .I1(rx_data_ready_Z),
    .I2(n766_8) 
);
defparam n759_s4.INIT=8'h0D;
  LUT4 n766_s3 (
    .F(n766_7),
    .I0(n751_8),
    .I1(n766_9),
    .I2(rx_data_Z[0]),
    .I3(n871_4) 
);
defparam n766_s3.INIT=16'h0BBB;
  LUT4 n766_s4 (
    .F(n766_8),
    .I0(DAL_latched[4]),
    .I1(n586_6),
    .I2(n766_10),
    .I3(n766_11) 
);
defparam n766_s4.INIT=16'h4000;
  LUT4 n99_s3 (
    .F(n99_6),
    .I0(cnt_500ms[20]),
    .I1(cnt_500ms[21]),
    .I2(cnt_500ms[18]),
    .I3(cnt_500ms[19]) 
);
defparam n99_s3.INIT=16'h1000;
  LUT4 n99_s4 (
    .F(n99_7),
    .I0(cnt_500ms[10]),
    .I1(cnt_500ms[11]),
    .I2(cnt_500ms[12]),
    .I3(cnt_500ms[13]) 
);
defparam n99_s4.INIT=16'h8000;
  LUT4 n99_s5 (
    .F(n99_8),
    .I0(cnt_500ms[17]),
    .I1(cnt_500ms[15]),
    .I2(cnt_500ms[16]),
    .I3(cnt_500ms[14]) 
);
defparam n99_s5.INIT=16'h4000;
  LUT4 n99_s6 (
    .F(n99_9),
    .I0(cnt_500ms[24]),
    .I1(cnt_500ms[25]),
    .I2(cnt_500ms[22]),
    .I3(cnt_500ms[23]) 
);
defparam n99_s6.INIT=16'h1000;
  LUT4 n99_s7 (
    .F(n99_10),
    .I0(cnt_500ms[7]),
    .I1(cnt_500ms[8]),
    .I2(cnt_500ms[6]),
    .I3(cnt_500ms[9]) 
);
defparam n99_s7.INIT=16'h1000;
  LUT4 n99_s8 (
    .F(n99_11),
    .I0(cnt_500ms[2]),
    .I1(cnt_500ms[3]),
    .I2(cnt_500ms[4]),
    .I3(cnt_500ms[5]) 
);
defparam n99_s8.INIT=16'h0100;
  LUT3 n586_s5 (
    .F(n586_8),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[1]) 
);
defparam n586_s5.INIT=8'h01;
  LUT4 n586_s6 (
    .F(n586_9),
    .I0(DAL_latched[12]),
    .I1(DAL_latched[11]),
    .I2(DAL_latched[10]),
    .I3(DAL_latched[9]) 
);
defparam n586_s6.INIT=16'h0100;
  LUT4 n871_s3 (
    .F(n871_6),
    .I0(DAL_latched[0]),
    .I1(n890_6),
    .I2(n890_7),
    .I3(n890_8) 
);
defparam n871_s3.INIT=16'h4000;
  LUT4 n890_s3 (
    .F(n890_6),
    .I0(DAL_latched[15]),
    .I1(DAL_latched[14]),
    .I2(DAL_latched[13]),
    .I3(DAL_latched[12]) 
);
defparam n890_s3.INIT=16'h8000;
  LUT4 n890_s4 (
    .F(n890_7),
    .I0(DAL_latched[7]),
    .I1(DAL_latched[5]),
    .I2(DAL_latched[6]),
    .I3(DAL_latched[8]) 
);
defparam n890_s4.INIT=16'h4000;
  LUT4 n890_s5 (
    .F(n890_8),
    .I0(DAL_latched[4]),
    .I1(DAL_latched[11]),
    .I2(DAL_latched[10]),
    .I3(DAL_latched[9]) 
);
defparam n890_s5.INIT=16'h8000;
  LUT4 n890_s6 (
    .F(n890_9),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[0]),
    .I2(DAL_latched[1]),
    .I3(DAL_latched[2]) 
);
defparam n890_s6.INIT=16'h1000;
  LUT4 n358_s5 (
    .F(n358_8),
    .I0(reset_cnt[17]),
    .I1(reset_cnt[18]),
    .I2(reset_cnt[16]),
    .I3(reset_cnt[19]) 
);
defparam n358_s5.INIT=16'h1000;
  LUT4 n358_s6 (
    .F(n358_9),
    .I0(reset_cnt[8]),
    .I1(reset_cnt[10]),
    .I2(reset_cnt[11]),
    .I3(reset_cnt[9]) 
);
defparam n358_s6.INIT=16'h0100;
  LUT4 n358_s7 (
    .F(n358_10),
    .I0(reset_cnt[14]),
    .I1(reset_cnt[15]),
    .I2(reset_cnt[12]),
    .I3(reset_cnt[13]) 
);
defparam n358_s7.INIT=16'h1000;
  LUT4 n358_s8 (
    .F(n358_11),
    .I0(reset_cnt[20]),
    .I1(reset_cnt[22]),
    .I2(reset_cnt[23]),
    .I3(reset_cnt[21]) 
);
defparam n358_s8.INIT=16'h0100;
  LUT4 n470_s5 (
    .F(n470_8),
    .I0(init_cnt[17]),
    .I1(init_cnt[18]),
    .I2(init_cnt[16]),
    .I3(init_cnt[19]) 
);
defparam n470_s5.INIT=16'h1000;
  LUT4 n470_s6 (
    .F(n470_9),
    .I0(init_cnt[8]),
    .I1(init_cnt[10]),
    .I2(init_cnt[11]),
    .I3(init_cnt[9]) 
);
defparam n470_s6.INIT=16'h0100;
  LUT4 n470_s7 (
    .F(n470_10),
    .I0(init_cnt[14]),
    .I1(init_cnt[15]),
    .I2(init_cnt[12]),
    .I3(init_cnt[13]) 
);
defparam n470_s7.INIT=16'h1000;
  LUT4 n470_s8 (
    .F(n470_11),
    .I0(init_cnt[20]),
    .I1(init_cnt[22]),
    .I2(init_cnt[23]),
    .I3(init_cnt[21]) 
);
defparam n470_s8.INIT=16'h0100;
  LUT4 n751_s4 (
    .F(n751_8),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[1]),
    .I3(n871_6) 
);
defparam n751_s4.INIT=16'h1400;
  LUT3 n760_s5 (
    .F(n760_9),
    .I0(mem_lo_0_6[0]),
    .I1(mem_lo_1_6[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n760_s5.INIT=8'hCA;
  LUT3 n761_s4 (
    .F(n761_8),
    .I0(mem_lo_0_5[0]),
    .I1(mem_lo_1_5[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n761_s4.INIT=8'hCA;
  LUT3 n762_s4 (
    .F(n762_8),
    .I0(mem_lo_0_4[0]),
    .I1(mem_lo_1_4[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n762_s4.INIT=8'hCA;
  LUT3 n763_s4 (
    .F(n763_8),
    .I0(mem_lo_0_3[0]),
    .I1(mem_lo_1_3[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n763_s4.INIT=8'hCA;
  LUT3 n764_s4 (
    .F(n764_8),
    .I0(mem_lo_0_2[0]),
    .I1(mem_lo_1_2[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n764_s4.INIT=8'hCA;
  LUT3 n765_s4 (
    .F(n765_8),
    .I0(mem_lo_0_1[0]),
    .I1(mem_lo_1_1[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n765_s4.INIT=8'hCA;
  LUT3 n759_s5 (
    .F(n759_9),
    .I0(n759_10),
    .I1(tx_data[7]),
    .I2(n890_4) 
);
defparam n759_s5.INIT=8'hCA;
  LUT3 n766_s5 (
    .F(n766_9),
    .I0(n766_12),
    .I1(tx_data[0]),
    .I2(n890_4) 
);
defparam n766_s5.INIT=8'hCA;
  LUT4 n766_s6 (
    .F(n766_10),
    .I0(AIO_latched[0]),
    .I1(DAL_latched[3]),
    .I2(DAL_latched[2]),
    .I3(AIO_latched[2]) 
);
defparam n766_s6.INIT=16'h0100;
  LUT3 n766_s7 (
    .F(n766_11),
    .I0(DAL_latched[0]),
    .I1(AIO_latched[3]),
    .I2(AIO_latched[1]) 
);
defparam n766_s7.INIT=8'h40;
  LUT3 n759_s6 (
    .F(n759_10),
    .I0(mem_lo_0_7[0]),
    .I1(mem_lo_1_7[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n759_s6.INIT=8'hCA;
  LUT3 n766_s8 (
    .F(n766_12),
    .I0(mem_lo_0_0[0]),
    .I1(mem_lo_1_0[0]),
    .I2(\mem_hi_ADBREG_G[14]_2 ) 
);
defparam n766_s8.INIT=8'hCA;
  LUT4 n1091_s2 (
    .F(n1091_7),
    .I0(SCTL_n_d),
    .I1(last_SCTL_n),
    .I2(dbg_tx_ready[0]),
    .I3(dbg_tx_ready_1[1]) 
);
defparam n1091_s2.INIT=16'h4000;
  LUT4 n766_s9 (
    .F(n766_14),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[1]),
    .I3(n871_6) 
);
defparam n766_s9.INIT=16'h0100;
  LUT4 n586_s7 (
    .F(n586_11),
    .I0(DAL_latched[3]),
    .I1(DAL_latched[2]),
    .I2(DAL_latched[1]),
    .I3(n586_9) 
);
defparam n586_s7.INIT=16'h0100;
  LUT3 n900_s2 (
    .F(n900_6),
    .I0(BUFCTL_n_d),
    .I1(n890_4),
    .I2(n890_5) 
);
defparam n900_s2.INIT=8'h7F;
  LUT4 n332_s3 (
    .F(n332_11),
    .I0(reset_cnt[0]),
    .I1(n358_5),
    .I2(n358_6),
    .I3(n358_7) 
);
defparam n332_s3.INIT=16'h9555;
  LUT3 n307_s2 (
    .F(n307_7),
    .I0(n358_5),
    .I1(n358_6),
    .I2(n358_7) 
);
defparam n307_s2.INIT=8'h7F;
  LUT4 n444_s3 (
    .F(n444_8),
    .I0(init_cnt[0]),
    .I1(n470_5),
    .I2(n470_6),
    .I3(n470_7) 
);
defparam n444_s3.INIT=16'h9555;
  LUT3 n419_s2 (
    .F(n419_7),
    .I0(n470_5),
    .I1(n470_6),
    .I2(n470_7) 
);
defparam n419_s2.INIT=8'h7F;
  LUT3 n154_s3 (
    .F(n154_7),
    .I0(clk_1Hz),
    .I1(n99_4),
    .I2(n99_5) 
);
defparam n154_s3.INIT=8'h6A;
  LUT2 n99_s9 (
    .F(n99_13),
    .I0(n99_4),
    .I1(n99_5) 
);
defparam n99_s9.INIT=4'h8;
  DFFR cnt_500ms_24_s0 (
    .Q(cnt_500ms[24]),
    .D(n103_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_23_s0 (
    .Q(cnt_500ms[23]),
    .D(n104_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_22_s0 (
    .Q(cnt_500ms[22]),
    .D(n105_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_21_s0 (
    .Q(cnt_500ms[21]),
    .D(n106_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_20_s0 (
    .Q(cnt_500ms[20]),
    .D(n107_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_19_s0 (
    .Q(cnt_500ms[19]),
    .D(n108_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_18_s0 (
    .Q(cnt_500ms[18]),
    .D(n109_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_17_s0 (
    .Q(cnt_500ms[17]),
    .D(n110_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_16_s0 (
    .Q(cnt_500ms[16]),
    .D(n111_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_15_s0 (
    .Q(cnt_500ms[15]),
    .D(n112_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_14_s0 (
    .Q(cnt_500ms[14]),
    .D(n113_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_13_s0 (
    .Q(cnt_500ms[13]),
    .D(n114_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_12_s0 (
    .Q(cnt_500ms[12]),
    .D(n115_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_11_s0 (
    .Q(cnt_500ms[11]),
    .D(n116_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_10_s0 (
    .Q(cnt_500ms[10]),
    .D(n117_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_9_s0 (
    .Q(cnt_500ms[9]),
    .D(n118_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_8_s0 (
    .Q(cnt_500ms[8]),
    .D(n119_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_7_s0 (
    .Q(cnt_500ms[7]),
    .D(n120_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_6_s0 (
    .Q(cnt_500ms[6]),
    .D(n121_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_5_s0 (
    .Q(cnt_500ms[5]),
    .D(n122_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_4_s0 (
    .Q(cnt_500ms[4]),
    .D(n123_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_3_s0 (
    .Q(cnt_500ms[3]),
    .D(n124_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_2_s0 (
    .Q(cnt_500ms[2]),
    .D(n125_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_1_s0 (
    .Q(cnt_500ms[1]),
    .D(n126_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR cnt_500ms_0_s0 (
    .Q(cnt_500ms[0]),
    .D(n127_6),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFFR LED_B_4_s0 (
    .Q(LED_B[4]),
    .D(n187_3),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR LED_G_4_s0 (
    .Q(LED_G[4]),
    .D(LED_d_3[0]),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFR LED_R_4_s0 (
    .Q(LED_R[4]),
    .D(rx_data_ready_Z),
    .CLK(sys_clk_d),
    .RESET(n6_6) 
);
  DFFRE \dbg_tx_data[0]_7_s0  (
    .Q(\dbg_tx_data[0] [7]),
    .D(DAL_latched[7]),
    .CLK(sys_clk_d),
    .CE(n1091_7),
    .RESET(n222_4) 
);
  DFFRE \dbg_tx_data[0]_6_s0  (
    .Q(\dbg_tx_data[0] [6]),
    .D(DAL_latched[6]),
    .CLK(sys_clk_d),
    .CE(n1091_7),
    .RESET(n222_4) 
);
  DFFRE \dbg_tx_data[0]_5_s0  (
    .Q(\dbg_tx_data[0] [5]),
    .D(DAL_latched[5]),
    .CLK(sys_clk_d),
    .CE(n1091_7),
    .RESET(n222_4) 
);
  DFFE \dbg_tx_data[0]_4_s0  (
    .Q(\dbg_tx_data[0] [4]),
    .D(n225_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[0]_3_s0  (
    .Q(\dbg_tx_data[0] [3]),
    .D(n226_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[0]_2_s0  (
    .Q(\dbg_tx_data[0] [2]),
    .D(n227_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[0]_1_s0  (
    .Q(\dbg_tx_data[0] [1]),
    .D(n228_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[0]_0_s0  (
    .Q(\dbg_tx_data[0] [0]),
    .D(n229_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_7_s0  (
    .Q(\dbg_tx_data[1] [7]),
    .D(n230_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_6_s0  (
    .Q(\dbg_tx_data[1] [6]),
    .D(n231_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_5_s0  (
    .Q(\dbg_tx_data[1] [5]),
    .D(n232_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_4_s0  (
    .Q(\dbg_tx_data[1] [4]),
    .D(n233_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_3_s0  (
    .Q(\dbg_tx_data[1] [3]),
    .D(n234_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_2_s0  (
    .Q(\dbg_tx_data[1] [2]),
    .D(n235_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_1_s0  (
    .Q(\dbg_tx_data[1] [1]),
    .D(n236_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFE \dbg_tx_data[1]_0_s0  (
    .Q(\dbg_tx_data[1] [0]),
    .D(n237_3),
    .CLK(sys_clk_d),
    .CE(n1091_7) 
);
  DFFRE dbg_tx_send_1_s0 (
    .Q(dbg_tx_send[1]),
    .D(VCC),
    .CLK(sys_clk_d),
    .CE(dbg_tx_send_1_6),
    .RESET(n272_4) 
);
  DFF last_SCTL_n_s0 (
    .Q(last_SCTL_n),
    .D(SCTL_n_d),
    .CLK(sys_clk_d) 
);
  DFFR RESET_n_s0 (
    .Q(RESET_n),
    .D(n358_4),
    .CLK(sys_clk_d),
    .RESET(sw1_d) 
);
  DFFRE reset_cnt_23_s0 (
    .Q(reset_cnt[23]),
    .D(n309_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_23_s0.INIT=1'b0;
  DFFRE reset_cnt_22_s0 (
    .Q(reset_cnt[22]),
    .D(n310_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_22_s0.INIT=1'b0;
  DFFRE reset_cnt_21_s0 (
    .Q(reset_cnt[21]),
    .D(n311_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_21_s0.INIT=1'b0;
  DFFRE reset_cnt_20_s0 (
    .Q(reset_cnt[20]),
    .D(n312_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_20_s0.INIT=1'b0;
  DFFRE reset_cnt_19_s0 (
    .Q(reset_cnt[19]),
    .D(n313_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_19_s0.INIT=1'b0;
  DFFRE reset_cnt_18_s0 (
    .Q(reset_cnt[18]),
    .D(n314_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_18_s0.INIT=1'b0;
  DFFRE reset_cnt_17_s0 (
    .Q(reset_cnt[17]),
    .D(n315_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_17_s0.INIT=1'b0;
  DFFRE reset_cnt_16_s0 (
    .Q(reset_cnt[16]),
    .D(n316_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_16_s0.INIT=1'b0;
  DFFRE reset_cnt_15_s0 (
    .Q(reset_cnt[15]),
    .D(n317_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_15_s0.INIT=1'b0;
  DFFRE reset_cnt_14_s0 (
    .Q(reset_cnt[14]),
    .D(n318_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_14_s0.INIT=1'b0;
  DFFRE reset_cnt_13_s0 (
    .Q(reset_cnt[13]),
    .D(n319_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_13_s0.INIT=1'b0;
  DFFRE reset_cnt_12_s0 (
    .Q(reset_cnt[12]),
    .D(n320_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_12_s0.INIT=1'b0;
  DFFRE reset_cnt_11_s0 (
    .Q(reset_cnt[11]),
    .D(n321_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_11_s0.INIT=1'b0;
  DFFRE reset_cnt_10_s0 (
    .Q(reset_cnt[10]),
    .D(n322_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_10_s0.INIT=1'b0;
  DFFRE reset_cnt_9_s0 (
    .Q(reset_cnt[9]),
    .D(n323_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_9_s0.INIT=1'b0;
  DFFRE reset_cnt_8_s0 (
    .Q(reset_cnt[8]),
    .D(n324_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_8_s0.INIT=1'b0;
  DFFRE reset_cnt_7_s0 (
    .Q(reset_cnt[7]),
    .D(n325_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_7_s0.INIT=1'b0;
  DFFRE reset_cnt_6_s0 (
    .Q(reset_cnt[6]),
    .D(n326_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_6_s0.INIT=1'b0;
  DFFRE reset_cnt_5_s0 (
    .Q(reset_cnt[5]),
    .D(n327_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_5_s0.INIT=1'b0;
  DFFRE reset_cnt_4_s0 (
    .Q(reset_cnt[4]),
    .D(n328_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_4_s0.INIT=1'b0;
  DFFRE reset_cnt_3_s0 (
    .Q(reset_cnt[3]),
    .D(n329_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_3_s0.INIT=1'b0;
  DFFRE reset_cnt_2_s0 (
    .Q(reset_cnt[2]),
    .D(n330_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_2_s0.INIT=1'b0;
  DFFRE reset_cnt_1_s0 (
    .Q(reset_cnt[1]),
    .D(n331_1),
    .CLK(sys_clk_d),
    .CE(n307_7),
    .RESET(sw1_d) 
);
defparam reset_cnt_1_s0.INIT=1'b0;
  DFFR reg_INIT_n_s0 (
    .Q(INIT_n_d),
    .D(n470_4),
    .CLK(sys_clk_d),
    .RESET(INIT_SW_d) 
);
  DFFRE init_cnt_23_s0 (
    .Q(init_cnt[23]),
    .D(n421_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_23_s0.INIT=1'b0;
  DFFRE init_cnt_22_s0 (
    .Q(init_cnt[22]),
    .D(n422_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_22_s0.INIT=1'b0;
  DFFRE init_cnt_21_s0 (
    .Q(init_cnt[21]),
    .D(n423_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_21_s0.INIT=1'b0;
  DFFRE init_cnt_20_s0 (
    .Q(init_cnt[20]),
    .D(n424_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_20_s0.INIT=1'b0;
  DFFRE init_cnt_19_s0 (
    .Q(init_cnt[19]),
    .D(n425_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_19_s0.INIT=1'b0;
  DFFRE init_cnt_18_s0 (
    .Q(init_cnt[18]),
    .D(n426_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_18_s0.INIT=1'b0;
  DFFRE init_cnt_17_s0 (
    .Q(init_cnt[17]),
    .D(n427_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_17_s0.INIT=1'b0;
  DFFRE init_cnt_16_s0 (
    .Q(init_cnt[16]),
    .D(n428_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_16_s0.INIT=1'b0;
  DFFRE init_cnt_15_s0 (
    .Q(init_cnt[15]),
    .D(n429_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_15_s0.INIT=1'b0;
  DFFRE init_cnt_14_s0 (
    .Q(init_cnt[14]),
    .D(n430_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_14_s0.INIT=1'b0;
  DFFRE init_cnt_13_s0 (
    .Q(init_cnt[13]),
    .D(n431_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_13_s0.INIT=1'b0;
  DFFRE init_cnt_12_s0 (
    .Q(init_cnt[12]),
    .D(n432_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_12_s0.INIT=1'b0;
  DFFRE init_cnt_11_s0 (
    .Q(init_cnt[11]),
    .D(n433_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_11_s0.INIT=1'b0;
  DFFRE init_cnt_10_s0 (
    .Q(init_cnt[10]),
    .D(n434_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_10_s0.INIT=1'b0;
  DFFRE init_cnt_9_s0 (
    .Q(init_cnt[9]),
    .D(n435_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_9_s0.INIT=1'b0;
  DFFRE init_cnt_8_s0 (
    .Q(init_cnt[8]),
    .D(n436_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_8_s0.INIT=1'b0;
  DFFRE init_cnt_7_s0 (
    .Q(init_cnt[7]),
    .D(n437_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_7_s0.INIT=1'b0;
  DFFRE init_cnt_6_s0 (
    .Q(init_cnt[6]),
    .D(n438_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_6_s0.INIT=1'b0;
  DFFRE init_cnt_5_s0 (
    .Q(init_cnt[5]),
    .D(n439_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_5_s0.INIT=1'b0;
  DFFRE init_cnt_4_s0 (
    .Q(init_cnt[4]),
    .D(n440_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_4_s0.INIT=1'b0;
  DFFRE init_cnt_3_s0 (
    .Q(init_cnt[3]),
    .D(n441_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_3_s0.INIT=1'b0;
  DFFRE init_cnt_2_s0 (
    .Q(init_cnt[2]),
    .D(n442_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_2_s0.INIT=1'b0;
  DFFRE init_cnt_1_s0 (
    .Q(init_cnt[1]),
    .D(n443_1),
    .CLK(sys_clk_d),
    .CE(n419_7),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_1_s0.INIT=1'b0;
  DFFRE test_s0 (
    .Q(test),
    .D(VCC),
    .CLK(ALE_n_d),
    .CE(n586_4),
    .RESET(sw2_d) 
);
defparam test_s0.INIT=1'b0;
  DFF DAL_latched_15_s0 (
    .Q(DAL_latched[15]),
    .D(DAL_in[15]),
    .CLK(n815_6) 
);
  DFF DAL_latched_14_s0 (
    .Q(DAL_latched[14]),
    .D(DAL_in[14]),
    .CLK(n815_6) 
);
  DFF DAL_latched_13_s0 (
    .Q(DAL_latched[13]),
    .D(DAL_in[13]),
    .CLK(n815_6) 
);
  DFF DAL_latched_12_s0 (
    .Q(DAL_latched[12]),
    .D(DAL_in[12]),
    .CLK(n815_6) 
);
  DFF DAL_latched_11_s0 (
    .Q(DAL_latched[11]),
    .D(DAL_in[11]),
    .CLK(n815_6) 
);
  DFF DAL_latched_10_s0 (
    .Q(DAL_latched[10]),
    .D(DAL_in[10]),
    .CLK(n815_6) 
);
  DFF DAL_latched_9_s0 (
    .Q(DAL_latched[9]),
    .D(DAL_in[9]),
    .CLK(n815_6) 
);
  DFF DAL_latched_8_s0 (
    .Q(DAL_latched[8]),
    .D(DAL_in[8]),
    .CLK(n815_6) 
);
  DFF DAL_latched_7_s0 (
    .Q(DAL_latched[7]),
    .D(DAL_in[7]),
    .CLK(n815_6) 
);
  DFF DAL_latched_6_s0 (
    .Q(DAL_latched[6]),
    .D(DAL_in[6]),
    .CLK(n815_6) 
);
  DFF DAL_latched_5_s0 (
    .Q(DAL_latched[5]),
    .D(DAL_in[5]),
    .CLK(n815_6) 
);
  DFF DAL_latched_4_s0 (
    .Q(DAL_latched[4]),
    .D(DAL_in[4]),
    .CLK(n815_6) 
);
  DFF DAL_latched_3_s0 (
    .Q(DAL_latched[3]),
    .D(DAL_in[3]),
    .CLK(n815_6) 
);
  DFF DAL_latched_2_s0 (
    .Q(DAL_latched[2]),
    .D(DAL_in[2]),
    .CLK(n815_6) 
);
  DFF DAL_latched_1_s0 (
    .Q(DAL_latched[1]),
    .D(DAL_in[1]),
    .CLK(n815_6) 
);
  DFF DAL_latched_0_s0 (
    .Q(DAL_latched[0]),
    .D(DAL_in[0]),
    .CLK(n815_6) 
);
  DFF AIO_latched_3_s0 (
    .Q(AIO_latched[3]),
    .D(AIO_d[3]),
    .CLK(n815_6) 
);
  DFF AIO_latched_2_s0 (
    .Q(AIO_latched[2]),
    .D(AIO_d[2]),
    .CLK(n815_6) 
);
  DFF AIO_latched_1_s0 (
    .Q(AIO_latched[1]),
    .D(AIO_d[1]),
    .CLK(n815_6) 
);
  DFF AIO_latched_0_s0 (
    .Q(AIO_latched[0]),
    .D(AIO_d[0]),
    .CLK(n815_6) 
);
  DFFR rx_clear_s0 (
    .Q(rx_clear),
    .D(n871_3),
    .CLK(n856_6),
    .RESET(BUFCTL_n_d) 
);
  DFFE tx_data_7_s0 (
    .Q(tx_data[7]),
    .D(DAL_in[7]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_6_s0 (
    .Q(tx_data[6]),
    .D(DAL_in[6]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_5_s0 (
    .Q(tx_data[5]),
    .D(DAL_in[5]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_4_s0 (
    .Q(tx_data[4]),
    .D(DAL_in[4]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_3_s0 (
    .Q(tx_data[3]),
    .D(DAL_in[3]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_2_s0 (
    .Q(tx_data[2]),
    .D(DAL_in[2]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_1_s0 (
    .Q(tx_data[1]),
    .D(DAL_in[1]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFE tx_data_0_s0 (
    .Q(tx_data[0]),
    .D(DAL_in[0]),
    .CLK(n856_6),
    .CE(n890_3) 
);
  DFFR tx_send_s0 (
    .Q(LED_d[3]),
    .D(LED_d_3[0]),
    .CLK(n856_6),
    .RESET(n900_6) 
);
defparam tx_send_s0.INIT=1'b0;
  DFFR cnt_500ms_25_s0 (
    .Q(cnt_500ms[25]),
    .D(n102_1),
    .CLK(sys_clk_d),
    .RESET(n99_13) 
);
  DFF \mem_hi_ADBREG_G[14]_s0  (
    .Q(\mem_hi_ADBREG_G[14]_2 ),
    .D(DAL_in[15]),
    .CLK(n815_6) 
);
  DFFR reset_cnt_0_s1 (
    .Q(reset_cnt[0]),
    .D(n332_11),
    .CLK(sys_clk_d),
    .RESET(sw1_d) 
);
defparam reset_cnt_0_s1.INIT=1'b0;
  DFFR init_cnt_0_s1 (
    .Q(init_cnt[0]),
    .D(n444_8),
    .CLK(sys_clk_d),
    .RESET(INIT_SW_d) 
);
defparam init_cnt_0_s1.INIT=1'b0;
  DFF clk_1Hz_s2 (
    .Q(clk_1Hz),
    .D(n154_7),
    .CLK(sys_clk_d) 
);
defparam clk_1Hz_s2.INIT=1'b0;
  SDPB mem_hi_mem_hi_0_0_s (
    .DO({DO[31:1],mem_hi_0_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_0_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_0_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_0_s.INIT_RAM_01=256'h0088000000000803001B97BAE54EA7B7733B9CE66F5DC68DE77F94AE01E9FDB5;
defparam mem_hi_mem_hi_0_0_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000000F8CEE200;
defparam mem_hi_mem_hi_0_0_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_0_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_0_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_0_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_1_s (
    .DO({DO_1[31:1],mem_hi_0_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[9]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_1_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_1_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_1_s.INIT_RAM_01=256'h8888888800000D57000ACAAEB228429546AA96A5D9D553A6C62A03A448003A02;
defparam mem_hi_mem_hi_0_1_s.INIT_RAM_02=256'h000000000000000000000000000000000000000000000000000000005FFE2A98;
defparam mem_hi_mem_hi_0_1_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_1_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_1_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_1_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_2_s (
    .DO({DO_2[31:1],mem_hi_0_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[10]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_2_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_2_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_2_s.INIT_RAM_01=256'h0000000000000D13000B99BAE64CC7B75B3BBDEF6D5DC78EE767042C01094C81;
defparam mem_hi_mem_hi_0_2_s.INIT_RAM_02=256'h000000000000000000000000000000000000000000000000000000043AC70454;
defparam mem_hi_mem_hi_0_2_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_2_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_2_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_2_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_3_s (
    .DO({DO_3[31:1],mem_hi_0_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_3_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_3_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_3_s.INIT_RAM_01=256'h00000000000003370003CC3CF30C6386026ED4B449F763C6C63262A609015884;
defparam mem_hi_mem_hi_0_3_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000010864010;
defparam mem_hi_mem_hi_0_3_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_3_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_3_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_3_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_4_s (
    .DO({DO_4[31:1],mem_hi_0_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[12]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_4_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_4_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_4_s.INIT_RAM_01=256'h000000000000093300028928A2485384DFFFFFFFFD7FF7EEE726F425D5694AB1;
defparam mem_hi_mem_hi_0_4_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000634B52CCC;
defparam mem_hi_mem_hi_0_4_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_4_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_4_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_4_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_5_s (
    .DO({DO_5[31:1],mem_hi_0_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[13]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_5_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_5_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_5_s.INIT_RAM_01=256'h000000000000035300039838E60CC6A6DFFFFFFFFD7FF7EEC663600C00000800;
defparam mem_hi_mem_hi_0_5_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000006E003EEDC;
defparam mem_hi_mem_hi_0_5_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_5_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_5_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_5_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_6_s (
    .DO({DO_6[31:1],mem_hi_0_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[14]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_6_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_6_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_6_s.INIT_RAM_01=256'h00000000000004C300029828A608C6A4FFFFFFFFFD7FF7EEC663600C00000C00;
defparam mem_hi_mem_hi_0_6_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000006FFFFEECC;
defparam mem_hi_mem_hi_0_6_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_6_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_6_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_6_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_0_7_s (
    .DO({DO_7[31:1],mem_hi_0_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[15]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_0_7_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_0_7_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_0_7_s.INIT_RAM_01=256'h0000000000000A6300028828A2084284DFFFFFFFFD7FF7EEC62260A4C0000800;
defparam mem_hi_mem_hi_0_7_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_0_7_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_0_7_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_0_7_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_0_s (
    .DO({DO_8[31:1],mem_hi_1_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[8]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_0_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_0_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_0_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_0_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_0_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_0_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_1_s (
    .DO({DO_9[31:1],mem_hi_1_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[9]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_1_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_1_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_1_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_1_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_1_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_1_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_2_s (
    .DO({DO_10[31:1],mem_hi_1_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[10]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_2_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_2_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_2_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_2_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_2_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_2_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_3_s (
    .DO({DO_11[31:1],mem_hi_1_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[11]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_3_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_3_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_3_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_3_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_3_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_3_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_4_s (
    .DO({DO_12[31:1],mem_hi_1_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[12]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_4_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_4_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_4_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_4_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_4_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_4_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_5_s (
    .DO({DO_13[31:1],mem_hi_1_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[13]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_5_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_5_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_5_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_5_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_5_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_5_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_6_s (
    .DO({DO_14[31:1],mem_hi_1_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[14]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_6_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_6_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_6_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_6_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_6_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_6_s.BLK_SEL_1=3'b000;
  SDPB mem_hi_mem_hi_1_7_s (
    .DO({DO_15[31:1],mem_hi_1_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[15]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_hi_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_hi_mem_hi_1_7_s.BIT_WIDTH_0=1;
defparam mem_hi_mem_hi_1_7_s.BIT_WIDTH_1=1;
defparam mem_hi_mem_hi_1_7_s.READ_MODE=1'b0;
defparam mem_hi_mem_hi_1_7_s.RESET_MODE="SYNC";
defparam mem_hi_mem_hi_1_7_s.BLK_SEL_0=3'b000;
defparam mem_hi_mem_hi_1_7_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_0_s (
    .DO({DO_16[31:1],mem_lo_0_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_0_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_0_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_0_s.INIT_RAM_01=256'h0266000000000A34001944D55114207B19556A5BA4AAB56B69108D021CD82824;
defparam mem_lo_mem_lo_0_0_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000E0E70EEEC;
defparam mem_lo_mem_lo_0_0_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_0_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_0_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_0_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_1_s (
    .DO({DO_17[31:1],mem_lo_0_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[1]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_1_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_1_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_1_s.INIT_RAM_01=256'hE4E4664400000B720013BD51ED7DF2D6122A94A4495546991CF7791F00308915;
defparam mem_lo_mem_lo_0_1_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000B04334664;
defparam mem_lo_mem_lo_0_1_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_1_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_1_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_1_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_2_s (
    .DO({DO_18[31:1],mem_lo_0_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_2_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_2_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_2_s.INIT_RAM_01=256'h0022002200000C270015577DF77CB2E611154A5227AAA55EBB7DFD4B32FA0935;
defparam mem_lo_mem_lo_0_2_s.INIT_RAM_02=256'h000000000000000000000000000000000000000000000000000000064E621330;
defparam mem_lo_mem_lo_0_2_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_2_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_2_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_2_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_3_s (
    .DO({DO_19[31:1],mem_lo_0_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_3_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_3_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_3_s.INIT_RAM_01=256'h8A20A82000000394001E80ABA018428C0200940041504A14C420010000812900;
defparam mem_lo_mem_lo_0_3_s.INIT_RAM_02=256'h00000000000000000000000000000000000000000000000000000002852A8222;
defparam mem_lo_mem_lo_0_3_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_3_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_3_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_3_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_4_s (
    .DO({DO_20[31:1],mem_lo_0_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_4_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_4_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_4_s.INIT_RAM_01=256'h02002A0000000C930013CCBEF30E2AA7113F5AF22DBEEF5EEF3200021000280C;
defparam mem_lo_mem_lo_0_4_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000F67391754;
defparam mem_lo_mem_lo_0_4_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_4_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_4_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_4_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_5_s (
    .DO({DO_21[31:1],mem_lo_0_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_5_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_5_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_5_s.INIT_RAM_01=256'hC622044000000F930012C56EB1C87AA4033DCED66DEFAFDFBF3471031024A954;
defparam mem_lo_mem_lo_0_5_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000DE003FDFC;
defparam mem_lo_mem_lo_0_5_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_5_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_5_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_5_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_6_s (
    .DO({DO_22[31:1],mem_lo_0_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_6_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_6_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_6_s.INIT_RAM_01=256'h200008000000022300139D38E74CE7A652AA9CA6EB7D4B97FF5751AE1121FD9D;
defparam mem_lo_mem_lo_0_6_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000FEF79FFFE;
defparam mem_lo_mem_lo_0_6_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_6_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_6_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_6_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_0_7_s (
    .DO({DO_23[31:1],mem_lo_0_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_56),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_0_7_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_0_7_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_0_7_s.INIT_RAM_01=256'h0088000000000BE0001ADFAEB748E6A4222A94A449554A94F77F8D8E085C74E5;
defparam mem_lo_mem_lo_0_7_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_0_7_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_0_7_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_0_7_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_0_s (
    .DO({DO_24[31:1],mem_lo_1_0[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_0_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_0_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_0_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_0_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_0_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_0_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_1_s (
    .DO({DO_25[31:1],mem_lo_1_1[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[1]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_1_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_1_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_1_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_1_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_1_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_1_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_2_s (
    .DO({DO_26[31:1],mem_lo_1_2[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[2]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_2_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_2_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_2_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_2_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_2_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_2_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_3_s (
    .DO({DO_27[31:1],mem_lo_1_3[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[3]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_3_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_3_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_3_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_3_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_3_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_3_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_4_s (
    .DO({DO_28[31:1],mem_lo_1_4[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[4]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_4_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_4_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_4_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_4_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_4_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_4_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_5_s (
    .DO({DO_29[31:1],mem_lo_1_5[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[5]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_5_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_5_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_5_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_5_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_5_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_5_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_6_s (
    .DO({DO_30[31:1],mem_lo_1_6[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[6]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_6_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_6_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_6_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_6_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_6_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_6_s.BLK_SEL_1=3'b000;
  SDPB mem_lo_mem_lo_1_7_s (
    .DO({DO_31[31:1],mem_lo_1_7[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,DAL_in[7]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA(DAL_latched[14:1]),
    .ADB(DAL_in[14:1]),
    .CLKA(n856_6),
    .CLKB(n815_6),
    .CEA(mem_lo_58),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam mem_lo_mem_lo_1_7_s.BIT_WIDTH_0=1;
defparam mem_lo_mem_lo_1_7_s.BIT_WIDTH_1=1;
defparam mem_lo_mem_lo_1_7_s.READ_MODE=1'b0;
defparam mem_lo_mem_lo_1_7_s.RESET_MODE="SYNC";
defparam mem_lo_mem_lo_1_7_s.BLK_SEL_0=3'b000;
defparam mem_lo_mem_lo_1_7_s.BLK_SEL_1=3'b000;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(cnt_500ms[1]),
    .I1(cnt_500ms[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(cnt_500ms[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(cnt_500ms[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(cnt_500ms[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(cnt_500ms[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(cnt_500ms[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(cnt_500ms[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_2),
    .I0(cnt_500ms[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU n118_s (
    .SUM(n118_1),
    .COUT(n118_2),
    .I0(cnt_500ms[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n119_2) 
);
defparam n118_s.ALU_MODE=0;
  ALU n117_s (
    .SUM(n117_1),
    .COUT(n117_2),
    .I0(cnt_500ms[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n118_2) 
);
defparam n117_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(cnt_500ms[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n117_2) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(cnt_500ms[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(cnt_500ms[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(cnt_500ms[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(cnt_500ms[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(cnt_500ms[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(cnt_500ms[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(cnt_500ms[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_2),
    .I0(cnt_500ms[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n107_s (
    .SUM(n107_1),
    .COUT(n107_2),
    .I0(cnt_500ms[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n108_2) 
);
defparam n107_s.ALU_MODE=0;
  ALU n106_s (
    .SUM(n106_1),
    .COUT(n106_2),
    .I0(cnt_500ms[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n107_2) 
);
defparam n106_s.ALU_MODE=0;
  ALU n105_s (
    .SUM(n105_1),
    .COUT(n105_2),
    .I0(cnt_500ms[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n106_2) 
);
defparam n105_s.ALU_MODE=0;
  ALU n104_s (
    .SUM(n104_1),
    .COUT(n104_2),
    .I0(cnt_500ms[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n105_2) 
);
defparam n104_s.ALU_MODE=0;
  ALU n103_s (
    .SUM(n103_1),
    .COUT(n103_2),
    .I0(cnt_500ms[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n104_2) 
);
defparam n103_s.ALU_MODE=0;
  ALU n102_s (
    .SUM(n102_1),
    .COUT(n102_0_COUT),
    .I0(cnt_500ms[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n103_2) 
);
defparam n102_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(reset_cnt[1]),
    .I1(reset_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(reset_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(reset_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(reset_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(reset_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(reset_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(reset_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(reset_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(reset_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(reset_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(reset_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(reset_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_1),
    .COUT(n319_2),
    .I0(reset_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_2) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_1),
    .COUT(n318_2),
    .I0(reset_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n319_2) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_1),
    .COUT(n317_2),
    .I0(reset_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n318_2) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_1),
    .COUT(n316_2),
    .I0(reset_cnt[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n317_2) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_1),
    .COUT(n315_2),
    .I0(reset_cnt[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n316_2) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_1),
    .COUT(n314_2),
    .I0(reset_cnt[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n315_2) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_1),
    .COUT(n313_2),
    .I0(reset_cnt[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_2) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_1),
    .COUT(n312_2),
    .I0(reset_cnt[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_2) 
);
defparam n312_s.ALU_MODE=0;
  ALU n311_s (
    .SUM(n311_1),
    .COUT(n311_2),
    .I0(reset_cnt[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n312_2) 
);
defparam n311_s.ALU_MODE=0;
  ALU n310_s (
    .SUM(n310_1),
    .COUT(n310_2),
    .I0(reset_cnt[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n311_2) 
);
defparam n310_s.ALU_MODE=0;
  ALU n309_s (
    .SUM(n309_1),
    .COUT(n309_0_COUT),
    .I0(reset_cnt[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n310_2) 
);
defparam n309_s.ALU_MODE=0;
  ALU n443_s (
    .SUM(n443_1),
    .COUT(n443_2),
    .I0(init_cnt[1]),
    .I1(init_cnt[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n443_s.ALU_MODE=0;
  ALU n442_s (
    .SUM(n442_1),
    .COUT(n442_2),
    .I0(init_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n443_2) 
);
defparam n442_s.ALU_MODE=0;
  ALU n441_s (
    .SUM(n441_1),
    .COUT(n441_2),
    .I0(init_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n442_2) 
);
defparam n441_s.ALU_MODE=0;
  ALU n440_s (
    .SUM(n440_1),
    .COUT(n440_2),
    .I0(init_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n441_2) 
);
defparam n440_s.ALU_MODE=0;
  ALU n439_s (
    .SUM(n439_1),
    .COUT(n439_2),
    .I0(init_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n440_2) 
);
defparam n439_s.ALU_MODE=0;
  ALU n438_s (
    .SUM(n438_1),
    .COUT(n438_2),
    .I0(init_cnt[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n439_2) 
);
defparam n438_s.ALU_MODE=0;
  ALU n437_s (
    .SUM(n437_1),
    .COUT(n437_2),
    .I0(init_cnt[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n438_2) 
);
defparam n437_s.ALU_MODE=0;
  ALU n436_s (
    .SUM(n436_1),
    .COUT(n436_2),
    .I0(init_cnt[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n437_2) 
);
defparam n436_s.ALU_MODE=0;
  ALU n435_s (
    .SUM(n435_1),
    .COUT(n435_2),
    .I0(init_cnt[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n436_2) 
);
defparam n435_s.ALU_MODE=0;
  ALU n434_s (
    .SUM(n434_1),
    .COUT(n434_2),
    .I0(init_cnt[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n435_2) 
);
defparam n434_s.ALU_MODE=0;
  ALU n433_s (
    .SUM(n433_1),
    .COUT(n433_2),
    .I0(init_cnt[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n434_2) 
);
defparam n433_s.ALU_MODE=0;
  ALU n432_s (
    .SUM(n432_1),
    .COUT(n432_2),
    .I0(init_cnt[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n433_2) 
);
defparam n432_s.ALU_MODE=0;
  ALU n431_s (
    .SUM(n431_1),
    .COUT(n431_2),
    .I0(init_cnt[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n432_2) 
);
defparam n431_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(init_cnt[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n431_2) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(init_cnt[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(init_cnt[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(init_cnt[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(init_cnt[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(init_cnt[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(init_cnt[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(init_cnt[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(init_cnt[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_0_COUT),
    .I0(init_cnt[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  INV LED_d_2_s0 (
    .O(LED_d_2_4),
    .I(test) 
);
  INV n856_s2 (
    .O(n856_6),
    .I(SCTL_n_d) 
);
  INV n815_s2 (
    .O(n815_6),
    .I(ALE_n_d) 
);
  INV n127_s2 (
    .O(n127_6),
    .I(cnt_500ms[0]) 
);
  ws2812 onboard_rgb_led (
    .sys_clk_d(sys_clk_d),
    .LED_G(LED_G[4]),
    .LED_R(LED_R[4]),
    .LED_B(LED_B[4]),
    .LED_RGB_d(LED_RGB_d)
);
  uart_tx uart_tx_inst_dbg0 (
    .sys_clk_d(sys_clk_d),
    .RESET_n(RESET_n),
    .dbg_tx_send(dbg_tx_send[1]),
    .\dbg_tx_data[0] (\dbg_tx_data[0] [7:0]),
    .n6_6(n6_6),
    .dbg_tx_ready(dbg_tx_ready[0]),
    .LED_d(LED_d_1[5])
);
  uart_tx_0 uart_tx_inst_dbg1 (
    .sys_clk_d(sys_clk_d),
    .n6_6(n6_6),
    .dbg_tx_send(dbg_tx_send[1]),
    .\dbg_tx_data[1] (\dbg_tx_data[1] [7:0]),
    .dbg_tx_ready(dbg_tx_ready_1[1]),
    .LED_d(LED_d_2[4])
);
  uart_rx uart_rx_inst (
    .sys_clk_d(sys_clk_d),
    .n6_6(n6_6),
    .uart_rx(uart_rx),
    .rx_clear(rx_clear),
    .RESET_n(RESET_n),
    .rx_data_ready_Z(rx_data_ready_Z),
    .rx_data_Z(rx_data_Z[7:0])
);
  uart_tx_1 uart_tx_inst (
    .sys_clk_d(sys_clk_d),
    .n6_6(n6_6),
    .LED_d(LED_d[3]),
    .tx_data(tx_data[7:0]),
    .GPIO_TX_d(GPIO_TX_d),
    .LED_d_0(LED_d_3[0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* top */
