Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Dec 18 09:51:11 2023
| Host         : LAPTOP-D5M397KF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file display_timing_summary_routed.rpt -pb display_timing_summary_routed.pb -rpx display_timing_summary_routed.rpx -warn_on_violation
| Design       : display
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3445)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1687)
5. checking no_input_delay (9)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3445)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_bc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_bg/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_bm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_by/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_gc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_gm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_gy/nextFlag_reg[1]/Q (HIGH)

 There are 248 register/latch pins with no clock driven by root clock pin: CR/cr_mc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rb/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rg/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_rm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_ry/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wb/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wg/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wm/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wr/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_wy/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_yc/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: CR/cr_ym/nextFlag_reg[1]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: collisionFlag_reg[1]/Q (HIGH)

 There are 101 register/latch pins with no clock driven by root clock pin: u1/clk_d_reg/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[1]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[2]_rep__1/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[3]_rep__0/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[4]_rep__0/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[5]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[6]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[7]_rep/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[8]/Q (HIGH)

 There are 297 register/latch pins with no clock driven by root clock pin: u3/v_count_reg[9]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: x1/segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1687)
---------------------------------------------------
 There are 1687 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.111      -96.439                     14                  259        0.196        0.000                      0                  259        4.500        0.000                       0                   191  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -7.111      -96.439                     14                  259        0.196        0.000                      0                  259        4.500        0.000                       0                   191  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -7.111ns,  Total Violation      -96.439ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.111ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.073ns  (logic 6.336ns (37.111%)  route 10.737ns (62.889%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.705    21.092    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.216 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.788    22.004    x1/dig3[3]_i_11_n_0
    SLICE_X32Y72         LUT6 (Prop_lut6_I5_O)        0.124    22.128 r  x1/dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    22.128    x1/dig4[1]_i_1_n_0
    SLICE_X32Y72         FDRE                                         r  x1/dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.421    14.762    x1/clk_IBUF_BUFG
    SLICE_X32Y72         FDRE                                         r  x1/dig4_reg[1]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X32Y72         FDRE (Setup_fdre_C_D)        0.032    15.017    x1/dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -22.128    
  -------------------------------------------------------------------
                         slack                                 -7.111    

Slack (VIOLATED) :        -7.064ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        17.071ns  (logic 6.336ns (37.115%)  route 10.735ns (62.885%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.718    16.559    x1/dig3[3]_i_43_n_0
    SLICE_X31Y77         LUT6 (Prop_lut6_I2_O)        0.124    16.683 r  x1/dig3[3]_i_45/O
                         net (fo=3, routed)           0.982    17.665    x1/dig3[3]_i_45_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I4_O)        0.124    17.789 r  x1/dig3[3]_i_30/O
                         net (fo=9, routed)           0.763    18.551    x1/dig3[3]_i_30_n_0
    SLICE_X35Y73         LUT3 (Prop_lut3_I2_O)        0.124    18.675 r  x1/dig3[0]_i_13/O
                         net (fo=2, routed)           0.670    19.345    x1/dig3[0]_i_13_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I3_O)        0.124    19.469 r  x1/dig3[0]_i_3/O
                         net (fo=6, routed)           0.610    20.079    x1/dig3[0]_i_3_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I4_O)        0.124    20.203 r  x1/dig3[0]_i_4/O
                         net (fo=3, routed)           0.834    21.037    x1/dig3[0]_i_4_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.161 r  x1/dig3[3]_i_10/O
                         net (fo=5, routed)           0.841    22.002    x1/dig3[3]_i_10_n_0
    SLICE_X34Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.126 r  x1/dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    22.126    x1/p_1_in[2]
    SLICE_X34Y72         FDRE                                         r  x1/dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420    14.761    x1/clk_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  x1/dig3_reg[2]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X34Y72         FDRE (Setup_fdre_C_D)        0.079    15.063    x1/dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.063    
                         arrival time                         -22.126    
  -------------------------------------------------------------------
                         slack                                 -7.064    

Slack (VIOLATED) :        -7.011ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.969ns  (logic 6.336ns (37.339%)  route 10.633ns (62.661%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.703    21.089    x1/dig4[3]_i_5_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.686    21.900    x1/dig4[3]_i_3_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I3_O)        0.124    22.024 r  x1/dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    22.024    x1/dig4[2]_i_1_n_0
    SLICE_X35Y72         FDRE                                         r  x1/dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420    14.761    x1/clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  x1/dig4_reg[2]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.029    15.013    x1/dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -22.024    
  -------------------------------------------------------------------
                         slack                                 -7.011    

Slack (VIOLATED) :        -6.953ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.913ns  (logic 6.336ns (37.463%)  route 10.577ns (62.537%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns = ( 14.761 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.705    21.092    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.216 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.628    21.843    x1/dig3[3]_i_11_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.967 r  x1/dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    21.967    x1/p_1_in[1]
    SLICE_X35Y72         FDRE                                         r  x1/dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.420    14.761    x1/clk_IBUF_BUFG
    SLICE_X35Y72         FDRE                                         r  x1/dig3_reg[1]/C
                         clock pessimism              0.258    15.019    
                         clock uncertainty           -0.035    14.984    
    SLICE_X35Y72         FDRE (Setup_fdre_C_D)        0.031    15.015    x1/dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.015    
                         arrival time                         -21.967    
  -------------------------------------------------------------------
                         slack                                 -6.953    

Slack (VIOLATED) :        -6.949ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.908ns  (logic 6.336ns (37.474%)  route 10.572ns (62.526%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.705    21.092    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.216 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.623    21.839    x1/dig3[3]_i_11_n_0
    SLICE_X35Y73         LUT6 (Prop_lut6_I4_O)        0.124    21.963 r  x1/dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    21.963    x1/dig5[0]_i_1_n_0
    SLICE_X35Y73         FDRE                                         r  x1/dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.419    14.760    x1/clk_IBUF_BUFG
    SLICE_X35Y73         FDRE                                         r  x1/dig5_reg[0]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X35Y73         FDRE (Setup_fdre_C_D)        0.031    15.014    x1/dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -21.963    
  -------------------------------------------------------------------
                         slack                                 -6.949    

Slack (VIOLATED) :        -6.946ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.906ns  (logic 6.336ns (37.477%)  route 10.570ns (62.523%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.703    21.089    x1/dig4[3]_i_5_n_0
    SLICE_X35Y72         LUT6 (Prop_lut6_I0_O)        0.124    21.213 r  x1/dig4[3]_i_3/O
                         net (fo=8, routed)           0.624    21.837    x1/dig4[3]_i_3_n_0
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.124    21.961 r  x1/dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    21.961    x1/dig4[3]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  x1/dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.421    14.762    x1/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  x1/dig4_reg[3]/C
                         clock pessimism              0.258    15.020    
                         clock uncertainty           -0.035    14.985    
    SLICE_X33Y72         FDRE (Setup_fdre_C_D)        0.031    15.016    x1/dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -21.961    
  -------------------------------------------------------------------
                         slack                                 -6.946    

Slack (VIOLATED) :        -6.933ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.890ns  (logic 6.336ns (37.513%)  route 10.554ns (62.487%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.759ns = ( 14.759 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.705    21.092    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.216 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.605    21.821    x1/dig3[3]_i_11_n_0
    SLICE_X32Y74         LUT6 (Prop_lut6_I4_O)        0.124    21.945 r  x1/dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    21.945    x1/dig4[0]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  x1/dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.418    14.759    x1/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  x1/dig4_reg[0]/C
                         clock pessimism              0.258    15.017    
                         clock uncertainty           -0.035    14.982    
    SLICE_X32Y74         FDRE (Setup_fdre_C_D)        0.031    15.013    x1/dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -21.945    
  -------------------------------------------------------------------
                         slack                                 -6.933    

Slack (VIOLATED) :        -6.882ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.891ns  (logic 6.336ns (37.510%)  route 10.555ns (62.490%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.571    20.958    x1/dig4[3]_i_5_n_0
    SLICE_X33Y73         LUT5 (Prop_lut5_I4_O)        0.124    21.082 r  x1/dig4[3]_i_4/O
                         net (fo=9, routed)           0.740    21.822    x1/dig4[3]_i_4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I4_O)        0.124    21.946 r  x1/dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    21.946    x1/dig5[3]_i_1_n_0
    SLICE_X34Y71         FDRE                                         r  x1/dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.422    14.763    x1/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  x1/dig5_reg[3]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.079    15.065    x1/dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -21.946    
  -------------------------------------------------------------------
                         slack                                 -6.882    

Slack (VIOLATED) :        -6.872ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig5_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.881ns  (logic 6.336ns (37.533%)  route 10.545ns (62.467%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.571    20.958    x1/dig4[3]_i_5_n_0
    SLICE_X33Y73         LUT5 (Prop_lut5_I4_O)        0.124    21.082 r  x1/dig4[3]_i_4/O
                         net (fo=9, routed)           0.730    21.812    x1/dig4[3]_i_4_n_0
    SLICE_X34Y71         LUT6 (Prop_lut6_I3_O)        0.124    21.936 r  x1/dig5[1]_i_1/O
                         net (fo=1, routed)           0.000    21.936    x1/dig5[1]_i_1_n_0
    SLICE_X34Y71         FDRE                                         r  x1/dig5_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.422    14.763    x1/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  x1/dig5_reg[1]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X34Y71         FDRE (Setup_fdre_C_D)        0.079    15.065    x1/dig5_reg[1]
  -------------------------------------------------------------------
                         required time                         15.065    
                         arrival time                         -21.936    
  -------------------------------------------------------------------
                         slack                                 -6.872    

Slack (VIOLATED) :        -6.828ns  (required time - arrival time)
  Source:                 x1/XLXI_7/U0/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.832ns  (logic 6.336ns (37.642%)  route 10.496ns (62.358%))
  Logic Levels:           21  (CARRY4=8 LUT2=1 LUT3=2 LUT4=1 LUT6=9)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.760ns = ( 14.760 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.534     5.055    x1/XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  x1/XLXI_7/U0/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[4])
                                                      1.214     6.269 r  x1/XLXI_7/U0/DO[4]
                         net (fo=8, routed)           0.729     6.998    x1/data[4]
    SLICE_X28Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.654 r  x1/dig3_reg[0]_i_86/CO[3]
                         net (fo=1, routed)           0.009     7.663    x1/dig3_reg[0]_i_86_n_0
    SLICE_X28Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.777 r  x1/dig3_reg[0]_i_79/CO[3]
                         net (fo=1, routed)           0.000     7.777    x1/dig3_reg[0]_i_79_n_0
    SLICE_X28Y76         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.111 r  x1/dig3_reg[0]_i_56/O[1]
                         net (fo=2, routed)           0.587     8.698    x1/dig3_reg[0]_i_56_n_6
    SLICE_X31Y75         LUT2 (Prop_lut2_I0_O)        0.303     9.001 r  x1/dig3[0]_i_59/O
                         net (fo=1, routed)           0.000     9.001    x1/dig3[0]_i_59_n_0
    SLICE_X31Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.551 r  x1/dig3_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000     9.551    x1/dig3_reg[0]_i_44_n_0
    SLICE_X31Y76         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.790 r  x1/dig3_reg[0]_i_47/O[2]
                         net (fo=2, routed)           0.779    10.570    x1/dig3_reg[0]_i_47_n_5
    SLICE_X32Y76         LUT3 (Prop_lut3_I0_O)        0.331    10.901 r  x1/dig3[0]_i_31/O
                         net (fo=2, routed)           0.690    11.590    x1/dig3[0]_i_31_n_0
    SLICE_X32Y76         LUT4 (Prop_lut4_I3_O)        0.327    11.917 r  x1/dig3[0]_i_35/O
                         net (fo=1, routed)           0.000    11.917    x1/dig3[0]_i_35_n_0
    SLICE_X32Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.318 r  x1/dig3_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000    12.318    x1/dig3_reg[0]_i_17_n_0
    SLICE_X32Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.432 r  x1/dig3_reg[3]_i_48/CO[3]
                         net (fo=1, routed)           0.000    12.432    x1/dig3_reg[3]_i_48_n_0
    SLICE_X32Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.766 r  x1/dig5_reg[3]_i_14/O[1]
                         net (fo=8, routed)           1.149    13.915    x1/dig5_reg[3]_i_14_n_6
    SLICE_X32Y80         LUT6 (Prop_lut6_I0_O)        0.303    14.218 r  x1/dig5[3]_i_17/O
                         net (fo=10, routed)          0.635    14.853    x1/dig5[3]_i_17_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I0_O)        0.124    14.977 r  x1/dig3[3]_i_52/O
                         net (fo=13, routed)          0.740    15.717    x1/dig3[3]_i_52_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I0_O)        0.124    15.841 r  x1/dig3[3]_i_43/O
                         net (fo=13, routed)          0.794    16.635    x1/dig3[3]_i_43_n_0
    SLICE_X30Y77         LUT6 (Prop_lut6_I4_O)        0.124    16.759 r  x1/dig3[3]_i_38/O
                         net (fo=7, routed)           0.621    17.380    x1/dig3[3]_i_38_n_0
    SLICE_X34Y78         LUT3 (Prop_lut3_I1_O)        0.124    17.504 r  x1/dig3[3]_i_39/O
                         net (fo=1, routed)           0.802    18.306    x1/dig3[3]_i_39_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I3_O)        0.124    18.430 r  x1/dig3[3]_i_24/O
                         net (fo=9, routed)           1.004    19.434    x1/dig3[3]_i_24_n_0
    SLICE_X35Y74         LUT6 (Prop_lut6_I5_O)        0.124    19.558 r  x1/dig3[3]_i_20/O
                         net (fo=7, routed)           0.705    20.263    x1/dig3[3]_i_20_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I5_O)        0.124    20.387 r  x1/dig4[3]_i_5/O
                         net (fo=9, routed)           0.705    21.092    x1/dig4[3]_i_5_n_0
    SLICE_X34Y74         LUT6 (Prop_lut6_I0_O)        0.124    21.216 r  x1/dig3[3]_i_11/O
                         net (fo=8, routed)           0.547    21.763    x1/dig3[3]_i_11_n_0
    SLICE_X34Y73         LUT6 (Prop_lut6_I2_O)        0.124    21.887 r  x1/dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    21.887    x1/p_1_in[3]
    SLICE_X34Y73         FDRE                                         r  x1/dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         1.419    14.760    x1/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  x1/dig3_reg[3]/C
                         clock pessimism              0.258    15.018    
                         clock uncertainty           -0.035    14.983    
    SLICE_X34Y73         FDRE (Setup_fdre_C_D)        0.077    15.060    x1/dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.060    
                         arrival time                         -21.887    
  -------------------------------------------------------------------
                         slack                                 -6.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 x1/Vrx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/upleft_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.607%)  route 0.116ns (38.393%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.555     1.438    x1/clk_IBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  x1/Vrx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  x1/Vrx_reg[3]/Q
                         net (fo=7, routed)           0.116     1.695    x1/Vrx[3]
    SLICE_X31Y82         LUT4 (Prop_lut4_I3_O)        0.045     1.740 r  x1/upleft_i_1/O
                         net (fo=1, routed)           0.000     1.740    x1/upleft0
    SLICE_X31Y82         FDRE                                         r  x1/upleft_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.821     1.949    x1/clk_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  x1/upleft_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.092     1.544    x1/upleft_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 x1/Vrx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/upright_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.987%)  route 0.119ns (39.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.555     1.438    x1/clk_IBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  x1/Vrx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  x1/Vrx_reg[0]/Q
                         net (fo=4, routed)           0.119     1.698    x1/Vrx[0]
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  x1/upright_i_1/O
                         net (fo=1, routed)           0.000     1.743    x1/upright0
    SLICE_X31Y82         FDRE                                         r  x1/upright_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.821     1.949    x1/clk_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  x1/upright_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.092     1.544    x1/upright_reg
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 x1/Vrx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            x1/down_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.937%)  route 0.119ns (39.063%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.555     1.438    x1/clk_IBUF_BUFG
    SLICE_X32Y82         FDRE                                         r  x1/Vrx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 f  x1/Vrx_reg[1]/Q
                         net (fo=4, routed)           0.119     1.698    x1/Vrx[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.045     1.743 r  x1/down_i_1/O
                         net (fo=1, routed)           0.000     1.743    x1/down0
    SLICE_X31Y82         FDRE                                         r  x1/down_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.821     1.949    x1/clk_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  x1/down_reg/C
                         clock pessimism             -0.497     1.452    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.091     1.543    x1/down_reg
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CR/cr_bc/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_bc/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    CR/cr_bc/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  CR/cr_bc/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CR/cr_bc/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.156     1.742    CR/cr_bc/nextFlag_reg_n_0_[0]
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.042     1.784 r  CR/cr_bc/nextFlag[1]_i_1__13/O
                         net (fo=1, routed)           0.000     1.784    CR/cr_bc/nextFlag[1]_i_1__13_n_0
    SLICE_X43Y42         FDRE                                         r  CR/cr_bc/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.832     1.959    CR/cr_bc/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  CR/cr_bc/nextFlag_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.107     1.552    CR/cr_bc/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CR/cr_wb/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_wb/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.567     1.450    CR/cr_wb/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  CR/cr_wb/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  CR/cr_wb/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.156     1.747    CR/cr_wb/nextFlag_reg_n_0_[0]
    SLICE_X49Y49         LUT3 (Prop_lut3_I1_O)        0.042     1.789 r  CR/cr_wb/nextFlag[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.789    CR/cr_wb/nextFlag[1]_i_1__0_n_0
    SLICE_X49Y49         FDRE                                         r  CR/cr_wb/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.837     1.964    CR/cr_wb/clk_IBUF_BUFG
    SLICE_X49Y49         FDRE                                         r  CR/cr_wb/nextFlag_reg[1]/C
                         clock pessimism             -0.514     1.450    
    SLICE_X49Y49         FDRE (Hold_fdre_C_D)         0.107     1.557    CR/cr_wb/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CR/cr_wc/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_wc/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.563     1.446    CR/cr_wc/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  CR/cr_wc/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  CR/cr_wc/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.156     1.743    CR/cr_wc/nextFlag_reg_n_0_[0]
    SLICE_X47Y51         LUT3 (Prop_lut3_I1_O)        0.042     1.785 r  CR/cr_wc/nextFlag[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.785    CR/cr_wc/nextFlag[1]_i_1__4_n_0
    SLICE_X47Y51         FDRE                                         r  CR/cr_wc/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.833     1.960    CR/cr_wc/clk_IBUF_BUFG
    SLICE_X47Y51         FDRE                                         r  CR/cr_wc/nextFlag_reg[1]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.107     1.553    CR/cr_wc/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 CR/cr_wm/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_wm/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    CR/cr_wm/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  CR/cr_wm/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CR/cr_wm/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.156     1.742    CR/cr_wm/nextFlag_reg_n_0_[0]
    SLICE_X45Y53         LUT3 (Prop_lut3_I1_O)        0.042     1.784 r  CR/cr_wm/nextFlag[1]_i_1__3/O
                         net (fo=1, routed)           0.000     1.784    CR/cr_wm/nextFlag[1]_i_1__3_n_0
    SLICE_X45Y53         FDRE                                         r  CR/cr_wm/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.831     1.959    CR/cr_wm/clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  CR/cr_wm/nextFlag_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X45Y53         FDRE (Hold_fdre_C_D)         0.107     1.552    CR/cr_wm/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 collisionFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collisionFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  collisionFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  collisionFlag_reg[0]/Q
                         net (fo=2, routed)           0.156     1.739    u3/collisionFlag_reg[1]_0
    SLICE_X43Y60         LUT4 (Prop_lut4_I1_O)        0.042     1.781 r  u3/collisionFlag[1]_i_1/O
                         net (fo=1, routed)           0.000     1.781    u3_n_410
    SLICE_X43Y60         FDRE                                         r  collisionFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  collisionFlag_reg[1]/C
                         clock pessimism             -0.514     1.442    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.107     1.549    collisionFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 CR/cr_by/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_by/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.562     1.445    CR/cr_by/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  CR/cr_by/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  CR/cr_by/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.158     1.744    CR/cr_by/nextFlag_reg_n_0_[0]
    SLICE_X43Y42         LUT3 (Prop_lut3_I1_O)        0.042     1.786 r  CR/cr_by/nextFlag[1]_i_1__11/O
                         net (fo=1, routed)           0.000     1.786    CR/cr_by/nextFlag[1]_i_1__11_n_0
    SLICE_X43Y42         FDRE                                         r  CR/cr_by/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.832     1.959    CR/cr_by/clk_IBUF_BUFG
    SLICE_X43Y42         FDRE                                         r  CR/cr_by/nextFlag_reg[1]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X43Y42         FDRE (Hold_fdre_C_D)         0.107     1.552    CR/cr_by/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 CR/cr_rb/nextFlag_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CR/cr_rb/nextFlag_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.566     1.449    CR/cr_rb/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  CR/cr_rb/nextFlag_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDRE (Prop_fdre_C_Q)         0.164     1.613 r  CR/cr_rb/nextFlag_reg[0]/Q
                         net (fo=2, routed)           0.163     1.776    CR/cr_rb/nextFlag_reg_n_0_[0]
    SLICE_X50Y44         LUT3 (Prop_lut3_I1_O)        0.043     1.819 r  CR/cr_rb/nextFlag[1]_i_1__5/O
                         net (fo=1, routed)           0.000     1.819    CR/cr_rb/nextFlag[1]_i_1__5_n_0
    SLICE_X50Y44         FDRE                                         r  CR/cr_rb/nextFlag_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=190, routed)         0.837     1.964    CR/cr_rb/clk_IBUF_BUFG
    SLICE_X50Y44         FDRE                                         r  CR/cr_rb/nextFlag_reg[1]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.131     1.580    CR/cr_rb/nextFlag_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      x1/XLXI_7/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X43Y42   CR/cr_bc/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X43Y42   CR/cr_bc/nextFlag_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X43Y42   CR/cr_by/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X43Y42   CR/cr_by/nextFlag_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X40Y46   CR/cr_gy/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X40Y46   CR/cr_gy/nextFlag_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X50Y44   CR/cr_ry/nextFlag_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X50Y44   CR/cr_ry/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y42   CR/cr_bc/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y42   CR/cr_bc/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y42   CR/cr_by/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X43Y42   CR/cr_by/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y46   CR/cr_gy/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y46   CR/cr_gy/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X46Y40   CR/cr_rc/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X46Y40   CR/cr_rc/nextFlag_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y49   CR/cr_yc/nextFlag_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X38Y49   CR/cr_yc/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X45Y53   CR/cr_wy/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X45Y53   CR/cr_wy/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X45Y53   CR/cr_wm/nextFlag_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X45Y53   CR/cr_wm/nextFlag_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y125  beststrokes0_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y125  beststrokes0_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y125  beststrokes0_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y125  beststrokes0_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X12Y125  beststrokes1_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X13Y125  beststrokes1_reg[1]/C



