Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov 23 08:36:25 2019
| Host         : DESKTOP-U1OB0E7 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file fpga_Single_Cycle_SoC_control_sets_placed.rpt
| Design       : fpga_Single_Cycle_SoC
| Device       : xc7a35t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    88 |
| Unused register locations in slices containing registers |    95 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            1 |
|      8 |            1 |
|    16+ |           86 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            3 |
| No           | No                    | Yes                    |              74 |           25 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |            1335 |          535 |
| Yes          | No                    | Yes                    |             582 |          220 |
| Yes          | Yes                   | No                     |             713 |          264 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+
|  Clock Signal  |                         Enable Signal                         |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/E[0]                          | rst_IBUF                                                                    |                2 |              4 |
|  clk_5KHz_BUFG |                                                               |                                                                             |                3 |              8 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_1               |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/load_reg | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/FSM_onehot_cs_reg[1]_8 |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_2               |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_7               |                                                                             |               20 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_14              |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_15              |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_7              |                                                                             |               18 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_5               |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_6              |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_0               |                                                                             |                8 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_8               |                                                                             |               22 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_6               |                                                                             |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_4              |                                                                             |               21 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_2              | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_3                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_5              |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_13              |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_4               |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_3               |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_10              |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_12              |                                                                             |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_11              |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_1              | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_1                            |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_3              | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_5                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_8              |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][0]_i_6_9               |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[0][31]_i_5_0              | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_6                            |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_11            |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_13            |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_14            |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_3             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_3                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_4_3             |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_2             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_2                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_4_2             |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[19][31]_i_3_0             |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_10            |                                                                             |               18 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_15            |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_5             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_6                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_1             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_1                            |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_16            |                                                                             |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_17            |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_4_1             | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_7                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_4_0             | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_6                            |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_0             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_0                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_4             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_5                            |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[28][31]_i_4_0             | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][0]_i_3_4                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_7_0             |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[28][31]_i_5_0             |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_6_12            |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[16][31]_i_7_1             |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_4_0             | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_0                            |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_4_2             | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_4                            |               16 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_4_3             | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_5                            |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_4_4             |                                                                             |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[3][31]_i_3_1              | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_3                            |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[3][31]_i_3_3              |                                                                             |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[3][31]_i_3_4              |                                                                             |               11 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[3][31]_i_3_2              |                                                                             |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[36][31]_i_4_1             | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_1                            |               14 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[3][31]_i_3_0              | Single_Cycle_SoC/mips/dp/pc_reg/ram[32][0]_i_3_2                            |               15 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[44][31]_i_4_0             |                                                                             |               16 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_3_0              |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[9][31]_i_3_0              | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_0                            |               13 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[9][31]_i_3_1              | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_4                            |                9 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[9][31]_i_3_2              |                                                                             |               12 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/ram[5][31]_i_3_0              | Single_Cycle_SoC/mips/dp/pc_reg/ram[48][0]_i_4_2                            |               10 |             31 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_17[0]                | rst_IBUF                                                                    |               10 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_8[0]                 | rst_IBUF                                                                    |               15 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_11[0]                | rst_IBUF                                                                    |               11 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_14[0]                | rst_IBUF                                                                    |               15 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_7[0]                 | rst_IBUF                                                                    |                7 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_9[0]                 | rst_IBUF                                                                    |               11 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_10[0]                | rst_IBUF                                                                    |               12 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_6[0]                 | rst_IBUF                                                                    |               17 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_1[0]                 | rst_IBUF                                                                    |                8 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_13[0]                | rst_IBUF                                                                    |                9 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_18[0]                | rst_IBUF                                                                    |               11 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_19[0]                | rst_IBUF                                                                    |               11 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_12[0]                | rst_IBUF                                                                    |               19 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_15[0]                | rst_IBUF                                                                    |               10 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[2]_16[0]                | rst_IBUF                                                                    |               13 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/Q[4]     | rst_IBUF                                                                    |                8 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[6]_3[0]                 | rst_IBUF                                                                    |               13 |             32 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/factorial_accelerator/factorial/CU0/load_reg |                                                                             |                9 |             33 |
|  clk_IBUF_BUFG |                                                               | rst_IBUF                                                                    |               10 |             33 |
|  clk_5KHz_BUFG | Single_Cycle_SoC/mips/dp/pc_reg/q_reg[6]_4[0]                 | rst_IBUF                                                                    |               18 |             34 |
|  clk_5KHz_BUFG |                                                               | rst_IBUF                                                                    |               25 |             74 |
+----------------+---------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+


