VERILOG_SOURCES += $(SPINALROOT)/Axi4CrossbarTester2.v
TOPLEVEL=Axi4CrossbarTester2
MODULE=Axi4CrossbarTester2

include ../common/Makefile.sim