Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Feb 20 02:28:49 2018
| Host             : DESKTOP-C5LKN8N running 64-bit major release  (build 9200)
| Command          : report_power -file spektrop2_cmv4000_top_power_routed.rpt -pb spektrop2_cmv4000_top_power_summary_routed.pb -rpx spektrop2_cmv4000_top_power_routed.rpx
| Design           : spektrop2_cmv4000_top
| Device           : xc7z015clg485-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.276        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.159        |
| Device Static (W)        | 0.117        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 94.1         |
| Junction Temperature (C) | 30.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |       11 |       --- |             --- |
| Slice Logic              |     0.003 |     5905 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1766 |     46200 |            3.82 |
|   Register               |    <0.001 |     3100 |     92400 |            3.35 |
|   CARRY4                 |    <0.001 |       28 |     11550 |            0.24 |
|   LUT as Distributed RAM |    <0.001 |       32 |     14400 |            0.22 |
|   LUT as Shift Register  |    <0.001 |       64 |     14400 |            0.44 |
|   F7/F8 Muxes            |    <0.001 |      116 |     46200 |            0.25 |
|   Others                 |     0.000 |      404 |       --- |             --- |
| Signals                  |     0.003 |     4266 |       --- |             --- |
| MMCM                     |     0.125 |        1 |         3 |           33.33 |
| I/O                      |     0.268 |       54 |       150 |           36.00 |
| PS7                      |     0.742 |        1 |       --- |             --- |
| Static Power             |     0.117 |          |           |                 |
| Total                    |     1.276 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.032 |      0.009 |
| Vccaux    |       1.800 |     0.169 |       0.158 |      0.010 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.039 |       0.038 |      0.001 |
| Vcco18    |       1.800 |     0.002 |       0.001 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.726 |       0.706 |      0.019 |
| Vccpaux   |       1.800 |     0.011 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.021 |       0.018 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+----------------------------------------------------------------------------+-----------------+
| Clock              | Domain                                                                     | Constraint (ns) |
+--------------------+----------------------------------------------------------------------------+-----------------+
| clk_fpga_0         | system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_fpga_1         | system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK1              |            10.0 |
| clk_fpga_1         | system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |            10.0 |
| clk_out1_clk_wiz_0 | tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out1_clk_wiz_0          |             2.5 |
| clk_out2_clk_wiz_0 | tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out2_clk_wiz_0          |             5.0 |
| clk_out3_clk_wiz_0 | tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out3_clk_wiz_0          |             5.0 |
| clk_out4_clk_wiz_0 | tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out4_clk_wiz_0          |            25.0 |
| clk_out5_clk_wiz_0 | tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clk_out5_clk_wiz_0          |            25.0 |
| clkfbout_clk_wiz_0 | tsc_ms1_top_i/inst_clocking/clk_gen0_inst/inst/clkfbout_clk_wiz_0          |            10.0 |
+--------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                             | Power (W) |
+--------------------------------------------------------------------------------------------------+-----------+
| spektrop2_cmv4000_top                                                                            |     1.159 |
|   system_wrapper_i                                                                               |     0.753 |
|     I2C_scl_iobuf                                                                                |    <0.001 |
|     I2C_sda_iobuf                                                                                |    <0.001 |
|     SPI0_io0_iobuf                                                                               |    <0.001 |
|     SPI0_io1_iobuf                                                                               |    <0.001 |
|     SPI0_sck_iobuf                                                                               |    <0.001 |
|     SPI0_ss_iobuf_0                                                                              |    <0.001 |
|     SPI1_io0_iobuf                                                                               |    <0.001 |
|     SPI1_io1_iobuf                                                                               |    <0.001 |
|     SPI1_sck_iobuf                                                                               |    <0.001 |
|     SPI1_ss_iobuf_0                                                                              |    <0.001 |
|     system_i                                                                                     |     0.750 |
|       axi_quad_spi_0                                                                             |     0.002 |
|         U0                                                                                       |     0.002 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                          |     0.002 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|                 I_DECODER                                                                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                             |     0.001 |
|               CONTROL_REG_I                                                                      |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                            |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                       |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                       |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                      |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                             |    <0.001 |
|                 lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                 |    <0.001 |
|                   inst_fifo_gen                                                                  |    <0.001 |
|                     gconvfifo.rf                                                                 |    <0.001 |
|                       grf.rf                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                           rd_pntr_cdc_inst                                                       |    <0.001 |
|                           wr_pntr_cdc_inst                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                           gr1.gr1_int.rfwft                                                      |    <0.001 |
|                           gras.rsts                                                              |    <0.001 |
|                           rpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                           gwas.wsts                                                              |    <0.001 |
|                           wpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                           gdm.dm_gen.dm                                                          |    <0.001 |
|                             RAM_reg_0_15_0_5                                                     |    <0.001 |
|                             RAM_reg_0_15_6_7                                                     |    <0.001 |
|                         rstblk                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                   |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                             |    <0.001 |
|                 lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                 |    <0.001 |
|                   inst_fifo_gen                                                                  |    <0.001 |
|                     gconvfifo.rf                                                                 |    <0.001 |
|                       grf.rf                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                           rd_pntr_cdc_inst                                                       |    <0.001 |
|                           wr_pntr_cdc_inst                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                           gr1.gr1_int.rfwft                                                      |    <0.001 |
|                           gras.rsts                                                              |    <0.001 |
|                           rpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                           gwas.wsts                                                              |    <0.001 |
|                           wpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                           gdm.dm_gen.dm                                                          |    <0.001 |
|                             RAM_reg_0_15_0_5                                                     |    <0.001 |
|                             RAM_reg_0_15_6_7                                                     |    <0.001 |
|                         rstblk                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                    |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                        |    <0.001 |
|               SOFT_RESET_I                                                                       |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                       |    <0.001 |
|       axi_quad_spi_1                                                                             |     0.002 |
|         U0                                                                                       |     0.002 |
|           NO_DUAL_QUAD_MODE.QSPI_NORMAL                                                          |     0.002 |
|             QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                                   |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                                 |    <0.001 |
|                 I_DECODER                                                                        |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I                 |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|                   MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I                  |    <0.001 |
|             QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                                             |     0.001 |
|               CONTROL_REG_I                                                                      |    <0.001 |
|               FIFO_EXISTS.CLK_CROSS_I                                                            |    <0.001 |
|               FIFO_EXISTS.FIFO_IF_MODULE_I                                                       |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                                       |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                                    |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                                      |    <0.001 |
|               FIFO_EXISTS.RX_FIFO_II                                                             |    <0.001 |
|                 lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                 |    <0.001 |
|                   inst_fifo_gen                                                                  |    <0.001 |
|                     gconvfifo.rf                                                                 |    <0.001 |
|                       grf.rf                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                           rd_pntr_cdc_inst                                                       |    <0.001 |
|                           wr_pntr_cdc_inst                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                           gr1.gr1_int.rfwft                                                      |    <0.001 |
|                           gras.rsts                                                              |    <0.001 |
|                           rpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                           gwas.wsts                                                              |    <0.001 |
|                           wpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                           gdm.dm_gen.dm                                                          |    <0.001 |
|                             RAM_reg_0_15_0_5                                                     |    <0.001 |
|                             RAM_reg_0_15_6_7                                                     |    <0.001 |
|                         rstblk                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                                   |    <0.001 |
|               FIFO_EXISTS.TX_FIFO_II                                                             |    <0.001 |
|                 lib_fifo_instance.USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                 |    <0.001 |
|                   inst_fifo_gen                                                                  |    <0.001 |
|                     gconvfifo.rf                                                                 |    <0.001 |
|                       grf.rf                                                                     |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                               |    <0.001 |
|                           rd_pntr_cdc_inst                                                       |    <0.001 |
|                           wr_pntr_cdc_inst                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                 |    <0.001 |
|                           gr1.gr1_int.rfwft                                                      |    <0.001 |
|                           gras.rsts                                                              |    <0.001 |
|                           rpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                 |    <0.001 |
|                           gwas.wsts                                                              |    <0.001 |
|                           wpntr                                                                  |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                    |    <0.001 |
|                           gdm.dm_gen.dm                                                          |    <0.001 |
|                             RAM_reg_0_15_0_5                                                     |    <0.001 |
|                             RAM_reg_0_15_6_7                                                     |    <0.001 |
|                         rstblk                                                                   |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst            |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst                    |    <0.001 |
|               INTERRUPT_CONTROL_I                                                                |    <0.001 |
|               LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                                    |    <0.001 |
|               RESET_SYNC_AXI_SPI_CLK_INST                                                        |    <0.001 |
|               SOFT_RESET_I                                                                       |    <0.001 |
|               STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                                       |    <0.001 |
|       processing_system7_0                                                                       |     0.743 |
|         inst                                                                                     |     0.743 |
|       ps7_0_axi_periph                                                                           |     0.003 |
|         s00_couplers                                                                             |     0.002 |
|           auto_pc                                                                                |     0.002 |
|             inst                                                                                 |     0.002 |
|               gen_axilite.gen_b2s_conv.axilite_b2s                                               |     0.002 |
|                 RD.ar_channel_0                                                                  |    <0.001 |
|                   ar_cmd_fsm_0                                                                   |    <0.001 |
|                   cmd_translator_0                                                               |    <0.001 |
|                     incr_cmd_0                                                                   |    <0.001 |
|                     wrap_cmd_0                                                                   |    <0.001 |
|                 RD.r_channel_0                                                                   |    <0.001 |
|                   rd_data_fifo_0                                                                 |    <0.001 |
|                   transaction_fifo_0                                                             |    <0.001 |
|                 SI_REG                                                                           |    <0.001 |
|                   ar.ar_pipe                                                                     |    <0.001 |
|                   aw.aw_pipe                                                                     |    <0.001 |
|                   b.b_pipe                                                                       |    <0.001 |
|                   r.r_pipe                                                                       |    <0.001 |
|                 WR.aw_channel_0                                                                  |    <0.001 |
|                   aw_cmd_fsm_0                                                                   |    <0.001 |
|                   cmd_translator_0                                                               |    <0.001 |
|                     incr_cmd_0                                                                   |    <0.001 |
|                     wrap_cmd_0                                                                   |    <0.001 |
|                 WR.b_channel_0                                                                   |    <0.001 |
|                   bid_fifo_0                                                                     |    <0.001 |
|                   bresp_fifo_0                                                                   |    <0.001 |
|         xbar                                                                                     |    <0.001 |
|           inst                                                                                   |    <0.001 |
|             gen_sasd.crossbar_sasd_0                                                             |    <0.001 |
|               addr_arbiter_inst                                                                  |    <0.001 |
|               gen_decerr.decerr_slave_inst                                                       |    <0.001 |
|               reg_slice_r                                                                        |    <0.001 |
|               splitter_ar                                                                        |    <0.001 |
|               splitter_aw                                                                        |    <0.001 |
|       register_0                                                                                 |     0.001 |
|         U0                                                                                       |     0.001 |
|           register_v1_0_S00_AXI_inst                                                             |     0.001 |
|       rst_ps7_0_50M                                                                              |    <0.001 |
|         U0                                                                                       |    <0.001 |
|           EXT_LPF                                                                                |    <0.001 |
|             ACTIVE_LOW_AUX.ACT_LO_AUX                                                            |    <0.001 |
|             ACTIVE_LOW_EXT.ACT_LO_EXT                                                            |    <0.001 |
|           SEQ                                                                                    |    <0.001 |
|             SEQ_COUNTER                                                                          |    <0.001 |
|   tsc_ms1_top_i                                                                                  |     0.400 |
|     inst_clocking                                                                                |     0.172 |
|       clk_gen0_inst                                                                              |     0.127 |
|         inst                                                                                     |     0.127 |
|     inst_control                                                                                 |    <0.001 |
|     inst_datapath                                                                                |     0.228 |
|       inst_rx                                                                                    |     0.228 |
|         gen_ser2par[0].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[10].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[11].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[12].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[13].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[14].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[15].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[16].inst_ser2par                                                             |     0.013 |
|         gen_ser2par[1].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[2].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[3].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[4].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[5].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[6].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[7].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[8].inst_ser2par                                                              |     0.013 |
|         gen_ser2par[9].inst_ser2par                                                              |     0.013 |
+--------------------------------------------------------------------------------------------------+-----------+


