;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV 7, <0
	DJN -1, @-20
	SUB 20, @12
	SPL <121, 100
	SLT 121, 900
	ADD 210, 30
	SUB @121, 103
	MOV -7, <-20
	SUB -207, <-126
	SUB -207, <-126
	SPL 0, <802
	SUB 0, @2
	SLT 121, 900
	CMP -207, <-120
	SUB <0, @2
	SLT 121, 900
	CMP -207, <-126
	SUB @12, 10
	SUB #72, @260
	SUB #72, @260
	CMP -1, <-1
	ADD 30, 9
	ADD 30, 9
	MOV -1, <-20
	SUB -207, <-126
	SLT 121, 900
	CMP -207, <-126
	JMP <-127, 160
	SUB @-127, 100
	CMP -1, <-1
	SUB @-127, 100
	CMP -207, <-126
	MOV -1, <-20
	CMP #92, @220
	CMP -207, <-126
	ADD @129, 109
	SUB #72, @261
	SUB #12, @10
	SUB #72, @-260
	SUB #72, @-260
	SPL 0, <802
	CMP -207, <-126
	SPL 0, <802
	CMP -207, <-126
	CMP -207, <-126
	CMP -207, <-126
	ADD 210, 30
