m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/18.1
Eaverager
Z0 w1636332190
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Github/Digital_Systems_Design_B02G1/Lab_3
Z5 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/averager.vhd
Z6 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/averager.vhd
l0
L6
VB8:2CDW`BR7l1OCmU>8;70
!s100 SD0FhjE;VVh:AY`^Mm8L61
Z7 OV;C;10.5b;63
32
Z8 !s110 1636695352
!i10b 1
Z9 !s108 1636695352.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/averager.vhd|
Z11 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/averager.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
DEx4 work 8 averager 0 22 B8:2CDW`BR7l1OCmU>8;70
l21
L15
VG;7@I7_amaWiWHS^mKDW43
!s100 YnXhfMY^K8AFmglKzVX2T2
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Ebinary_bcd
Z14 w1636672279
R1
R2
R3
R4
Z15 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/binary_bcd.vhd
Z16 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/binary_bcd.vhd
l0
L8
Vo<z`d6o]a?hb2:1^mkKIJ0
!s100 Ai7<aVU>PmVj]f3eOfUVA0
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/binary_bcd.vhd|
Z18 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/binary_bcd.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
DEx4 work 10 binary_bcd 0 22 o<z`d6o]a?hb2:1^mkKIJ0
l31
L19
VaZ1g7KGe;>`?F;BQ5jk[A1
!s100 9I;AClD>Z^@Nbn?=C=KUm1
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Emux_for_averager
Z19 w1636694545
R1
R2
R3
R4
Z20 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/mux.vhd
Z21 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/mux.vhd
l0
L5
V5X1jJWM]XYzf3V7c3<2S;1
!s100 R?M5cGU::<UeYjMDXMi1=1
R7
32
R8
!i10b 1
R9
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/mux.vhd|
Z23 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/mux.vhd|
!i113 1
R12
R13
Amux_behaviour
R1
R2
R3
DEx4 work 16 mux_for_averager 0 22 5X1jJWM]XYzf3V7c3<2S;1
l15
L14
VE6EbIm8UlU7GNbG@DMLlF3
!s100 jj09?4QDmjN=1Vi:_AEbR1
R7
32
R8
!i10b 1
R9
R22
R23
!i113 1
R12
R13
Eregisters
Z24 w1636564713
R2
R3
R4
Z25 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/registers.vhd
Z26 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/registers.vhd
l0
L8
V37Niic37K>kneni2Cbf3K1
!s100 bm`kcHBjM6i8>lziT4>?;0
R7
32
Z27 !s110 1636695353
!i10b 1
Z28 !s108 1636695353.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/registers.vhd|
Z30 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/registers.vhd|
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 9 registers 0 22 37Niic37K>kneni2Cbf3K1
l22
L21
VWSUB]SQTTiZ0H?i0WQ8:D0
!s100 Hi6049GQ3`ogRBj=EW<=>3
R7
32
R27
!i10b 1
R28
R29
R30
!i113 1
R12
R13
Esevensegment
Z31 w1636696640
Z32 DPx4 work 20 typesforsevensegment 0 22 =`HJ;K_A`l9CLFT2P=J`J0
R2
R3
R4
Z33 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment.vhd
Z34 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment.vhd
l0
L6
VZc_=_azM1iC_33]4=:7R@1
!s100 7P?6Bk@3=V?LPc?hYD;KR1
R7
32
Z35 !s110 1636696646
!i10b 1
Z36 !s108 1636696646.000000
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment.vhd|
Z38 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment.vhd|
!i113 1
R12
R13
Abehavioral
R32
R2
R3
DEx4 work 12 sevensegment 0 22 Zc_=_azM1iC_33]4=:7R@1
l27
L14
VLQ@hN8if_D6k^YVKVUnYe1
!s100 XZ6jWA@XQbOR^@;HNi1G13
R7
32
R35
!i10b 1
R36
R37
R38
!i113 1
R12
R13
Esevensegment_decoder
R0
R2
R3
R4
Z39 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment_decoder.vhd
Z40 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment_decoder.vhd
l0
L5
VVlW=l2M0eeEbg:dCz4:;@0
!s100 nVLN]dm0afJ4i1K[@D_Do2
R7
32
R27
!i10b 1
R28
Z41 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment_decoder.vhd|
Z42 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/SevenSegment_decoder.vhd|
!i113 1
R12
R13
Abehavioral
R2
R3
DEx4 work 20 sevensegment_decoder 0 22 VlW=l2M0eeEbg:dCz4:;@0
l14
L13
VC?9QIg:<Nc@7LA^50J:Ca0
!s100 G[]U9WTmdjCPQ770:^Jn=3
R7
32
R27
!i10b 1
R28
R41
R42
!i113 1
R12
R13
Etb_mux
R0
R2
R3
R4
Z43 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_mux.vhd
Z44 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_mux.vhd
l0
L5
VFeSmOM[XiEU11@f7?i;dd1
!s100 @hDSL4UPXzH[L_RGCVOcE1
R7
32
R27
!i10b 1
R28
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_mux.vhd|
Z46 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_mux.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 6 tb_mux 0 22 FeSmOM[XiEU11@f7?i;dd1
l26
L8
V=ai:3@OO633FFQ?4?d42Z2
!s100 lJPOn>z16E8Q@c7_?@A1N2
R7
32
R27
!i10b 1
R28
R45
R46
!i113 1
R12
R13
Etb_troubleshooting
Z47 w1636695085
R2
R3
R4
Z48 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_troubleshooting.vhd
Z49 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_troubleshooting.vhd
l0
L5
VNR0bPgVY6b>7g;^H1UkV]3
!s100 o4^A4>[=?;[nJ>djB[@ih2
R7
32
R27
!i10b 1
R28
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_troubleshooting.vhd|
Z51 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/tb_troubleshooting.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
DEx4 work 18 tb_troubleshooting 0 22 NR0bPgVY6b>7g;^H1UkV]3
l25
L8
V`4KMOF0ZMQ40LP8Ql13C`3
!s100 Af?<ojz3IFbC=1g3;PH2O2
R7
32
R27
!i10b 1
R28
R50
R51
!i113 1
R12
R13
Ptypesforsevensegment
R2
R3
R24
R4
8C:/Github/Digital_Systems_Design_B02G1/Lab_3/typesforsevensegment.vhd
FC:/Github/Digital_Systems_Design_B02G1/Lab_3/typesforsevensegment.vhd
l0
L4
V=`HJ;K_A`l9CLFT2P=J`J0
!s100 K4TzEJKOV7;dBe_0W<EBM1
R7
32
R27
!i10b 1
R28
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/typesforsevensegment.vhd|
!s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/typesforsevensegment.vhd|
!i113 1
R12
R13
Evoltage2distance
Z52 w1636694546
R1
R2
R3
R4
Z53 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/voltage2distance.vhd
Z54 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/voltage2distance.vhd
l0
L24
VfL]0H:>Wh9PbQDnGnld?c2
!s100 >O^l<??9^SUPcE>=h0gaY3
R7
32
Z55 !s110 1636695354
!i10b 1
R28
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/voltage2distance.vhd|
Z57 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/voltage2distance.vhd|
!i113 1
R12
R13
Abehavior
R1
R2
R3
DEx4 work 16 voltage2distance 0 22 fL]0H:>Wh9PbQDnGnld?c2
l4148
L32
V8]8S;heaa:fXfn`fhCI3j0
!s100 SCX<Z_e0AklUW?=^_BTOJ1
R7
32
R55
!i10b 1
R28
R56
R57
!i113 1
R12
R13
Evoltmeter
Z58 w1636694572
R1
R2
R3
R4
Z59 8C:/Github/Digital_Systems_Design_B02G1/Lab_3/voltmeter.vhd
Z60 FC:/Github/Digital_Systems_Design_B02G1/Lab_3/voltmeter.vhd
l0
L5
VmSDRZN0mo:>dP>MNFk^5C3
!s100 6??^e2<NkN?f[b?o<mF1D0
R7
32
R55
!i10b 1
Z61 !s108 1636695354.000000
Z62 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Github/Digital_Systems_Design_B02G1/Lab_3/voltmeter.vhd|
Z63 !s107 C:/Github/Digital_Systems_Design_B02G1/Lab_3/voltmeter.vhd|
!i113 1
R12
R13
Abehavioral
R1
R2
R3
DEx4 work 9 voltmeter 0 22 mSDRZN0mo:>dP>MNFk^5C3
l92
L15
VU6W@OQK9Y5DMeLnbfe>I21
!s100 NZl[E]DKQD:f=ljih3Tj;0
R7
32
R55
!i10b 1
R61
R62
R63
!i113 1
R12
R13
