// Seed: 1174317073
module module_0 (
    input uwire id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    input supply1 id_4
);
endmodule
module module_1 (
    input wor id_0
    , id_2
);
  wire id_3;
  wire id_4;
  module_0(
      id_0, id_0, id_0, id_0, id_0
  );
endmodule
macromodule module_2 #(
    parameter id_13 = 32'd55,
    parameter id_14 = 32'd11
) (
    input wire id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri id_3,
    output logic id_4,
    output wand id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri id_8,
    input supply1 id_9,
    input tri1 id_10
);
  always id_4 = #1 1;
  always #1 begin
    id_4 <= 1;
  end
  wire id_12;
  defparam id_13.id_14 = id_14; module_0(
      id_8, id_10, id_6, id_9, id_9
  );
endmodule
