(pcb /home/grzegorz/projects/Elektronika/SoundProcessorV2/SoundProcessorV2.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "4.0.4-stable")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (rect pcb 143468 -98808.6 160276 -135629)
    )
    (via "Via[0-1]_600:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitors_ThroughHole:C_Radial_D5_L6_P2.5
      (place C1 148501 -105004 front 0 (PN 10uF))
      (place C2 148501 -105004 front 0 (PN 10uF))
      (place C6 148501 -105004 front 0 (PN 10uF))
      (place C8 148501 -105004 front 0 (PN 100uF))
      (place C13 148501 -105004 front 0 (PN 4.7uF))
      (place C14 148501 -105004 front 0 (PN 4.7uF))
    )
    (component Capacitors_ThroughHole:C_Rect_L7_W2.5_P5
      (place C3 148501 -105004 front 0 (PN 100n))
      (place C4 148501 -105004 front 0 (PN 100n))
      (place C5 148501 -105004 front 0 (PN 15n))
      (place C7 148501 -105004 front 0 (PN 56n))
      (place C9 148501 -105004 front 0 (PN 56n))
      (place C10 148501 -105004 front 0 (PN 15n))
      (place C11 148501 -105004 front 0 (PN 100n))
      (place C12 148501 -105004 front 0 (PN 100n))
      (place C15 148501 -105004 front 0 (PN 100nF))
      (place C16 148501 -105004 front 0 (PN 100nF))
      (place C17 148501 -105004 front 0 (PN 10nF))
      (place C18 148501 -105004 front 0 (PN 100nF))
      (place C19 148501 -105004 front 0 (PN 10nF))
      (place C20 148501 -105004 front 0 (PN 33pF))
      (place C21 148501 -105004 front 0 (PN 100nF))
      (place C22 148501 -105004 front 0 (PN 33pF))
    )
    (component Pin_Headers:Pin_Header_Straight_1x03
      (place P1 148501 -105004 front 0 (PN CONN_01X03))
      (place P2 148501 -105004 front 0 (PN CONN_01X03))
      (place P3 148501 -105004 front 0 (PN CONN_01X03))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04
      (place P4 148501 -105004 front 0 (PN CONN_01X04))
      (place P5 148501 -105004 front 0 (PN CONN_01X04))
    )
    (component Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (place R1 148501 -105004 front 0 (PN 2.2k))
      (place R2 148501 -105004 front 0 (PN 200))
      (place R3 148501 -105004 front 0 (PN 200))
      (place R4 148501 -105004 front 0 (PN 4.7k))
      (place R5 148501 -105004 front 0 (PN 4.7k))
      (place R6 148501 -105004 front 0 (PN 200k))
      (place R7 148501 -105004 front 0 (PN 200k))
      (place R8 148501 -105004 front 0 (PN 22k))
      (place R9 148501 -105004 front 0 (PN 22k))
    )
    (component "Housings_DIP:DIP-18_W7.62mm_LongPads"
      (place U1 148501 -105004 front 0 (PN TDA1524))
    )
    (component "Housings_DIP:DIP-24_W10.16mm_LongPads"
      (place U2 148501 -105004 front 0 (PN AD5206))
    )
    (component "Housings_DIP:DIP-8_W7.62mm_LongPads"
      (place U3 148501 -105004 front 0 (PN MSGEQ7))
      (place U4 148501 -105004 front 0 (PN MSGEQ7))
    )
  )
  (library
    (image Capacitors_ThroughHole:C_Radial_D5_L6_P2.5
      (outline (path signal 150  1325 2499  1325 -2499))
      (outline (path signal 150  1465 2491  1465 -2491))
      (outline (path signal 150  1605 2475  1605 95))
      (outline (path signal 150  1605 -95  1605 -2475))
      (outline (path signal 150  1745 2451  1745 490))
      (outline (path signal 150  1745 -490  1745 -2451))
      (outline (path signal 150  1885 2418  1885 657))
      (outline (path signal 150  1885 -657  1885 -2418))
      (outline (path signal 150  2025 2377  2025 764))
      (outline (path signal 150  2025 -764  2025 -2377))
      (outline (path signal 150  2165 2327  2165 835))
      (outline (path signal 150  2165 -835  2165 -2327))
      (outline (path signal 150  2305 2266  2305 879))
      (outline (path signal 150  2305 -879  2305 -2266))
      (outline (path signal 150  2445 2196  2445 898))
      (outline (path signal 150  2445 -898  2445 -2196))
      (outline (path signal 150  2585 2114  2585 896))
      (outline (path signal 150  2585 -896  2585 -2114))
      (outline (path signal 150  2725 2019  2725 871))
      (outline (path signal 150  2725 -871  2725 -2019))
      (outline (path signal 150  2865 1908  2865 823))
      (outline (path signal 150  2865 -823  2865 -1908))
      (outline (path signal 150  3005 1780  3005 745))
      (outline (path signal 150  3005 -745  3005 -1780))
      (outline (path signal 150  3145 1631  3145 628))
      (outline (path signal 150  3145 -628  3145 -1631))
      (outline (path signal 150  3285 1452  3285 440))
      (outline (path signal 150  3285 -440  3285 -1452))
      (outline (path signal 150  3425 1233  3425 -1233))
      (outline (path signal 150  3565 944  3565 -944))
      (outline (path signal 150  3705 472  3705 -472))
      (outline (path signal 150  3400 0  3355.95 -278.115  3228.11 -529.007  3029.01 -728.115
            2778.11 -855.951  2500 -900  2221.89 -855.951  1970.99 -728.115
            1771.88 -529.007  1644.05 -278.115  1600 0  1644.05 278.115
            1771.88 529.007  1970.99 728.115  2221.89 855.951  2500 900
            2778.11 855.951  3029.01 728.115  3228.11 529.007  3355.95 278.115))
      (outline (path signal 150  3787.5 0  3663.31 -784.131  3302.88 -1491.51  2741.51 -2052.88
            2034.13 -2413.31  1250 -2537.5  465.869 -2413.31  -241.505 -2052.88
            -802.881 -1491.51  -1163.31 -784.131  -1287.5 0  -1163.31 784.131
            -802.881 1491.51  -241.505 2052.88  465.869 2413.31  1250 2537.5
            2034.13 2413.31  2741.51 2052.88  3302.88 1491.51  3663.31 784.131))
      (outline (path signal 50  4050 0  3912.96 -865.248  3515.25 -1645.8  2895.8 -2265.25
            2115.25 -2662.96  1250 -2800  384.752 -2662.96  -395.799 -2265.25
            -1015.25 -1645.8  -1412.96 -865.248  -1550 0  -1412.96 865.248
            -1015.25 1645.8  -395.799 2265.25  384.752 2662.96  1250 2800
            2115.25 2662.96  2895.8 2265.25  3515.25 1645.8  3912.96 865.248))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 2500 0)
    )
    (image Capacitors_ThroughHole:C_Rect_L7_W2.5_P5
      (outline (path signal 50  -1250 1500  6250 1500))
      (outline (path signal 50  6250 1500  6250 -1500))
      (outline (path signal 50  6250 -1500  -1250 -1500))
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 150  -1000 1250  6000 1250))
      (outline (path signal 150  6000 1250  6000 -1250))
      (outline (path signal 150  6000 -1250  -1000 -1250))
      (outline (path signal 150  -1000 -1250  -1000 1250))
      (pin Rect[A]Pad_1300x1300_um 1 0 0)
      (pin Round[A]Pad_1300_um 2 5000 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x03
      (outline (path signal 50  -1750 1750  -1750 -6850))
      (outline (path signal 50  1750 1750  1750 -6850))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -6850  1750 -6850))
      (outline (path signal 150  -1270 -1270  -1270 -6350))
      (outline (path signal 150  -1270 -6350  1270 -6350))
      (outline (path signal 150  1270 -6350  1270 -1270))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04
      (outline (path signal 50  -1750 1750  -1750 -9400))
      (outline (path signal 50  1750 1750  1750 -9400))
      (outline (path signal 50  -1750 1750  1750 1750))
      (outline (path signal 50  -1750 -9400  1750 -9400))
      (outline (path signal 150  -1270 -1270  -1270 -8890))
      (outline (path signal 150  1270 -1270  1270 -8890))
      (outline (path signal 150  1550 1550  1550 0))
      (outline (path signal 150  -1270 -8890  1270 -8890))
      (outline (path signal 150  1270 -1270  -1270 -1270))
      (outline (path signal 150  -1550 0  -1550 1550))
      (outline (path signal 150  -1550 1550  1550 1550))
      (pin Rect[A]Pad_2032x1727.2_um 1 0 0)
      (pin Oval[A]Pad_2032x1727.2_um 2 0 -2540)
      (pin Oval[A]Pad_2032x1727.2_um 3 0 -5080)
      (pin Oval[A]Pad_2032x1727.2_um 4 0 -7620)
    )
    (image Resistors_ThroughHole:Resistor_Horizontal_RM10mm
      (outline (path signal 50  -1250 1500  11400 1500))
      (outline (path signal 50  -1250 -1500  -1250 1500))
      (outline (path signal 50  11400 1500  11400 -1500))
      (outline (path signal 50  -1250 -1500  11400 -1500))
      (outline (path signal 150  2540 1270  7620 1270))
      (outline (path signal 150  7620 1270  7620 -1270))
      (outline (path signal 150  7620 -1270  2540 -1270))
      (outline (path signal 150  2540 -1270  2540 1270))
      (outline (path signal 150  2540 0  1270 0))
      (outline (path signal 150  7620 0  8890 0))
      (pin Round[A]Pad_1998.98_um 1 0 0)
      (pin Round[A]Pad_1998.98_um 2 10160 0)
    )
    (image "Housings_DIP:DIP-18_W7.62mm_LongPads"
      (outline (path signal 50  -1400 2450  -1400 -22800))
      (outline (path signal 50  9000 2450  9000 -22800))
      (outline (path signal 50  -1400 2450  9000 2450))
      (outline (path signal 50  -1400 -22800  9000 -22800))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -22615  7485 -21345))
      (outline (path signal 150  135 -22615  135 -21345))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -22615  7485 -22615))
      (outline (path signal 150  135 1025  -1150 1025))
      (pin Oval[A]Pad_2300x1600_um 1 0 0)
      (pin Oval[A]Pad_2300x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2300x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2300x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2300x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2300x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2300x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2300x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2300x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2300x1600_um 10 7620 -20320)
      (pin Oval[A]Pad_2300x1600_um 11 7620 -17780)
      (pin Oval[A]Pad_2300x1600_um 12 7620 -15240)
      (pin Oval[A]Pad_2300x1600_um 13 7620 -12700)
      (pin Oval[A]Pad_2300x1600_um 14 7620 -10160)
      (pin Oval[A]Pad_2300x1600_um 15 7620 -7620)
      (pin Oval[A]Pad_2300x1600_um 16 7620 -5080)
      (pin Oval[A]Pad_2300x1600_um 17 7620 -2540)
      (pin Oval[A]Pad_2300x1600_um 18 7620 0)
    )
    (image "Housings_DIP:DIP-24_W10.16mm_LongPads"
      (outline (path signal 50  -1400 2450  -1400 -30400))
      (outline (path signal 50  11550 2450  11550 -30400))
      (outline (path signal 50  -1400 2450  11550 2450))
      (outline (path signal 50  -1400 -30400  11550 -30400))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  10025 2295  10025 1025))
      (outline (path signal 150  10025 -30235  10025 -28965))
      (outline (path signal 150  135 -30235  135 -28965))
      (outline (path signal 150  135 2295  10025 2295))
      (outline (path signal 150  135 -30235  10025 -30235))
      (outline (path signal 150  135 1025  -1150 1025))
      (pin Oval[A]Pad_2300x1600_um 1 0 0)
      (pin Oval[A]Pad_2300x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2300x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2300x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2300x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2300x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2300x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2300x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2300x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2300x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2300x1600_um 11 0 -25400)
      (pin Oval[A]Pad_2300x1600_um 12 0 -27940)
      (pin Oval[A]Pad_2300x1600_um 13 10160 -27940)
      (pin Oval[A]Pad_2300x1600_um 14 10160 -25400)
      (pin Oval[A]Pad_2300x1600_um 15 10160 -22860)
      (pin Oval[A]Pad_2300x1600_um 16 10160 -20320)
      (pin Oval[A]Pad_2300x1600_um 17 10160 -17780)
      (pin Oval[A]Pad_2300x1600_um 18 10160 -15240)
      (pin Oval[A]Pad_2300x1600_um 19 10160 -12700)
      (pin Oval[A]Pad_2300x1600_um 20 10160 -10160)
      (pin Oval[A]Pad_2300x1600_um 21 10160 -7620)
      (pin Oval[A]Pad_2300x1600_um 22 10160 -5080)
      (pin Oval[A]Pad_2300x1600_um 23 10160 -2540)
      (pin Oval[A]Pad_2300x1600_um 24 10160 0)
    )
    (image "Housings_DIP:DIP-8_W7.62mm_LongPads"
      (outline (path signal 50  -1400 2450  -1400 -10100))
      (outline (path signal 50  9000 2450  9000 -10100))
      (outline (path signal 50  -1400 2450  9000 2450))
      (outline (path signal 50  -1400 -10100  9000 -10100))
      (outline (path signal 150  135 2295  135 1025))
      (outline (path signal 150  7485 2295  7485 1025))
      (outline (path signal 150  7485 -9915  7485 -8645))
      (outline (path signal 150  135 -9915  135 -8645))
      (outline (path signal 150  135 2295  7485 2295))
      (outline (path signal 150  135 -9915  7485 -9915))
      (outline (path signal 150  135 1025  -1150 1025))
      (pin Oval[A]Pad_2300x1600_um 1 0 0)
      (pin Oval[A]Pad_2300x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2300x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2300x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2300x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_2300x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_2300x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_2300x1600_um 8 7620 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1998.98_um
      (shape (circle F.Cu 1998.98))
      (shape (circle B.Cu 1998.98))
      (attach off)
    )
    (padstack Oval[A]Pad_2300x1600_um
      (shape (path F.Cu 1600  -350 0  350 0))
      (shape (path B.Cu 1600  -350 0  350 0))
      (attach off)
    )
    (padstack Oval[A]Pad_2032x1727.2_um
      (shape (path F.Cu 1727.2  -152.4 0  152.4 0))
      (shape (path B.Cu 1727.2  -152.4 0  152.4 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2032x1727.2_um
      (shape (rect F.Cu -1016 -863.6 1016 863.6))
      (shape (rect B.Cu -1016 -863.6 1016 863.6))
      (attach off)
    )
    (padstack Rect[A]Pad_1300x1300_um
      (shape (rect F.Cu -650 -650 650 650))
      (shape (rect B.Cu -650 -650 650 650))
      (attach off)
    )
    (padstack "Via[0-1]_600:400_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad1)"
      (pins C1-1 U1-15)
    )
    (net "Net-(C1-Pad2)"
      (pins C1-2 P1-3)
    )
    (net "Net-(C2-Pad1)"
      (pins C2-1 U1-4)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 P1-2)
    )
    (net "Net-(C3-Pad1)"
      (pins C3-1 U1-10 U2-14)
    )
    (net GND
      (pins C3-2 C4-2 C5-2 C6-2 C8-2 C10-2 C11-1 C12-1 C15-2 C16-2 C18-1 C20-1 C21-1
        C22-1 P1-1 P3-1 R1-2 R4-1 R5-2 U1-18 U2-4 U2-16 U2-21 U2-24 U3-2 U4-2)
    )
    (net "Net-(C4-Pad1)"
      (pins C4-1 U1-9 U2-17)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 U1-7)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 U1-2)
    )
    (net "Net-(C7-Pad1)"
      (pins C7-1 U1-13)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 U1-14)
    )
    (net +12V
      (pins C8-1 U1-3)
    )
    (net "Net-(C9-Pad1)"
      (pins C9-1 U1-6)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 U1-5)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 U1-12)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 U1-16 U2-20)
    )
    (net "Net-(C12-Pad2)"
      (pins C12-2 U1-1 U2-23)
    )
    (net "Net-(C13-Pad1)"
      (pins C13-1 R2-1)
    )
    (net "Net-(C13-Pad2)"
      (pins C13-2 P3-2 R4-2)
    )
    (net "Net-(C14-Pad1)"
      (pins C14-1 R3-1)
    )
    (net "Net-(C14-Pad2)"
      (pins C14-2 P3-3 R5-1)
    )
    (net +5V
      (pins C15-1 C16-1 R6-1 R7-1 U2-6 U3-1 U4-1)
    )
    (net "Net-(C17-Pad1)"
      (pins C17-1 R8-1)
    )
    (net "Net-(C17-Pad2)"
      (pins C17-2 U3-5)
    )
    (net "Net-(C18-Pad2)"
      (pins C18-2 U3-6)
    )
    (net "Net-(C19-Pad1)"
      (pins C19-1 R9-1)
    )
    (net "Net-(C19-Pad2)"
      (pins C19-2 U4-5)
    )
    (net "Net-(C20-Pad2)"
      (pins C20-2 R6-2 U3-8)
    )
    (net "Net-(C21-Pad2)"
      (pins C21-2 U4-6)
    )
    (net "Net-(C22-Pad2)"
      (pins C22-2 R7-2 U4-8)
    )
    (net "Net-(R1-Pad1)"
      (pins R1-1 U1-17 U2-15 U2-18 U2-19 U2-22)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 U1-11)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 U1-8)
    )
    (net "Net-(P4-Pad2)"
      (pins P4-2 R8-2)
    )
    (net "Net-(P5-Pad2)"
      (pins P5-2 R9-2)
    )
    (net "Net-(U2-Pad1)"
      (pins U2-1)
    )
    (net "Net-(U2-Pad2)"
      (pins U2-2)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3)
    )
    (net "Net-(P2-Pad3)"
      (pins P2-3 U2-5)
    )
    (net "Net-(P2-Pad2)"
      (pins P2-2 U2-7)
    )
    (net "Net-(P2-Pad1)"
      (pins P2-1 U2-8)
    )
    (net "Net-(U2-Pad9)"
      (pins U2-9)
    )
    (net "Net-(U2-Pad10)"
      (pins U2-10)
    )
    (net "Net-(U2-Pad11)"
      (pins U2-11)
    )
    (net "Net-(U2-Pad12)"
      (pins U2-12)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-13)
    )
    (net "Net-(P4-Pad4)"
      (pins P4-4 U3-3)
    )
    (net "Net-(P4-Pad3)"
      (pins P4-3 U3-4)
    )
    (net "Net-(P4-Pad1)"
      (pins P4-1 U3-7)
    )
    (net "Net-(P5-Pad4)"
      (pins P5-4 U4-3)
    )
    (net "Net-(P5-Pad3)"
      (pins P5-3 U4-4)
    )
    (net "Net-(P5-Pad1)"
      (pins P5-1 U4-7)
    )
    (class kicad_default "" +12V +5V GND "Net-(C1-Pad1)" "Net-(C1-Pad2)" "Net-(C10-Pad1)"
      "Net-(C11-Pad2)" "Net-(C12-Pad2)" "Net-(C13-Pad1)" "Net-(C13-Pad2)"
      "Net-(C14-Pad1)" "Net-(C14-Pad2)" "Net-(C17-Pad1)" "Net-(C17-Pad2)"
      "Net-(C18-Pad2)" "Net-(C19-Pad1)" "Net-(C19-Pad2)" "Net-(C2-Pad1)" "Net-(C2-Pad2)"
      "Net-(C20-Pad2)" "Net-(C21-Pad2)" "Net-(C22-Pad2)" "Net-(C3-Pad1)" "Net-(C4-Pad1)"
      "Net-(C5-Pad1)" "Net-(C6-Pad1)" "Net-(C7-Pad1)" "Net-(C7-Pad2)" "Net-(C9-Pad1)"
      "Net-(C9-Pad2)" "Net-(P2-Pad1)" "Net-(P2-Pad2)" "Net-(P2-Pad3)" "Net-(P4-Pad1)"
      "Net-(P4-Pad2)" "Net-(P4-Pad3)" "Net-(P4-Pad4)" "Net-(P5-Pad1)" "Net-(P5-Pad2)"
      "Net-(P5-Pad3)" "Net-(P5-Pad4)" "Net-(R1-Pad1)" "Net-(R2-Pad2)" "Net-(R3-Pad2)"
      "Net-(U2-Pad1)" "Net-(U2-Pad10)" "Net-(U2-Pad11)" "Net-(U2-Pad12)" "Net-(U2-Pad13)"
      "Net-(U2-Pad2)" "Net-(U2-Pad3)" "Net-(U2-Pad9)"
      (circuit
        (use_via Via[0-1]_600:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
