// Seed: 2036321007
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    output tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wire id_7,
    input tri id_8,
    input logic id_9,
    input tri0 id_10,
    output tri id_11,
    output uwire id_12,
    input uwire id_13,
    output wire id_14,
    output supply1 id_15,
    input supply1 id_16,
    input wire id_17,
    input wor id_18,
    output wand id_19,
    input supply0 id_20,
    input wand id_21,
    output tri id_22,
    output tri1 id_23,
    output supply1 id_24,
    input tri1 id_25,
    output logic id_26,
    input wire id_27,
    id_29
);
  wire id_30, id_31;
  id_32 :
  assert property (@(posedge id_18 or posedge id_30 - id_5) id_30) id_26 <= id_9;
  wire id_33;
  assign id_24 = id_10;
  module_0 modCall_1 (
      id_29,
      id_33,
      id_29,
      id_33
  );
  wire id_34;
endmodule
