
*** Running vivado
    with args -log bd_7cf0_bsip_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_7cf0_bsip_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_7cf0_bsip_0.tcl -notrace
INFO: Dispatch client connection id - 35001
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/Xilinx/Vitis/2022.1/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:hls:myproject:1.0'. The one found in IP location '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/int/xo/ip_repo/xilinx_com_hls_myproject_1_0' will take precedence over the same IP in location /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/myproject_prj/solution1/impl/ip
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/pipeline_reg_v1_0' will take precedence over the same IP in location /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/other_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/.local/hw_platform/iprepo/ipdefs/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
Command: synth_design -top bd_7cf0_bsip_0 -part xcu55c-fsvh2892-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu55c'
INFO: [Device 21-403] Loading part xcu55c-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 555399
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/home/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3656.023 ; gain = 337.766 ; free physical = 2949 ; free virtual = 33121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_7cf0_bsip_0' [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/synth/bd_7cf0_bsip_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'bd_7cf0_bsip_0' (0#1) [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/synth/bd_7cf0_bsip_0.v:53]
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3722.961 ; gain = 404.703 ; free physical = 8457 ; free virtual = 38622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3740.773 ; gain = 422.516 ; free physical = 8481 ; free virtual = 38645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3740.773 ; gain = 422.516 ; free physical = 8480 ; free virtual = 38645
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3747.711 ; gain = 0.000 ; free physical = 8458 ; free virtual = 38622
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/bd_7cf0_bsip_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3853.336 ; gain = 0.000 ; free physical = 8360 ; free virtual = 38529
Finished Parsing XDC File [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/bd_7cf0_bsip_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'inst'
Finished Parsing XDC File [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ulp_cmp_0/bd_1/ip/ip_1/constraints/bsip.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_7cf0_bsip_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_7cf0_bsip_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3853.336 ; gain = 0.000 ; free physical = 8360 ; free virtual = 38528
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3853.336 ; gain = 0.000 ; free physical = 8361 ; free virtual = 38529
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3853.336 ; gain = 535.078 ; free physical = 8271 ; free virtual = 38462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu55c-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3853.336 ; gain = 535.078 ; free physical = 8271 ; free virtual = 38462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/dont_touch.xdc, line 6).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3853.336 ; gain = 535.078 ; free physical = 8270 ; free virtual = 38461
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl'
INFO: [Synth 8-6159] Found Keep on FSM register 'current_state_reg' in module 'bsip_v1_1_0_jtag_tapctl', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  tlr_st |                             1111 |                             1111
                  rti_st |                             1100 |                             1100
                seldr_st |                             0111 |                             0111
                selir_st |                             0100 |                             0100
                capir_st |                             1110 |                             1110
                 shir_st |                             1010 |                             1010
                ex1ir_st |                             1001 |                             1001
                  pir_st |                             1011 |                             1011
                ex2ir_st |                             1000 |                             1000
                  uir_st |                             1101 |                             1101
                capdr_st |                             0110 |                             0110
                 shdr_st |                             0010 |                             0010
                ex1dr_st |                             0001 |                             0001
                  pdr_st |                             0011 |                             0011
                ex2dr_st |                             0000 |                             0000
                  udr_st |                             0101 |                             0101
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3853.336 ; gain = 535.078 ; free physical = 8283 ; free virtual = 38474
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 23    
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 8     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port prim_tdo in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_drck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_reset in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_sel in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_capture in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_shift in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_runtest in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tdi in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tck in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_tms in module bsip_v1_1_0_bsip is either unconnected or has no load
WARNING: [Synth 8-7129] Port prim_update in module bsip_v1_1_0_bsip is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 3853.336 ; gain = 535.078 ; free physical = 7943 ; free virtual = 38147
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4122.398 ; gain = 804.141 ; free physical = 5207 ; free virtual = 35424
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4122.398 ; gain = 804.141 ; free physical = 5204 ; free virtual = 35422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5173 ; free virtual = 35391
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5479 ; free virtual = 35692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5478 ; free virtual = 35692
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5473 ; free virtual = 35687
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5472 ; free virtual = 35685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5471 ; free virtual = 35685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5471 ; free virtual = 35685
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     4|
|3     |LUT3 |     7|
|4     |LUT4 |    11|
|5     |LUT5 |     4|
|6     |LUT6 |     3|
|7     |FDCE |     5|
|8     |FDPE |     2|
|9     |FDRE |    43|
|10    |FDSE |     8|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.445 ; gain = 833.188 ; free physical = 5470 ; free virtual = 35684
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 4151.445 ; gain = 720.625 ; free physical = 5494 ; free virtual = 35707
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:46 . Memory (MB): peak = 4151.453 ; gain = 833.188 ; free physical = 5494 ; free virtual = 35707
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4151.453 ; gain = 0.000 ; free physical = 5477 ; free virtual = 35691
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4221.797 ; gain = 0.000 ; free physical = 5478 ; free virtual = 35687
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  BUFG => BUFGCE: 1 instance 

Synth Design complete, checksum: 193b0b1b
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:59 . Memory (MB): peak = 4221.797 ; gain = 1308.867 ; free physical = 5661 ; free virtual = 35870
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_7cf0_bsip_0, cache-ID = 3ff384f33f1f3c50
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/csl/sky/hls4ml_practice/hls4ml_prj_u55c_new/xclbin_files/_x/link/vivado/vpl/prj/prj.runs/bd_7cf0_bsip_0_synth_1/bd_7cf0_bsip_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_7cf0_bsip_0_utilization_synth.rpt -pb bd_7cf0_bsip_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 16 07:30:01 2025...
