Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: Sistema_ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Sistema_ALU.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Sistema_ALU"
Output Format                      : NGC
Target Device                      : xc3s700an-5-fgg484

---- Source Options
Top Module Name                    : Sistema_ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/Ula/FullAdder1bit.vhd" in Library work.
Architecture behavioral of Entity fulladder1bit is up to date.
Compiling vhdl file "/home/sd/Ula/FullAdder4bit.vhd" in Library work.
Architecture behavioral of Entity fulladder4bit is up to date.
Compiling vhdl file "/home/sd/Ula/Complemento1.vhd" in Library work.
Architecture behavioral of Entity complemento1 is up to date.
Compiling vhdl file "/home/sd/Ula/Incrementa1.vhd" in Library work.
Architecture behavioral of Entity incrementa1 is up to date.
Compiling vhdl file "/home/sd/Ula/TrocadeSinal.vhd" in Library work.
Architecture behavioral of Entity trocadesinal is up to date.
Compiling vhdl file "/home/sd/Ula/Somador.vhd" in Library work.
Architecture behavioral of Entity somador is up to date.
Compiling vhdl file "/home/sd/Ula/Subtrator.vhd" in Library work.
Architecture behavioral of Entity subtrator is up to date.
Compiling vhdl file "/home/sd/Ula/ShiftLeft.vhd" in Library work.
Architecture behavioral of Entity shiftleft is up to date.
Compiling vhdl file "/home/sd/Ula/ShiftRight.vhd" in Library work.
Architecture behavioral of Entity shiftright is up to date.
Compiling vhdl file "/home/sd/Ula/RotationLeft.vhd" in Library work.
Architecture behavioral of Entity rotationleft is up to date.
Compiling vhdl file "/home/sd/Ula/RotationRight.vhd" in Library work.
Architecture behavioral of Entity rotationright is up to date.
Compiling vhdl file "/home/sd/Ula/Contador.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "/home/sd/Ula/ALU.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "/home/sd/Ula/Sistema_ULA.vhd" in Library work.
Architecture behavioral of Entity sistema_alu is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Sistema_ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Contador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ALU> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Somador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Subtrator> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Incrementa1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <TrocadeSinal> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftLeft> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ShiftRight> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RotationLeft> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <RotationRight> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FullAdder4bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Complemento1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <TrocadeSinal> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Incrementa1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FullAdder1bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <Complemento1> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FullAdder4bit> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <FullAdder1bit> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Sistema_ALU> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "/home/sd/Ula/Sistema_ULA.vhd" line 63: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <operando2>, <operando1>, <result>, <Zero>, <Overflow>, <Negativo>, <Cout>
Entity <Sistema_ALU> analyzed. Unit <Sistema_ALU> generated.

Analyzing Entity <Contador> in library <work> (Architecture <behavioral>).
Entity <Contador> analyzed. Unit <Contador> generated.

Analyzing Entity <ALU> in library <work> (Architecture <behavioral>).
Entity <ALU> analyzed. Unit <ALU> generated.

Analyzing Entity <Somador> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/sd/Ula/Somador.vhd" line 59: Unconnected output port 'Negativo' of component 'FullAdder4bit'.
Entity <Somador> analyzed. Unit <Somador> generated.

Analyzing Entity <FullAdder4bit> in library <work> (Architecture <Behavioral>).
Entity <FullAdder4bit> analyzed. Unit <FullAdder4bit> generated.

Analyzing Entity <FullAdder1bit> in library <work> (Architecture <Behavioral>).
Entity <FullAdder1bit> analyzed. Unit <FullAdder1bit> generated.

Analyzing Entity <Subtrator> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "/home/sd/Ula/Subtrator.vhd" line 70: Unconnected output port 'Zero' of component 'TrocadeSinal'.
WARNING:Xst:753 - "/home/sd/Ula/Subtrator.vhd" line 70: Unconnected output port 'Negativo' of component 'TrocadeSinal'.
WARNING:Xst:753 - "/home/sd/Ula/Subtrator.vhd" line 70: Unconnected output port 'Overflow' of component 'TrocadeSinal'.
WARNING:Xst:753 - "/home/sd/Ula/Subtrator.vhd" line 70: Unconnected output port 'Cout' of component 'TrocadeSinal'.
Entity <Subtrator> analyzed. Unit <Subtrator> generated.

Analyzing Entity <Complemento1> in library <work> (Architecture <Behavioral>).
Entity <Complemento1> analyzed. Unit <Complemento1> generated.

Analyzing Entity <TrocadeSinal.2> in library <work> (Architecture <Behavioral>).
Entity <TrocadeSinal.2> analyzed. Unit <TrocadeSinal.2> generated.

Analyzing Entity <Incrementa1.2> in library <work> (Architecture <Behavioral>).
Entity <Incrementa1.2> analyzed. Unit <Incrementa1.2> generated.

Analyzing Entity <Incrementa1.1> in library <work> (Architecture <behavioral>).
Entity <Incrementa1.1> analyzed. Unit <Incrementa1.1> generated.

Analyzing Entity <TrocadeSinal.1> in library <work> (Architecture <behavioral>).
Entity <TrocadeSinal.1> analyzed. Unit <TrocadeSinal.1> generated.

Analyzing Entity <ShiftLeft> in library <work> (Architecture <behavioral>).
Entity <ShiftLeft> analyzed. Unit <ShiftLeft> generated.

Analyzing Entity <ShiftRight> in library <work> (Architecture <behavioral>).
Entity <ShiftRight> analyzed. Unit <ShiftRight> generated.

Analyzing Entity <RotationLeft> in library <work> (Architecture <behavioral>).
Entity <RotationLeft> analyzed. Unit <RotationLeft> generated.

Analyzing Entity <RotationRight> in library <work> (Architecture <behavioral>).
Entity <RotationRight> analyzed. Unit <RotationRight> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Contador>.
    Related source file is "/home/sd/Ula/Contador.vhd".
    Found 28-bit up counter for signal <count_4s>.
    Found 1-bit register for signal <tmp_mostrarResult>.
    Found 4-bit up counter for signal <tmp_valor>.
    Found 4-bit up counter for signal <tmp_valor2>.
    Summary:
	inferred   3 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <Contador> synthesized.


Synthesizing Unit <ShiftLeft>.
    Related source file is "/home/sd/Ula/ShiftLeft.vhd".
Unit <ShiftLeft> synthesized.


Synthesizing Unit <ShiftRight>.
    Related source file is "/home/sd/Ula/ShiftRight.vhd".
Unit <ShiftRight> synthesized.


Synthesizing Unit <RotationLeft>.
    Related source file is "/home/sd/Ula/RotationLeft.vhd".
Unit <RotationLeft> synthesized.


Synthesizing Unit <RotationRight>.
    Related source file is "/home/sd/Ula/RotationRight.vhd".
Unit <RotationRight> synthesized.


Synthesizing Unit <FullAdder1bit>.
    Related source file is "/home/sd/Ula/FullAdder1bit.vhd".
    Found 1-bit xor2 for signal <S>.
    Found 1-bit xor2 for signal <x>.
Unit <FullAdder1bit> synthesized.


Synthesizing Unit <Complemento1>.
    Related source file is "/home/sd/Ula/Complemento1.vhd".
Unit <Complemento1> synthesized.


Synthesizing Unit <FullAdder4bit>.
    Related source file is "/home/sd/Ula/FullAdder4bit.vhd".
WARNING:Xst:646 - Signal <c<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <FullAdder4bit> synthesized.


Synthesizing Unit <Somador>.
    Related source file is "/home/sd/Ula/Somador.vhd".
WARNING:Xst:646 - Signal <S_ext<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Somador> synthesized.


Synthesizing Unit <Incrementa1_1>.
    Related source file is "/home/sd/Ula/Incrementa1.vhd".
Unit <Incrementa1_1> synthesized.


Synthesizing Unit <Incrementa1_2>.
    Related source file is "/home/sd/Ula/Incrementa1.vhd".
Unit <Incrementa1_2> synthesized.


Synthesizing Unit <TrocadeSinal_1>.
    Related source file is "/home/sd/Ula/TrocadeSinal.vhd".
Unit <TrocadeSinal_1> synthesized.


Synthesizing Unit <TrocadeSinal_2>.
    Related source file is "/home/sd/Ula/TrocadeSinal.vhd".
Unit <TrocadeSinal_2> synthesized.


Synthesizing Unit <Subtrator>.
    Related source file is "/home/sd/Ula/Subtrator.vhd".
WARNING:Xst:646 - Signal <Resp_invertido<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Subtrator> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "/home/sd/Ula/ALU.vhd".
WARNING:Xst:646 - Signal <inv_ext<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <incr_ext<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 8-to-1 multiplexer for signal <Cout>.
    Found 1-bit 8-to-1 multiplexer for signal <Overflow>.
    Found 1-bit 8-to-1 multiplexer for signal <Negativo>.
    Found 4-bit 8-to-1 multiplexer for signal <resultado>.
    Found 1-bit 8-to-1 multiplexer for signal <Zero>.
    Summary:
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.


Synthesizing Unit <Sistema_ALU>.
    Related source file is "/home/sd/Ula/Sistema_ULA.vhd".
Unit <Sistema_ALU> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 28-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 1
 1-bit register                                        : 1
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 4
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 50
 1-bit xor2                                            : 50

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <FASinal> is unconnected in block <FA>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 3
 28-bit up counter                                     : 1
 4-bit up counter                                      : 2
# Registers                                            : 1
 Flip-Flops                                            : 1
# Multiplexers                                         : 5
 1-bit 8-to-1 multiplexer                              : 4
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 50
 1-bit xor2                                            : 50

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Sistema_ALU> ...

Optimizing unit <Contador> ...

Optimizing unit <FullAdder4bit> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Sistema_ALU, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 37
 Flip-Flops                                            : 37

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Sistema_ALU.ngr
Top Level Output File Name         : Sistema_ALU
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 215
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 27
#      LUT2                        : 35
#      LUT3                        : 24
#      LUT4                        : 50
#      LUT4_L                      : 3
#      MUXCY                       : 32
#      MUXF5                       : 10
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 28
# FlipFlops/Latches                : 37
#      FDC                         : 29
#      FDCE                        : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 4
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-5 

 Number of Slices:                       77  out of   5888     1%  
 Number of Slice Flip Flops:             37  out of  11776     0%  
 Number of 4 input LUTs:                142  out of  11776     1%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    372     3%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_sys                            | BUFGP                  | 37    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 37    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.746ns (Maximum Frequency: 174.022MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 13.364ns
   Maximum combinational path delay: 9.518ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_sys'
  Clock period: 5.746ns (frequency: 174.022MHz)
  Total number of paths / destination ports: 1507 / 45
-------------------------------------------------------------------------
Delay:               5.746ns (Levels of Logic = 8)
  Source:            contadorM/count_4s_16 (FF)
  Destination:       contadorM/tmp_valor2_3 (FF)
  Source Clock:      clk_sys rising
  Destination Clock: clk_sys rising

  Data Path: contadorM/count_4s_16 to contadorM/tmp_valor2_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.495   0.559  contadorM/count_4s_16 (contadorM/count_4s_16)
     LUT2:I0->O            1   0.561   0.000  contadorM/tmp_mostrarResult_mux00002_wg_lut<0> (contadorM/tmp_mostrarResult_mux00002_wg_lut<0>)
     MUXCY:S->O            1   0.523   0.000  contadorM/tmp_mostrarResult_mux00002_wg_cy<0> (contadorM/tmp_mostrarResult_mux00002_wg_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  contadorM/tmp_mostrarResult_mux00002_wg_cy<1> (contadorM/tmp_mostrarResult_mux00002_wg_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  contadorM/tmp_mostrarResult_mux00002_wg_cy<2> (contadorM/tmp_mostrarResult_mux00002_wg_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  contadorM/tmp_mostrarResult_mux00002_wg_cy<3> (contadorM/tmp_mostrarResult_mux00002_wg_cy<3>)
     MUXCY:CI->O           2   0.179   0.382  contadorM/tmp_mostrarResult_mux00002_wg_cy<4> (contadorM/N11)
     LUT4:I3->O           33   0.561   1.075  contadorM/tmp_valor_cmp_eq000149 (contadorM/tmp_valor_cmp_eq0001)
     LUT4:I3->O            4   0.561   0.499  contadorM/tmp_valor2_not0001 (contadorM/tmp_valor2_not0001)
     FDCE:CE                   0.156          contadorM/tmp_valor2_0
    ----------------------------------------
    Total                      5.746ns (3.231ns logic, 2.515ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_sys'
  Total number of paths / destination ports: 208 / 8
-------------------------------------------------------------------------
Offset:              13.364ns (Levels of Logic = 9)
  Source:            contadorM/tmp_valor_0 (FF)
  Destination:       LEDs<2> (PAD)
  Source Clock:      clk_sys rising

  Data Path: contadorM/tmp_valor_0 to LEDs<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            23   0.495   1.088  contadorM/tmp_valor_0 (contadorM/tmp_valor_0)
     LUT4:I1->O            3   0.562   0.517  aluM/SUBTRACAO/FA/FA1/Cout1 (aluM/SUBTRACAO/FA/c<1>)
     LUT3:I1->O            4   0.562   0.565  aluM/SUBTRACAO/FA/FA2/Cout1 (aluM/SUBTRACAO/FA/c<2>)
     LUT3:I1->O            3   0.562   0.559  aluM/SUBTRACAO/FA/FA3/Cout1 (aluM/subCout)
     LUT3:I0->O            1   0.561   0.380  aluM/SUBTRACAO/S_2_or00001 (aluM/sub<2>)
     LUT3:I2->O            1   0.561   0.000  aluM/Mmux_resultado_72 (aluM/Mmux_resultado_72)
     MUXF5:I0->O           1   0.229   0.423  aluM/Mmux_resultado_5_f5_1 (aluM/Mmux_resultado_5_f52)
     LUT2:I1->O            1   0.562   0.423  LEDs_2_mux000015 (LEDs_2_mux000015)
     LUT4:I1->O            1   0.562   0.357  LEDs_2_mux000038 (LEDs_2_OBUF)
     OBUF:I->O                 4.396          LEDs_2_OBUF (LEDs<2>)
    ----------------------------------------
    Total                     13.364ns (9.052ns logic, 4.312ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 40 / 8
-------------------------------------------------------------------------
Delay:               9.518ns (Levels of Logic = 7)
  Source:            sel<0> (PAD)
  Destination:       LEDs<4> (PAD)

  Data Path: sel<0> to LEDs<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.824   1.030  sel_0_IBUF (sel_0_IBUF)
     LUT3:I0->O            1   0.561   0.380  aluM/Mmux_Zero_5_SW0 (N22)
     LUT3:I2->O            1   0.561   0.000  aluM/Mmux_Zero_5 (aluM/Mmux_Zero_5)
     MUXF5:I0->O           1   0.229   0.000  aluM/Mmux_Zero_3_f5 (aluM/Mmux_Zero_3_f5)
     MUXF6:I1->O           1   0.239   0.380  aluM/Mmux_Zero_2_f6 (Zero)
     LUT3:I2->O            1   0.561   0.357  LEDs_4_mux00001 (LEDs_4_OBUF)
     OBUF:I->O                 4.396          LEDs_4_OBUF (LEDs<4>)
    ----------------------------------------
    Total                      9.518ns (7.371ns logic, 2.147ns route)
                                       (77.4% logic, 22.6% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.85 secs
 
--> 


Total memory usage is 614600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   12 (   0 filtered)
Number of infos    :    0 (   0 filtered)

