

================================================================
== Vitis HLS Report for 'fft_stage_first'
================================================================
* Date:           Wed Oct 19 14:12:59 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      529|      529|  5.290 us|  5.290 us|  530|  530|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DFT_Loop  |      527|      527|        17|          1|          1|   512|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spectopmodule_ln13 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [fft_stage_first.cpp:13]   --->   Operation 21 'spectopmodule' 'spectopmodule_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln24 = store i11 0, i11 %j" [fft_stage_first.cpp:24]   --->   Operation 30 'store' 'store_ln24' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [fft_stage_first.cpp:24]   --->   Operation 31 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [fft_stage_first.cpp:26]   --->   Operation 32 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 33 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %j_1, i32 10" [fft_stage_first.cpp:24]   --->   Operation 34 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %tmp, void %for.inc.split, void %for.end43" [fft_stage_first.cpp:24]   --->   Operation 36 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i11 %j_1" [fft_stage_first.cpp:26]   --->   Operation 37 'trunc' 'trunc_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln26 = or i10 %trunc_ln26, i10 1" [fft_stage_first.cpp:26]   --->   Operation 38 'or' 'or_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i10 %or_ln26" [fft_stage_first.cpp:26]   --->   Operation 39 'zext' 'zext_ln26' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln26" [fft_stage_first.cpp:26]   --->   Operation 40 'getelementptr' 'X_R_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_stage_first.cpp:26]   --->   Operation 41 'load' 'X_R_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln26" [fft_stage_first.cpp:26]   --->   Operation 42 'getelementptr' 'X_I_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_stage_first.cpp:26]   --->   Operation 43 'load' 'X_I_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 44 [1/1] (1.63ns)   --->   "%add_ln24 = add i11 %j_1, i11 2" [fft_stage_first.cpp:24]   --->   Operation 44 'add' 'add_ln24' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln24 = store i11 %add_ln24, i11 %j" [fft_stage_first.cpp:24]   --->   Operation 45 'store' 'store_ln24' <Predicate = (!tmp)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 46 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_stage_first.cpp:26]   --->   Operation 46 'load' 'X_R_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %X_R_load" [fft_stage_first.cpp:26]   --->   Operation 47 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_stage_first.cpp:26]   --->   Operation 48 'load' 'X_I_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%bitcast_ln26_1 = bitcast i32 %X_I_load" [fft_stage_first.cpp:26]   --->   Operation 49 'bitcast' 'bitcast_ln26_1' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 50 [4/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln26_1, i32 -0" [fft_stage_first.cpp:26]   --->   Operation 50 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln26, i32 -0" [fft_stage_first.cpp:27]   --->   Operation 51 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 52 [3/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln26_1, i32 -0" [fft_stage_first.cpp:26]   --->   Operation 52 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln26, i32 -0" [fft_stage_first.cpp:27]   --->   Operation 53 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 54 [2/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln26_1, i32 -0" [fft_stage_first.cpp:26]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln26, i32 -0" [fft_stage_first.cpp:27]   --->   Operation 55 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 56 [1/4] (5.70ns)   --->   "%mul = fmul i32 %bitcast_ln26_1, i32 -0" [fft_stage_first.cpp:26]   --->   Operation 56 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %bitcast_ln26, i32 -0" [fft_stage_first.cpp:27]   --->   Operation 57 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 58 [5/5] (7.25ns)   --->   "%t_R = fsub i32 %bitcast_ln26, i32 %mul" [fft_stage_first.cpp:26]   --->   Operation 58 'fsub' 't_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [5/5] (7.25ns)   --->   "%t_I = fadd i32 %bitcast_ln26_1, i32 %mul1" [fft_stage_first.cpp:27]   --->   Operation 59 'fadd' 't_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 60 [4/5] (7.25ns)   --->   "%t_R = fsub i32 %bitcast_ln26, i32 %mul" [fft_stage_first.cpp:26]   --->   Operation 60 'fsub' 't_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [4/5] (7.25ns)   --->   "%t_I = fadd i32 %bitcast_ln26_1, i32 %mul1" [fft_stage_first.cpp:27]   --->   Operation 61 'fadd' 't_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 62 [3/5] (7.25ns)   --->   "%t_R = fsub i32 %bitcast_ln26, i32 %mul" [fft_stage_first.cpp:26]   --->   Operation 62 'fsub' 't_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 63 [3/5] (7.25ns)   --->   "%t_I = fadd i32 %bitcast_ln26_1, i32 %mul1" [fft_stage_first.cpp:27]   --->   Operation 63 'fadd' 't_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 64 [1/1] (0.00ns)   --->   "%j_cast2 = zext i11 %j_1" [fft_stage_first.cpp:26]   --->   Operation 64 'zext' 'j_cast2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 65 [2/5] (7.25ns)   --->   "%t_R = fsub i32 %bitcast_ln26, i32 %mul" [fft_stage_first.cpp:26]   --->   Operation 65 'fsub' 't_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 66 [2/5] (7.25ns)   --->   "%t_I = fadd i32 %bitcast_ln26_1, i32 %mul1" [fft_stage_first.cpp:27]   --->   Operation 66 'fadd' 't_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 67 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %j_cast2" [fft_stage_first.cpp:29]   --->   Operation 67 'getelementptr' 'X_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 68 [2/2] (3.25ns)   --->   "%X_R_load_1 = load i10 %X_R_addr_1" [fft_stage_first.cpp:29]   --->   Operation 68 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %j_cast2" [fft_stage_first.cpp:30]   --->   Operation 69 'getelementptr' 'X_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [2/2] (3.25ns)   --->   "%X_I_load_1 = load i10 %X_I_addr_1" [fft_stage_first.cpp:30]   --->   Operation 70 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 71 [1/5] (7.25ns)   --->   "%t_R = fsub i32 %bitcast_ln26, i32 %mul" [fft_stage_first.cpp:26]   --->   Operation 71 'fsub' 't_R' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 72 [1/5] (7.25ns)   --->   "%t_I = fadd i32 %bitcast_ln26_1, i32 %mul1" [fft_stage_first.cpp:27]   --->   Operation 72 'fadd' 't_I' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [1/2] (3.25ns)   --->   "%X_R_load_1 = load i10 %X_R_addr_1" [fft_stage_first.cpp:29]   --->   Operation 73 'load' 'X_R_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast i32 %X_R_load_1" [fft_stage_first.cpp:29]   --->   Operation 74 'bitcast' 'bitcast_ln29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 75 [1/2] (3.25ns)   --->   "%X_I_load_1 = load i10 %X_I_addr_1" [fft_stage_first.cpp:30]   --->   Operation 75 'load' 'X_I_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_11 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %X_I_load_1" [fft_stage_first.cpp:30]   --->   Operation 76 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 77 [5/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:29]   --->   Operation 77 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 78 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:30]   --->   Operation 78 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [5/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:31]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:32]   --->   Operation 80 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 81 [4/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:29]   --->   Operation 81 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 82 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:30]   --->   Operation 82 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 83 [4/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:31]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 84 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:32]   --->   Operation 84 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 85 [3/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:29]   --->   Operation 85 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 86 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:30]   --->   Operation 86 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 87 [3/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:31]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 88 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:32]   --->   Operation 88 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 89 [2/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:29]   --->   Operation 89 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 90 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:30]   --->   Operation 90 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 91 [2/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:31]   --->   Operation 91 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 92 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:32]   --->   Operation 92 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 93 [1/5] (7.25ns)   --->   "%sub = fsub i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:29]   --->   Operation 93 'fsub' 'sub' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 94 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:30]   --->   Operation 94 'fsub' 'sub1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 95 [1/5] (7.25ns)   --->   "%add = fadd i32 %bitcast_ln29, i32 %t_R" [fft_stage_first.cpp:31]   --->   Operation 95 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %bitcast_ln30, i32 %t_I" [fft_stage_first.cpp:32]   --->   Operation 96 'fadd' 'add1' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 111 [1/1] (0.00ns)   --->   "%ret_ln35 = ret" [fft_stage_first.cpp:35]   --->   Operation 111 'ret' 'ret_ln35' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fft_stage_first.cpp:17]   --->   Operation 97 'specloopname' 'specloopname_ln17' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast i32 %sub" [fft_stage_first.cpp:29]   --->   Operation 98 'bitcast' 'bitcast_ln29_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (0.00ns)   --->   "%OUT_R_addr = getelementptr i32 %OUT_R, i64 0, i64 %zext_ln26" [fft_stage_first.cpp:29]   --->   Operation 99 'getelementptr' 'OUT_R_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln29 = store i32 %bitcast_ln29_1, i10 %OUT_R_addr" [fft_stage_first.cpp:29]   --->   Operation 100 'store' 'store_ln29' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%bitcast_ln30_1 = bitcast i32 %sub1" [fft_stage_first.cpp:30]   --->   Operation 101 'bitcast' 'bitcast_ln30_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (0.00ns)   --->   "%OUT_I_addr = getelementptr i32 %OUT_I, i64 0, i64 %zext_ln26" [fft_stage_first.cpp:30]   --->   Operation 102 'getelementptr' 'OUT_I_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 103 [1/1] (3.25ns)   --->   "%store_ln30 = store i32 %bitcast_ln30_1, i10 %OUT_I_addr" [fft_stage_first.cpp:30]   --->   Operation 103 'store' 'store_ln30' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln31 = bitcast i32 %add" [fft_stage_first.cpp:31]   --->   Operation 104 'bitcast' 'bitcast_ln31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (0.00ns)   --->   "%OUT_R_addr_1 = getelementptr i32 %OUT_R, i64 0, i64 %j_cast2" [fft_stage_first.cpp:31]   --->   Operation 105 'getelementptr' 'OUT_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln31 = store i32 %bitcast_ln31, i10 %OUT_R_addr_1" [fft_stage_first.cpp:31]   --->   Operation 106 'store' 'store_ln31' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln32 = bitcast i32 %add1" [fft_stage_first.cpp:32]   --->   Operation 107 'bitcast' 'bitcast_ln32' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 108 [1/1] (0.00ns)   --->   "%OUT_I_addr_1 = getelementptr i32 %OUT_I, i64 0, i64 %j_cast2" [fft_stage_first.cpp:32]   --->   Operation 108 'getelementptr' 'OUT_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln32 = store i32 %bitcast_ln32, i10 %OUT_I_addr_1" [fft_stage_first.cpp:32]   --->   Operation 109 'store' 'store_ln32' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [fft_stage_first.cpp:24]   --->   Operation 110 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 010000000000000000]
spectopmodule_ln13 (spectopmodule    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 000000000000000000]
store_ln24         (store            ) [ 000000000000000000]
br_ln24            (br               ) [ 000000000000000000]
j_1                (load             ) [ 011111111110000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
tmp                (bitselect        ) [ 011111111111111110]
empty              (speclooptripcount) [ 000000000000000000]
br_ln24            (br               ) [ 000000000000000000]
trunc_ln26         (trunc            ) [ 000000000000000000]
or_ln26            (or               ) [ 000000000000000000]
zext_ln26          (zext             ) [ 011111111111111111]
X_R_addr           (getelementptr    ) [ 011000000000000000]
X_I_addr           (getelementptr    ) [ 011000000000000000]
add_ln24           (add              ) [ 000000000000000000]
store_ln24         (store            ) [ 000000000000000000]
X_R_load           (load             ) [ 000000000000000000]
bitcast_ln26       (bitcast          ) [ 010111111111000000]
X_I_load           (load             ) [ 000000000000000000]
bitcast_ln26_1     (bitcast          ) [ 010111111111000000]
mul                (fmul             ) [ 010000011111000000]
mul1               (fmul             ) [ 010000011111000000]
j_cast2            (zext             ) [ 010000000001111111]
X_R_addr_1         (getelementptr    ) [ 010000000001000000]
X_I_addr_1         (getelementptr    ) [ 010000000001000000]
t_R                (fsub             ) [ 010000000000111110]
t_I                (fadd             ) [ 010000000000111110]
X_R_load_1         (load             ) [ 000000000000000000]
bitcast_ln29       (bitcast          ) [ 010000000000111110]
X_I_load_1         (load             ) [ 000000000000000000]
bitcast_ln30       (bitcast          ) [ 010000000000111110]
sub                (fsub             ) [ 010000000000000001]
sub1               (fsub             ) [ 010000000000000001]
add                (fadd             ) [ 010000000000000001]
add1               (fadd             ) [ 010000000000000001]
specloopname_ln17  (specloopname     ) [ 000000000000000000]
bitcast_ln29_1     (bitcast          ) [ 000000000000000000]
OUT_R_addr         (getelementptr    ) [ 000000000000000000]
store_ln29         (store            ) [ 000000000000000000]
bitcast_ln30_1     (bitcast          ) [ 000000000000000000]
OUT_I_addr         (getelementptr    ) [ 000000000000000000]
store_ln30         (store            ) [ 000000000000000000]
bitcast_ln31       (bitcast          ) [ 000000000000000000]
OUT_R_addr_1       (getelementptr    ) [ 000000000000000000]
store_ln31         (store            ) [ 000000000000000000]
bitcast_ln32       (bitcast          ) [ 000000000000000000]
OUT_I_addr_1       (getelementptr    ) [ 000000000000000000]
store_ln32         (store            ) [ 000000000000000000]
br_ln24            (br               ) [ 000000000000000000]
ret_ln35           (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="X_R_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="10" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_1/10 "/>
</bind>
</comp>

<comp id="73" class="1004" name="X_I_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="10" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_1/10 "/>
</bind>
</comp>

<comp id="90" class="1004" name="X_R_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/10 "/>
</bind>
</comp>

<comp id="98" class="1004" name="X_I_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/10 "/>
</bind>
</comp>

<comp id="106" class="1004" name="OUT_R_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="16"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr/17 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="10" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="0"/>
<pin id="118" dir="0" index="4" bw="10" slack="0"/>
<pin id="119" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="120" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="121" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/17 store_ln31/17 "/>
</bind>
</comp>

<comp id="123" class="1004" name="OUT_I_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="10" slack="16"/>
<pin id="127" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr/17 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="10" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="0"/>
<pin id="135" dir="0" index="4" bw="10" slack="0"/>
<pin id="136" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="138" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/17 store_ln32/17 "/>
</bind>
</comp>

<comp id="140" class="1004" name="OUT_R_addr_1_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="7"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_addr_1/17 "/>
</bind>
</comp>

<comp id="148" class="1004" name="OUT_I_addr_1_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="11" slack="7"/>
<pin id="152" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_addr_1/17 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="5"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R/7 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="5"/>
<pin id="162" dir="0" index="1" bw="32" slack="1"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I/7 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/12 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="0" index="1" bw="32" slack="1"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub1/12 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="1"/>
<pin id="174" dir="0" index="1" bw="32" slack="1"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="0" index="1" bw="32" slack="1"/>
<pin id="179" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/12 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul1/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln24_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="11" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="j_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="11" slack="0"/>
<pin id="197" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="0" index="2" bw="5" slack="0"/>
<pin id="202" dir="1" index="3" bw="1" slack="15"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln26_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="or_ln26_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln26/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="zext_ln26_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="0"/>
<pin id="218" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln24_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="11" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="store_ln24_store_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="11" slack="0"/>
<pin id="230" dir="0" index="1" bw="11" slack="0"/>
<pin id="231" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln24/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="bitcast_ln26_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="bitcast_ln26_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln26_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="j_cast2_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="9"/>
<pin id="243" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast2/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="bitcast_ln29_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29/11 "/>
</bind>
</comp>

<comp id="250" class="1004" name="bitcast_ln30_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="bitcast_ln29_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln29_1/17 "/>
</bind>
</comp>

<comp id="258" class="1004" name="bitcast_ln30_1_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30_1/17 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln31_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="1"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln31/17 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln32_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="1"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln32/17 "/>
</bind>
</comp>

<comp id="270" class="1005" name="j_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="277" class="1005" name="j_1_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="9"/>
<pin id="279" dir="1" index="1" bw="11" slack="9"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="282" class="1005" name="tmp_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="15"/>
<pin id="284" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="286" class="1005" name="zext_ln26_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="16"/>
<pin id="288" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="292" class="1005" name="X_R_addr_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="1"/>
<pin id="294" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="297" class="1005" name="X_I_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="1"/>
<pin id="299" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="302" class="1005" name="bitcast_ln26_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="1"/>
<pin id="304" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26 "/>
</bind>
</comp>

<comp id="308" class="1005" name="bitcast_ln26_1_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="1"/>
<pin id="310" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln26_1 "/>
</bind>
</comp>

<comp id="314" class="1005" name="mul_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="319" class="1005" name="mul1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="j_cast2_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="7"/>
<pin id="326" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="j_cast2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="X_R_addr_1_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="1"/>
<pin id="332" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="X_I_addr_1_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

<comp id="340" class="1005" name="t_R_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="32" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_R "/>
</bind>
</comp>

<comp id="346" class="1005" name="t_I_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="1"/>
<pin id="348" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="t_I "/>
</bind>
</comp>

<comp id="352" class="1005" name="bitcast_ln29_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln29 "/>
</bind>
</comp>

<comp id="358" class="1005" name="bitcast_ln30_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln30 "/>
</bind>
</comp>

<comp id="364" class="1005" name="sub_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="369" class="1005" name="sub1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="1"/>
<pin id="371" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="32" slack="1"/>
<pin id="376" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="379" class="1005" name="add1_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="1"/>
<pin id="381" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="8" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="42" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="42" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="42" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="42" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="122"><net_src comp="106" pin="3"/><net_sink comp="113" pin=2"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="42" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="139"><net_src comp="123" pin="3"/><net_sink comp="130" pin=2"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="140" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="42" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="148" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="184"><net_src comp="46" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="46" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="203"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="195" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="34" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="209"><net_src comp="195" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="206" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="40" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="220"><net_src comp="216" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="221"><net_src comp="216" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="226"><net_src comp="195" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="63" pin="7"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="80" pin="7"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="241" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="249"><net_src comp="63" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="80" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="254" pin="1"/><net_sink comp="113" pin=4"/></net>

<net id="261"><net_src comp="258" pin="1"/><net_sink comp="130" pin=4"/></net>

<net id="265"><net_src comp="262" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="273"><net_src comp="52" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="276"><net_src comp="270" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="280"><net_src comp="195" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="285"><net_src comp="198" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="216" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="291"><net_src comp="286" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="295"><net_src comp="56" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="300"><net_src comp="73" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="305"><net_src comp="233" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="307"><net_src comp="302" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="311"><net_src comp="237" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="313"><net_src comp="308" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="317"><net_src comp="180" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="322"><net_src comp="185" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="327"><net_src comp="241" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="333"><net_src comp="90" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="338"><net_src comp="98" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="343"><net_src comp="156" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="349"><net_src comp="160" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="355"><net_src comp="246" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="361"><net_src comp="250" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="367"><net_src comp="164" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="372"><net_src comp="168" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="377"><net_src comp="172" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="382"><net_src comp="176" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="266" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R | {17 }
	Port: OUT_I | {17 }
 - Input state : 
	Port: fft_stage_first : X_R | {1 2 10 11 }
	Port: fft_stage_first : X_I | {1 2 10 11 }
  - Chain level:
	State 1
		store_ln24 : 1
		j_1 : 1
		tmp : 2
		br_ln24 : 3
		trunc_ln26 : 2
		or_ln26 : 3
		zext_ln26 : 3
		X_R_addr : 4
		X_R_load : 5
		X_I_addr : 4
		X_I_load : 5
		add_ln24 : 2
		store_ln24 : 3
	State 2
		bitcast_ln26 : 1
		bitcast_ln26_1 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		X_R_addr_1 : 1
		X_R_load_1 : 2
		X_I_addr_1 : 1
		X_I_load_1 : 2
	State 11
		bitcast_ln29 : 1
		bitcast_ln30 : 1
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln29 : 1
		store_ln30 : 1
		store_ln31 : 1
		store_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_156    |    2    |   205   |   390   |
|          |     grp_fu_160    |    2    |   205   |   390   |
|   fadd   |     grp_fu_164    |    2    |   205   |   390   |
|          |     grp_fu_168    |    2    |   205   |   390   |
|          |     grp_fu_172    |    2    |   205   |   390   |
|          |     grp_fu_176    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_180    |    3    |   143   |   321   |
|          |     grp_fu_185    |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln24_fu_222  |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_198    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  | trunc_ln26_fu_206 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    or    |   or_ln26_fu_210  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   |  zext_ln26_fu_216 |    0    |    0    |    0    |
|          |   j_cast2_fu_241  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    18   |   1516  |   2994  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  X_I_addr_1_reg_335  |   10   |
|   X_I_addr_reg_297   |   10   |
|  X_R_addr_1_reg_330  |   10   |
|   X_R_addr_reg_292   |   10   |
|     add1_reg_379     |   32   |
|      add_reg_374     |   32   |
|bitcast_ln26_1_reg_308|   32   |
| bitcast_ln26_reg_302 |   32   |
| bitcast_ln29_reg_352 |   32   |
| bitcast_ln30_reg_358 |   32   |
|      j_1_reg_277     |   11   |
|    j_cast2_reg_324   |   64   |
|       j_reg_270      |   11   |
|     mul1_reg_319     |   32   |
|      mul_reg_314     |   32   |
|     sub1_reg_369     |   32   |
|      sub_reg_364     |   32   |
|      t_I_reg_346     |   32   |
|      t_R_reg_340     |   32   |
|      tmp_reg_282     |    1   |
|   zext_ln26_reg_286  |   64   |
+----------------------+--------+
|         Total        |   575  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |  1516  |  2994  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   575  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    6   |  2091  |  3030  |
+-----------+--------+--------+--------+--------+
