{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 03:59:37 2013 " "Info: Processing started: Sat Apr 27 03:59:37 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-structure " "Info: Found design unit 1: decoder-structure" {  } { { "../../regfile/decoder.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Info: Found entity 1: decoder" {  } { { "../../regfile/decoder.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder2to4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder2to4-structure " "Info: Found design unit 1: decoder2to4-structure" {  } { { "../../regfile/decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder2to4 " "Info: Found entity 1: decoder2to4" {  } { { "../../regfile/decoder2to4.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder2to4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder3to8.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3To8-structure " "Info: Found design unit 1: decoder3To8-structure" {  } { { "../../regfile/decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder3To8 " "Info: Found entity 1: decoder3To8" {  } { { "../../regfile/decoder3to8.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder3to8.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/decoder5to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/decoder5to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder5to32-Structure " "Info: Found design unit 1: decoder5to32-Structure" {  } { { "../../regfile/decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder5to32 " "Info: Found entity 1: decoder5to32" {  } { { "../../regfile/decoder5to32.vhd" "" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-Behavioral " "Info: Found design unit 1: dflipflop-Behavioral" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-structure " "Info: Found design unit 1: reg-structure" {  } { { "../../regfile/reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Info: Found entity 1: reg" {  } { { "../../regfile/reg.vhd" "" { Text "C:/quartus/quartus/project/regfile/reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/regfile/regfile.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/regfile/regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-structure " "Info: Found design unit 1: regfile-structure" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Info: Found entity 1: regfile" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-structure " "Info: Found design unit 1: alu-structure" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/bitwiseand.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/bitwiseand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseand-structure " "Info: Found design unit 1: bitwiseand-structure" {  } { { "../../hw3/bitwiseand.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseand.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseand " "Info: Found entity 1: bitwiseand" {  } { { "../../hw3/bitwiseand.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseand.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/bitwiseor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/bitwiseor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitwiseor-structure " "Info: Found design unit 1: bitwiseor-structure" {  } { { "../../hw3/bitwiseor.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseor.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitwiseor " "Info: Found entity 1: bitwiseor" {  } { { "../../hw3/bitwiseor.vhd" "" { Text "C:/quartus/quartus/project/hw3/bitwiseor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/carrysaveadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/carrysaveadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 carrysaveadder-structure " "Info: Found design unit 1: carrysaveadder-structure" {  } { { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 carrysaveadder " "Info: Found entity 1: carrysaveadder" {  } { { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_1bit-structure " "Info: Found design unit 1: ls_1bit-structure" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_1bit " "Info: Found entity 1: ls_1bit" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_2bit-structure " "Info: Found design unit 1: ls_2bit-structure" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_2bit " "Info: Found entity 1: ls_2bit" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_4bit-structure " "Info: Found design unit 1: ls_4bit-structure" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_4bit " "Info: Found entity 1: ls_4bit" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_8bit-structure " "Info: Found design unit 1: ls_8bit-structure" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_8bit " "Info: Found entity 1: ls_8bit" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_16bit-structure " "Info: Found design unit 1: ls_16bit-structure" {  } { { "../../hw3/ls_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_16bit " "Info: Found entity 1: ls_16bit" {  } { { "../../hw3/ls_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/ls_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/ls_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_32bit-structure " "Info: Found design unit 1: ls_32bit-structure" {  } { { "../../hw3/ls_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ls_32bit " "Info: Found entity 1: ls_32bit" {  } { { "../../hw3/ls_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/onebitadder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/onebitadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitadder-structure " "Info: Found design unit 1: onebitadder-structure" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitadder " "Info: Found entity 1: onebitadder" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_1bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_1bit-structure " "Info: Found design unit 1: rs_1bit-structure" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_1bit " "Info: Found entity 1: rs_1bit" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_2bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_2bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_2bit-structure " "Info: Found design unit 1: rs_2bit-structure" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_2bit " "Info: Found entity 1: rs_2bit" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_4bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_4bit-structure " "Info: Found design unit 1: rs_4bit-structure" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_4bit " "Info: Found entity 1: rs_4bit" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_8bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_8bit-structure " "Info: Found design unit 1: rs_8bit-structure" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_8bit " "Info: Found entity 1: rs_8bit" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_16bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_16bit-structure " "Info: Found design unit 1: rs_16bit-structure" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_16bit " "Info: Found entity 1: rs_16bit" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/rs_32bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/rs_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rs_32bit-structure " "Info: Found design unit 1: rs_32bit-structure" {  } { { "../../hw3/rs_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rs_32bit " "Info: Found entity 1: rs_32bit" {  } { { "../../hw3/rs_32bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw3/tristate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw3/tristate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tristate-behavioral " "Info: Found design unit 1: tristate-behavioral" {  } { { "../../hw3/tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Info: Found entity 1: tristate" {  } { { "../../hw3/tristate.vhd" "" { Text "C:/quartus/quartus/project/hw3/tristate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/add_sub_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/add_sub_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_sub_16-structure " "Info: Found design unit 1: add_sub_16-structure" {  } { { "../../hw4/add_sub_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_sub_16 " "Info: Found entity 1: add_sub_16" {  } { { "../../hw4/add_sub_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/add_sub_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/counter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-Behavioral " "Info: Found design unit 1: counter-Behavioral" {  } { { "../../hw4/counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../../hw4/counter.vhd" "" { Text "C:/quartus/quartus/project/hw4/counter.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavioral " "Info: Found design unit 1: FSM-Behavioral" {  } { { "../../hw4/FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "../../hw4/FSM.vhd" "" { Text "C:/quartus/quartus/project/hw4/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/multdiv.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/multdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multdiv-structure " "Info: Found design unit 1: multdiv-structure" {  } { { "../../hw4/multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 multdiv " "Info: Found entity 1: multdiv" {  } { { "../../hw4/multdiv.vhd" "" { Text "C:/quartus/quartus/project/hw4/multdiv.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/negate_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/negate_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 negate_16-structure " "Info: Found design unit 1: negate_16-structure" {  } { { "../../hw4/negate_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 negate_16 " "Info: Found entity 1: negate_16" {  } { { "../../hw4/negate_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/negate_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/or_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/or_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16-structure " "Info: Found design unit 1: or_16-structure" {  } { { "../../hw4/or_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/or_16.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 or_16 " "Info: Found entity 1: or_16" {  } { { "../../hw4/or_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/or_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/reg_16.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/reg_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16-structure " "Info: Found design unit 1: reg_16-structure" {  } { { "../../hw4/reg_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_16.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_16 " "Info: Found entity 1: reg_16" {  } { { "../../hw4/reg_16.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_16.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-Structure " "Info: Found design unit 1: processor-Structure" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Info: Found entity 1: processor" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file imem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imem-SYN " "Info: Found design unit 1: imem-SYN" {  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/imem.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 imem " "Info: Found entity 1: imem" {  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/imem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmem-SYN " "Info: Found design unit 1: dmem-SYN" {  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/dmem.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Info: Found entity 1: dmem" {  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/dmem.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-structure " "Info: Found design unit 1: pc-structure" {  } { { "pc.vhd" "" { Text "C:/quartus/quartus/project/final/final project/pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Info: Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/quartus/quartus/project/final/final project/pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_one.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file add_one.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_one-structure " "Info: Found design unit 1: add_one-structure" {  } { { "add_one.vhd" "" { Text "C:/quartus/quartus/project/final/final project/add_one.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 add_one " "Info: Found entity 1: add_one" {  } { { "add_one.vhd" "" { Text "C:/quartus/quartus/project/final/final project/add_one.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus/quartus/project/hw4/reg_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /quartus/quartus/project/hw4/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_32-structure " "Info: Found design unit 1: reg_32-structure" {  } { { "../../hw4/reg_32.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg_32 " "Info: Found entity 1: reg_32" {  } { { "../../hw4/reg_32.vhd" "" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sx_17to32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sx_17to32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sx_17to32-Structure " "Info: Found design unit 1: sx_17to32-Structure" {  } { { "sx_17to32.vhd" "" { Text "C:/quartus/quartus/project/final/final project/sx_17to32.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sx_17to32 " "Info: Found entity 1: sx_17to32" {  } { { "sx_17to32.vhd" "" { Text "C:/quartus/quartus/project/final/final project/sx_17to32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitfulladder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebitfulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebitfulladder-structure " "Info: Found design unit 1: onebitfulladder-structure" {  } { { "onebitfulladder.vhd" "" { Text "C:/quartus/quartus/project/final/final project/onebitfulladder.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebitfulladder " "Info: Found entity 1: onebitfulladder" {  } { { "onebitfulladder.vhd" "" { Text "C:/quartus/quartus/project/final/final project/onebitfulladder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_inputs_adder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file three_inputs_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_inputs_adder-structure " "Info: Found design unit 1: three_inputs_adder-structure" {  } { { "three_inputs_adder.vhd" "" { Text "C:/quartus/quartus/project/final/final project/three_inputs_adder.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 three_inputs_adder " "Info: Found entity 1: three_inputs_adder" {  } { { "three_inputs_adder.vhd" "" { Text "C:/quartus/quartus/project/final/final project/three_inputs_adder.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_eq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file addr_eq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_eq-Structure " "Info: Found design unit 1: addr_eq-Structure" {  } { { "addr_eq.vhd" "" { Text "C:/quartus/quartus/project/final/final project/addr_eq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 addr_eq " "Info: Found entity 1: addr_eq" {  } { { "addr_eq.vhd" "" { Text "C:/quartus/quartus/project/final/final project/addr_eq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file count.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count-Behavioral " "Info: Found design unit 1: count-Behavioral" {  } { { "count.vhd" "" { Text "C:/quartus/quartus/project/final/final project/count.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 count " "Info: Found entity 1: count" {  } { { "count.vhd" "" { Text "C:/quartus/quartus/project/final/final project/count.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_d.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file processor_d.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor_d-Structure " "Info: Found design unit 1: processor_d-Structure" {  } { { "processor_d.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor_d.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 processor_d " "Info: Found entity 1: processor_d" {  } { { "processor_d.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor_d.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-structure " "Info: Found design unit 1: pc_reg-structure" {  } { { "pc_reg.vhd" "" { Text "C:/quartus/quartus/project/final/final project/pc_reg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Info: Found entity 1: pc_reg" {  } { { "pc_reg.vhd" "" { Text "C:/quartus/quartus/project/final/final project/pc_reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator_32-structure " "Info: Found design unit 1: comparator_32-structure" {  } { { "comparator_32.vhd" "" { Text "C:/quartus/quartus/project/final/final project/comparator_32.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator_32 " "Info: Found entity 1: comparator_32" {  } { { "comparator_32.vhd" "" { Text "C:/quartus/quartus/project/final/final project/comparator_32.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file input_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 input_ctrl-behavioral " "Info: Found design unit 1: input_ctrl-behavioral" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 input_ctrl " "Info: Found entity 1: input_ctrl" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_ctrl.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_ctrl-Structure " "Info: Found design unit 1: led_ctrl-Structure" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_ctrl " "Info: Found entity 1: led_ctrl" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_6.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file decoder_6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_6-Structure " "Info: Found design unit 1: decoder_6-Structure" {  } { { "decoder_6.vhd" "" { Text "C:/quartus/quartus/project/final/final project/decoder_6.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decoder_6 " "Info: Found entity 1: decoder_6" {  } { { "decoder_6.vhd" "" { Text "C:/quartus/quartus/project/final/final project/decoder_6.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file led_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_test-Structure " "Info: Found design unit 1: led_test-Structure" {  } { { "led_test.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_test.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 led_test " "Info: Found entity 1: led_test" {  } { { "led_test.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "preset.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file preset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 preset-Behavioral " "Info: Found design unit 1: preset-Behavioral" {  } { { "preset.vhd" "" { Text "C:/quartus/quartus/project/final/final project/preset.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 preset " "Info: Found entity 1: preset" {  } { { "preset.vhd" "" { Text "C:/quartus/quartus/project/final/final project/preset.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "assert_signal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file assert_signal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assert_signal-Behavioral " "Info: Found design unit 1: assert_signal-Behavioral" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 assert_signal " "Info: Found entity 1: assert_signal" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_falling_clock.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file set_falling_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 set_falling_clock-Behavioral " "Info: Found design unit 1: set_falling_clock-Behavioral" {  } { { "set_falling_clock.vhd" "" { Text "C:/quartus/quartus/project/final/final project/set_falling_clock.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 set_falling_clock " "Info: Found entity 1: set_falling_clock" {  } { { "set_falling_clock.vhd" "" { Text "C:/quartus/quartus/project/final/final project/set_falling_clock.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Info: Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ctrl_pc_set_delay processor.vhd(184) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhd(184): object \"ctrl_pc_set_delay\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pc_XM processor.vhd(192) " "Warning (10036): Verilog HDL or VHDL warning at processor.vhd(192): object \"pc_XM\" assigned a value but never read" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_32 reg_32:IRlatch_DX " "Info: Elaborating entity \"reg_32\" for hierarchy \"reg_32:IRlatch_DX\"" {  } { { "processor.vhd" "IRlatch_DX" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 254 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop reg_32:IRlatch_DX\|dflipflop:\\G1:31:d " "Info: Elaborating entity \"dflipflop\" for hierarchy \"reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\"" {  } { { "../../hw4/reg_32.vhd" "\\G1:31:d" { Text "C:/quartus/quartus/project/hw4/reg_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pc_counter " "Info: Elaborating entity \"pc\" for hierarchy \"pc:pc_counter\"" {  } { { "processor.vhd" "pc_counter" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 273 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pc:pc_counter\|pc_reg:pc_counter " "Info: Elaborating entity \"pc_reg\" for hierarchy \"pc:pc_counter\|pc_reg:pc_counter\"" {  } { { "pc.vhd" "pc_counter" { Text "C:/quartus/quartus/project/final/final project/pc.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_one pc:pc_counter\|add_one:adder " "Info: Elaborating entity \"add_one\" for hierarchy \"pc:pc_counter\|add_one:adder\"" {  } { { "pc.vhd" "adder" { Text "C:/quartus/quartus/project/final/final project/pc.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitfulladder pc:pc_counter\|add_one:adder\|onebitfulladder:\\G1:0:adder2 " "Info: Elaborating entity \"onebitfulladder\" for hierarchy \"pc:pc_counter\|add_one:adder\|onebitfulladder:\\G1:0:adder2\"" {  } { { "add_one.vhd" "\\G1:0:adder2" { Text "C:/quartus/quartus/project/final/final project/add_one.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_inputs_adder three_inputs_adder:pc_add_1_add_N " "Info: Elaborating entity \"three_inputs_adder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\"" {  } { { "processor.vhd" "pc_add_1_add_N" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 300 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebitadder three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1 " "Info: Elaborating entity \"onebitadder\" for hierarchy \"three_inputs_adder:pc_add_1_add_N\|onebitadder:\\IFF2:31:IFF3:31:G1:G3:halfadder1\"" {  } { { "three_inputs_adder.vhd" "\\IFF2:31:IFF3:31:G1:G3:halfadder1" { Text "C:/quartus/quartus/project/final/final project/three_inputs_adder.vhd" 39 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_ctrl input_ctrl:input_control " "Info: Elaborating entity \"input_ctrl\" for hierarchy \"input_ctrl:input_control\"" {  } { { "processor.vhd" "input_control" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 303 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_6 decoder_6:decode " "Info: Elaborating entity \"decoder_6\" for hierarchy \"decoder_6:decode\"" {  } { { "processor.vhd" "decode" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 304 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_ctrl led_ctrl:output_control " "Info: Elaborating entity \"led_ctrl\" for hierarchy \"led_ctrl:output_control\"" {  } { { "processor.vhd" "output_control" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 305 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assert_signal led_ctrl:output_control\|assert_signal:assert9 " "Info: Elaborating entity \"assert_signal\" for hierarchy \"led_ctrl:output_control\|assert_signal:assert9\"" {  } { { "led_ctrl.vhd" "assert9" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset assert_signal.vhd(28) " "Warning (10492): VHDL Process Statement warning at assert_signal.vhd(28): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator_32 comparator_32:compare " "Info: Elaborating entity \"comparator_32\" for hierarchy \"comparator_32:compare\"" {  } { { "processor.vhd" "compare" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 308 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carrysaveadder comparator_32:compare\|carrysaveadder:subtraction " "Info: Elaborating entity \"carrysaveadder\" for hierarchy \"comparator_32:compare\|carrysaveadder:subtraction\"" {  } { { "comparator_32.vhd" "subtraction" { Text "C:/quartus/quartus/project/final/final project/comparator_32.vhd" 22 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:instr_memory " "Info: Elaborating entity \"imem\" for hierarchy \"imem:instr_memory\"" {  } { { "processor.vhd" "instr_memory" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 320 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "altsyncram_component" { Text "C:/quartus/quartus/project/final/final project/imem.vhd" 86 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"imem:instr_memory\|altsyncram:altsyncram_component\"" {  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/imem.vhd" 86 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:instr_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"imem:instr_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file imem.mif " "Info: Parameter \"init_file\" = \"imem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "imem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/imem.vhd" 86 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7h81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7h81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7h81 " "Info: Found entity 1: altsyncram_7h81" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7h81 imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated " "Info: Elaborating entity \"altsyncram_7h81\" for hierarchy \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:data_memory " "Info: Elaborating entity \"dmem\" for hierarchy \"dmem:data_memory\"" {  } { { "processor.vhd" "data_memory" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 321 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "altsyncram_component" { Text "C:/quartus/quartus/project/final/final project/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"dmem:data_memory\|altsyncram:altsyncram_component\"" {  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/dmem.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:data_memory\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"dmem:data_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dmem.mif " "Info: Parameter \"init_file\" = \"dmem.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Info: Parameter \"width_a\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "dmem.vhd" "" { Text "C:/quartus/quartus/project/final/final project/dmem.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vqc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vqc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vqc1 " "Info: Found entity 1: altsyncram_vqc1" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vqc1 dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated " "Info: Elaborating entity \"altsyncram_vqc1\" for hierarchy \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_compo " "Info: Elaborating entity \"alu\" for hierarchy \"alu:alu_compo\"" {  } { { "processor.vhd" "alu_compo" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 350 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_32bit alu:alu_compo\|rs_32bit:rightshift " "Info: Elaborating entity \"rs_32bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\"" {  } { { "../../hw3/alu.vhd" "rightshift" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 60 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_16bit alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16 " "Info: Elaborating entity \"rs_16bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\"" {  } { { "../../hw3/rs_32bit.vhd" "rs16" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_8bit alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8 " "Info: Elaborating entity \"rs_8bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\"" {  } { { "../../hw3/rs_32bit.vhd" "rs8" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_4bit alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4 " "Info: Elaborating entity \"rs_4bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\"" {  } { { "../../hw3/rs_32bit.vhd" "rs4" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_2bit alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2 " "Info: Elaborating entity \"rs_2bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\"" {  } { { "../../hw3/rs_32bit.vhd" "rs2" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs_1bit alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1 " "Info: Elaborating entity \"rs_1bit\" for hierarchy \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\"" {  } { { "../../hw3/rs_32bit.vhd" "rs1" { Text "C:/quartus/quartus/project/hw3/rs_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_32bit alu:alu_compo\|ls_32bit:leftshift " "Info: Elaborating entity \"ls_32bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\"" {  } { { "../../hw3/alu.vhd" "leftshift" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_16bit alu:alu_compo\|ls_32bit:leftshift\|ls_16bit:ls16 " "Info: Elaborating entity \"ls_16bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_16bit:ls16\"" {  } { { "../../hw3/ls_32bit.vhd" "ls16" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 43 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_8bit alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8 " "Info: Elaborating entity \"ls_8bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\"" {  } { { "../../hw3/ls_32bit.vhd" "ls8" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 44 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_4bit alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4 " "Info: Elaborating entity \"ls_4bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\"" {  } { { "../../hw3/ls_32bit.vhd" "ls4" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 45 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_2bit alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2 " "Info: Elaborating entity \"ls_2bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\"" {  } { { "../../hw3/ls_32bit.vhd" "ls2" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_1bit alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1 " "Info: Elaborating entity \"ls_1bit\" for hierarchy \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\"" {  } { { "../../hw3/ls_32bit.vhd" "ls1" { Text "C:/quartus/quartus/project/hw3/ls_32bit.vhd" 47 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseor alu:alu_compo\|bitwiseor:op_or " "Info: Elaborating entity \"bitwiseor\" for hierarchy \"alu:alu_compo\|bitwiseor:op_or\"" {  } { { "../../hw3/alu.vhd" "op_or" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 62 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitwiseand alu:alu_compo\|bitwiseand:op_and " "Info: Elaborating entity \"bitwiseand\" for hierarchy \"alu:alu_compo\|bitwiseand:op_and\"" {  } { { "../../hw3/alu.vhd" "op_and" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 63 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate alu:alu_compo\|tristate:control1 " "Info: Elaborating entity \"tristate\" for hierarchy \"alu:alu_compo\|tristate:control1\"" {  } { { "../../hw3/alu.vhd" "control1" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 65 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:register_file " "Info: Elaborating entity \"regfile\" for hierarchy \"regfile:register_file\"" {  } { { "processor.vhd" "register_file" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 352 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder5to32 regfile:register_file\|decoder5to32:write_decoder " "Info: Elaborating entity \"decoder5to32\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\"" {  } { { "../../regfile/regfile.vhd" "write_decoder" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 37 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2to4 regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left " "Info: Elaborating entity \"decoder2to4\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder2to4:Dec_left\"" {  } { { "../../regfile/decoder5to32.vhd" "Dec_left" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3To8 regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri " "Info: Elaborating entity \"decoder3To8\" for hierarchy \"regfile:register_file\|decoder5to32:write_decoder\|decoder3To8:\\G1:0:Dec_ri\"" {  } { { "../../regfile/decoder5to32.vhd" "\\G1:0:Dec_ri" { Text "C:/quartus/quartus/project/regfile/decoder5to32.vhd" 30 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg regfile:register_file\|reg:\\IFF:1:G2:regcomp " "Info: Elaborating entity \"reg\" for hierarchy \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\"" {  } { { "../../regfile/regfile.vhd" "\\IFF:1:G2:regcomp" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 46 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sx_17to32 sx_17to32:sign_extension_dx " "Info: Elaborating entity \"sx_17to32\" for hierarchy \"sx_17to32:sign_extension_dx\"" {  } { { "processor.vhd" "sign_extension_dx" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 364 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_eq addr_eq:rsDX_eq_rdXM " "Info: Elaborating entity \"addr_eq\" for hierarchy \"addr_eq:rsDX_eq_rdXM\"" {  } { { "processor.vhd" "rsDX_eq_rdXM" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 367 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA\[4\] " "Warning: Found clock multiplexer regFile_rA\[4\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_in\[4\] " "Warning: Found clock multiplexer regFile_in\[4\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA\[5\] " "Warning: Found clock multiplexer regFile_rA\[5\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_in\[5\] " "Warning: Found clock multiplexer regFile_in\[5\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA\[3\] " "Warning: Found clock multiplexer regFile_rA\[3\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_in\[3\] " "Warning: Found clock multiplexer regFile_in\[3\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA\[2\] " "Warning: Found clock multiplexer regFile_rA\[2\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_in\[2\] " "Warning: Found clock multiplexer regFile_in\[2\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA\[1\] " "Warning: Found clock multiplexer regFile_rA\[1\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_in\[1\] " "Warning: Found clock multiplexer regFile_in\[1\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA\[0\] " "Warning: Found clock multiplexer regFile_rA\[0\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_in\[0\] " "Warning: Found clock multiplexer regFile_in\[0\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[31\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[31\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[30\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[30\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[29\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[29\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[28\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[28\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[27\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[27\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[26\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[26\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[25\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[25\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[24\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[24\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[23\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[23\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[22\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[22\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[21\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[21\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[20\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[20\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[19\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[19\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[18\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[18\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[17\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[17\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[16\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[16\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[15\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[15\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[14\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[14\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[13\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[13\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[12\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[12\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[11\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[11\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[10\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[10\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[9\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[9\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[8\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[8\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[7\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[7\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[6\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[6\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[5\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[5\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[4\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[4\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[3\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[3\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[2\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[2\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[1\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[1\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegA\[0\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegA\[0\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[31\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[31\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[30\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[30\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[29\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[29\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[28\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[28\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[27\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[27\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[26\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[26\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[25\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[25\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[24\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[24\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[23\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[23\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[22\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[22\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[21\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[21\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[20\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[20\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[19\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[19\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[18\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[18\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[17\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[17\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[16\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[16\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[15\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[15\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[14\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[14\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[13\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[13\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[12\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[12\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[11\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[11\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[10\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[10\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[9\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[9\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[8\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[8\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[7\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[7\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[6\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[6\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[5\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[5\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[4\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[4\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[3\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[3\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[2\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[2\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[1\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[1\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"regfile:register_file\|data_readRegB\[0\]\" " "Warning: Converted tri-state node \"regfile:register_file\|data_readRegB\[0\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[31\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[31\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[30\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[30\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[29\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[29\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[28\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[28\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[27\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[27\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[26\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[26\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[25\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[25\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[24\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[24\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[23\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[23\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[22\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[22\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[21\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[21\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[20\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[20\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[19\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[19\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[18\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[18\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[17\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[17\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[16\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[16\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[15\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[15\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[14\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[14\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[13\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[13\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[12\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[12\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[11\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[11\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[10\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[10\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[9\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[9\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[8\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[8\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[7\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[7\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[6\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[6\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[5\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[5\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[4\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[4\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[3\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[3\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[2\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[2\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[1\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[1\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "\"alu:alu_compo\|data_result\[0\]\" " "Warning: Converted tri-state node \"alu:alu_compo\|data_result\[0\]\" into a selector" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "Converted tri-state node %1!s! into a selector" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[15\] " "Warning: Found clock multiplexer alu_a_in\[15\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[31\] " "Warning: Found clock multiplexer alu_a_in\[31\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[7\] " "Warning: Found clock multiplexer alu_a_in\[7\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[23\] " "Warning: Found clock multiplexer alu_a_in\[23\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[11\] " "Warning: Found clock multiplexer alu_a_in\[11\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[27\] " "Warning: Found clock multiplexer alu_a_in\[27\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[3\] " "Warning: Found clock multiplexer alu_a_in\[3\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[19\] " "Warning: Found clock multiplexer alu_a_in\[19\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[13\] " "Warning: Found clock multiplexer alu_a_in\[13\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[29\] " "Warning: Found clock multiplexer alu_a_in\[29\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[5\] " "Warning: Found clock multiplexer alu_a_in\[5\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[21\] " "Warning: Found clock multiplexer alu_a_in\[21\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[9\] " "Warning: Found clock multiplexer alu_a_in\[9\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[25\] " "Warning: Found clock multiplexer alu_a_in\[25\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[1\] " "Warning: Found clock multiplexer alu_a_in\[1\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[17\] " "Warning: Found clock multiplexer alu_a_in\[17\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[14\] " "Warning: Found clock multiplexer alu_a_in\[14\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[30\] " "Warning: Found clock multiplexer alu_a_in\[30\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[6\] " "Warning: Found clock multiplexer alu_a_in\[6\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[22\] " "Warning: Found clock multiplexer alu_a_in\[22\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[10\] " "Warning: Found clock multiplexer alu_a_in\[10\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[26\] " "Warning: Found clock multiplexer alu_a_in\[26\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[2\] " "Warning: Found clock multiplexer alu_a_in\[2\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[18\] " "Warning: Found clock multiplexer alu_a_in\[18\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[12\] " "Warning: Found clock multiplexer alu_a_in\[12\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[28\] " "Warning: Found clock multiplexer alu_a_in\[28\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[4\] " "Warning: Found clock multiplexer alu_a_in\[4\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[20\] " "Warning: Found clock multiplexer alu_a_in\[20\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[8\] " "Warning: Found clock multiplexer alu_a_in\[8\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[24\] " "Warning: Found clock multiplexer alu_a_in\[24\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[0\] " "Warning: Found clock multiplexer alu_a_in\[0\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in\[16\] " "Warning: Found clock multiplexer alu_a_in\[16\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_a_in~synth " "Warning: Found clock multiplexer alu_a_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in\[0\] " "Warning: Found clock multiplexer alu_b_in\[0\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ctrl_I_instr~synth " "Warning: Found clock multiplexer ctrl_I_instr~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 199 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regFile_rA~synth " "Warning: Found clock multiplexer regFile_rA~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[0\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[0\]~synth" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in\[1\] " "Warning: Found clock multiplexer alu_b_in\[1\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[1\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[1\]~synth" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in\[2\] " "Warning: Found clock multiplexer alu_b_in\[2\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[2\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[2\]~synth" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in\[3\] " "Warning: Found clock multiplexer alu_b_in\[3\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[3\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[3\]~synth" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in\[5\] " "Warning: Found clock multiplexer alu_b_in\[5\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in\[4\] " "Warning: Found clock multiplexer alu_b_in\[4\]" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu_b_in~synth " "Warning: Found clock multiplexer alu_b_in~synth" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[5\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[5\]~synth" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\] " "Warning: Found clock multiplexer alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "regfile:register_file\|data_readRegA\[4\]~synth " "Warning: Found clock multiplexer regfile:register_file\|data_readRegA\[4\]~synth" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c2~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c2~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 42 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c3~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c3~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 43 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r5~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r5~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 37 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c5~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c5~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 45 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r7~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r7~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 39 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r3~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r3~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 35 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_r1~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_r1~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 33 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c4~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c4~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 44 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|led_c1~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|led_c1~synth" {  } { { "led_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/led_ctrl.vhd" 41 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "led_ctrl:output_control\|comb~synth " "Warning: Found clock multiplexer led_ctrl:output_control\|comb~synth" {  } {  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 11 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 12 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 13 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 14 -1 0 } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "input_ctrl:input_control\|check\[0\] High " "Critical Warning (18010): Register input_ctrl:input_control\|check\[0\] will power up to High" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5046 " "Info: Implemented 5046 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4962 " "Info: Implemented 4962 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 346 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 346 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "264 " "Info: Peak virtual memory: 264 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 04:00:12 2013 " "Info: Processing ended: Sat Apr 27 04:00:12 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Info: Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Info: Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 04:00:13 2013 " "Info: Processing started: Sat Apr 27 04:00:13 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 10448 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 10449 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 10450 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb " "Info: Destination node comb" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 4560 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~7 " "Info: Destination node comb~7" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 9509 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~8 " "Info: Destination node comb~8" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~11 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 9510 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~9 " "Info: Destination node comb~9" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 9515 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/quartus/quartus/bin/pin_planner.ppl" { reset } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/quartus/quartus/project/final/final project/" 0 { } { { 0 { 0 ""} 0 4576 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "52.027 ns memory register " "Info: Estimated most critical path is memory to register delay of 52.027 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11 1 MEM M4K_X26_Y24 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y24; Fanout = 1; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.377 ns) 3.377 ns dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\] 2 MEM M4K_X26_Y24 3 " "Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X26_Y24; Fanout = 3; MEM Node = 'dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.377 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15] } "NODE_NAME" } } { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.582 ns) + CELL(0.545 ns) 5.504 ns alu_b_in\[15\]~84 3 COMB LAB_X41_Y21 1 " "Info: 3: + IC(1.582 ns) + CELL(0.545 ns) = 5.504 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'alu_b_in\[15\]~84'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.127 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15] alu_b_in[15]~84 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 6.181 ns alu_b_in\[15\]~85 4 COMB LAB_X41_Y21 1 " "Info: 4: + IC(0.499 ns) + CELL(0.178 ns) = 6.181 ns; Loc. = LAB_X41_Y21; Fanout = 1; COMB Node = 'alu_b_in\[15\]~85'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu_b_in[15]~84 alu_b_in[15]~85 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 6.855 ns alu_b_in\[15\]~86 5 COMB LAB_X41_Y21 3 " "Info: 5: + IC(0.355 ns) + CELL(0.319 ns) = 6.855 ns; Loc. = LAB_X41_Y21; Fanout = 3; COMB Node = 'alu_b_in\[15\]~86'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { alu_b_in[15]~85 alu_b_in[15]~86 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.610 ns) + CELL(0.521 ns) 8.986 ns alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[15\] 6 COMB LAB_X32_Y19 4 " "Info: 6: + IC(1.610 ns) + CELL(0.521 ns) = 8.986 ns; Loc. = LAB_X32_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[15\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { alu_b_in[15]~86 alu:alu_compo|carrysaveadder:addsub|opB_buffer[15] } "NODE_NAME" } } { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.521 ns) 10.273 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:16:G1:G3:halfadder1\|carryout 7 COMB LAB_X31_Y22 4 " "Info: 7: + IC(0.766 ns) + CELL(0.521 ns) = 10.273 ns; Loc. = LAB_X31_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:16:G1:G3:halfadder1\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.287 ns" { alu:alu_compo|carrysaveadder:addsub|opB_buffer[15] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 10.950 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|sum 8 COMB LAB_X31_Y22 4 " "Info: 8: + IC(0.499 ns) + CELL(0.178 ns) = 10.950 ns; Loc. = LAB_X31_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:15:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 12.215 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:13:G2:halfadder3\|sum 9 COMB LAB_X32_Y19 4 " "Info: 9: + IC(0.943 ns) + CELL(0.322 ns) = 12.215 ns; Loc. = LAB_X32_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:13:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.544 ns) 13.824 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout 10 COMB LAB_X30_Y22 4 " "Info: 10: + IC(1.065 ns) + CELL(0.544 ns) = 13.824 ns; Loc. = LAB_X30_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:12:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.178 ns) 15.089 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout 11 COMB LAB_X29_Y19 4 " "Info: 11: + IC(1.087 ns) + CELL(0.178 ns) = 15.089 ns; Loc. = LAB_X29_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.521 ns) 16.353 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum 12 COMB LAB_X29_Y22 4 " "Info: 12: + IC(0.743 ns) + CELL(0.521 ns) = 16.353 ns; Loc. = LAB_X29_Y22; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:21:IFF3:11:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 17.618 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:9:G2:halfadder3\|carryout 13 COMB LAB_X29_Y19 4 " "Info: 13: + IC(0.943 ns) + CELL(0.322 ns) = 17.618 ns; Loc. = LAB_X29_Y19; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:19:IFF3:9:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.178 ns) 18.878 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:8:G2:halfadder3\|carryout 14 COMB LAB_X28_Y17 5 " "Info: 14: + IC(1.082 ns) + CELL(0.178 ns) = 18.878 ns; Loc. = LAB_X28_Y17; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:8:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 19.555 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout 15 COMB LAB_X28_Y17 2 " "Info: 15: + IC(0.499 ns) + CELL(0.178 ns) = 19.555 ns; Loc. = LAB_X28_Y17; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:7:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.178 ns) 21.139 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:7:G2:halfadder3\|sum 16 COMB LAB_X24_Y19 6 " "Info: 16: + IC(1.406 ns) + CELL(0.178 ns) = 21.139 ns; Loc. = LAB_X24_Y19; Fanout = 6; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:14:IFF3:7:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.544 ns) 22.721 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|carryout 17 COMB LAB_X27_Y17 2 " "Info: 17: + IC(1.038 ns) + CELL(0.544 ns) = 22.721 ns; Loc. = LAB_X27_Y17; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:6:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.051 ns) + CELL(0.178 ns) 23.950 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:5:G2:halfadder3\|carryout 18 COMB LAB_X25_Y17 4 " "Info: 18: + IC(1.051 ns) + CELL(0.178 ns) = 23.950 ns; Loc. = LAB_X25_Y17; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.521 ns) 25.199 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|sum 19 COMB LAB_X25_Y18 4 " "Info: 19: + IC(0.728 ns) + CELL(0.521 ns) = 25.199 ns; Loc. = LAB_X25_Y18; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 26.110 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum 20 COMB LAB_X24_Y18 4 " "Info: 20: + IC(0.589 ns) + CELL(0.322 ns) = 26.110 ns; Loc. = LAB_X24_Y18; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:7:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.322 ns) 27.360 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:5:IFF3:1:G2:halfadder3\|sum 21 COMB LAB_X25_Y19 3 " "Info: 21: + IC(0.928 ns) + CELL(0.322 ns) = 27.360 ns; Loc. = LAB_X25_Y19; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:5:IFF3:1:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.521 ns) 28.609 ns alu:alu_compo\|data_result\[27\]~171 22 COMB LAB_X24_Y20 3 " "Info: 22: + IC(0.728 ns) + CELL(0.521 ns) = 28.609 ns; Loc. = LAB_X24_Y20; Fanout = 3; COMB Node = 'alu:alu_compo\|data_result\[27\]~171'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[27]~171 } "NODE_NAME" } } { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 29.285 ns regFile_rB\[27\]~665 23 COMB LAB_X24_Y20 1 " "Info: 23: + IC(0.155 ns) + CELL(0.521 ns) = 29.285 ns; Loc. = LAB_X24_Y20; Fanout = 1; COMB Node = 'regFile_rB\[27\]~665'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { alu:alu_compo|data_result[27]~171 regFile_rB[27]~665 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 29.959 ns regFile_rB\[27\]~666 24 COMB LAB_X24_Y20 6 " "Info: 24: + IC(0.355 ns) + CELL(0.319 ns) = 29.959 ns; Loc. = LAB_X24_Y20; Fanout = 6; COMB Node = 'regFile_rB\[27\]~666'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { regFile_rB[27]~665 regFile_rB[27]~666 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 175 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.410 ns) + CELL(0.178 ns) 31.547 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:27:G1:G3:halfadder1\|sum 25 COMB LAB_X27_Y23 3 " "Info: 25: + IC(1.410 ns) + CELL(0.178 ns) = 31.547 ns; Loc. = LAB_X27_Y23; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:27:G1:G3:halfadder1\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.588 ns" { regFile_rB[27]~666 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 32.223 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:24:G2:halfadder3\|sum 26 COMB LAB_X27_Y23 5 " "Info: 26: + IC(0.132 ns) + CELL(0.544 ns) = 32.223 ns; Loc. = LAB_X27_Y23; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:24:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.408 ns) + CELL(0.177 ns) 33.808 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:23:G2:halfadder3\|carryout 27 COMB LAB_X25_Y20 1 " "Info: 27: + IC(1.408 ns) + CELL(0.177 ns) = 33.808 ns; Loc. = LAB_X25_Y20; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:23:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 34.485 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:23:G2:halfadder3\|sum 28 COMB LAB_X25_Y20 3 " "Info: 28: + IC(0.499 ns) + CELL(0.178 ns) = 34.485 ns; Loc. = LAB_X25_Y20; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:26:IFF3:23:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.544 ns) 36.072 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:20:G2:halfadder3\|sum 29 COMB LAB_X28_Y24 4 " "Info: 29: + IC(1.043 ns) + CELL(0.544 ns) = 36.072 ns; Loc. = LAB_X28_Y24; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:20:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.587 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.322 ns) 37.337 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:19:G2:halfadder3\|carryout 30 COMB LAB_X28_Y27 3 " "Info: 30: + IC(0.943 ns) + CELL(0.322 ns) = 37.337 ns; Loc. = LAB_X28_Y27; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:19:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.178 ns) 38.927 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:18:G2:halfadder3\|carryout 31 COMB LAB_X24_Y23 2 " "Info: 31: + IC(1.412 ns) + CELL(0.178 ns) = 38.927 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:20:IFF3:18:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 39.604 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:18:G2:halfadder3\|sum 32 COMB LAB_X24_Y23 2 " "Info: 32: + IC(0.355 ns) + CELL(0.322 ns) = 39.604 ns; Loc. = LAB_X24_Y23; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:18:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.178 ns) 41.188 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:16:G2:halfadder3\|sum 33 COMB LAB_X28_Y25 2 " "Info: 33: + IC(1.406 ns) + CELL(0.178 ns) = 41.188 ns; Loc. = LAB_X28_Y25; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:16:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.584 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 42.448 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:14:G2:halfadder3\|sum 34 COMB LAB_X28_Y27 2 " "Info: 34: + IC(0.938 ns) + CELL(0.322 ns) = 42.448 ns; Loc. = LAB_X28_Y27; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:15:IFF3:14:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 43.125 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:12:G2:halfadder3\|sum 35 COMB LAB_X28_Y27 2 " "Info: 35: + IC(0.355 ns) + CELL(0.322 ns) = 43.125 ns; Loc. = LAB_X28_Y27; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:12:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 43.802 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:10:G2:halfadder3\|sum 36 COMB LAB_X28_Y27 2 " "Info: 36: + IC(0.355 ns) + CELL(0.322 ns) = 43.802 ns; Loc. = LAB_X28_Y27; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:10:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.733 ns) + CELL(0.178 ns) 44.713 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~0 37 COMB LAB_X29_Y27 1 " "Info: 37: + IC(0.733 ns) + CELL(0.178 ns) = 44.713 ns; Loc. = LAB_X29_Y27; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~0 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 45.389 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~16 38 COMB LAB_X29_Y27 1 " "Info: 38: + IC(0.132 ns) + CELL(0.544 ns) = 45.389 ns; Loc. = LAB_X29_Y27; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~16'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~16 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.178 ns) 46.654 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~17 39 COMB LAB_X29_Y24 1 " "Info: 39: + IC(1.087 ns) + CELL(0.178 ns) = 46.654 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~17'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.265 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~16 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~17 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 47.331 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~18 40 COMB LAB_X29_Y24 1 " "Info: 40: + IC(0.499 ns) + CELL(0.178 ns) = 47.331 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~18'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~17 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~18 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 48.008 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~19 41 COMB LAB_X29_Y24 1 " "Info: 41: + IC(0.499 ns) + CELL(0.178 ns) = 48.008 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum~19'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~18 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~19 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 48.685 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum 42 COMB LAB_X29_Y24 1 " "Info: 42: + IC(0.499 ns) + CELL(0.178 ns) = 48.685 ns; Loc. = LAB_X29_Y24; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~19 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 49.362 ns reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~0 43 COMB LAB_X29_Y24 2 " "Info: 43: + IC(0.355 ns) + CELL(0.322 ns) = 49.362 ns; Loc. = LAB_X29_Y24; Fanout = 2; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 50.039 ns pc_set_val_buff\[0\]~7 44 COMB LAB_X29_Y24 12 " "Info: 44: + IC(0.132 ns) + CELL(0.545 ns) = 50.039 ns; Loc. = LAB_X29_Y24; Fanout = 12; COMB Node = 'pc_set_val_buff\[0\]~7'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.178 ns) 51.931 ns pc_set_val_buff\[1\]~10 45 COMB LAB_X40_Y24 1 " "Info: 45: + IC(1.714 ns) + CELL(0.178 ns) = 51.931 ns; Loc. = LAB_X40_Y24; Fanout = 1; COMB Node = 'pc_set_val_buff\[1\]~10'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.892 ns" { pc_set_val_buff[0]~7 pc_set_val_buff[1]~10 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 52.027 ns reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output 46 REG LAB_X40_Y24 1 " "Info: 46: + IC(0.000 ns) + CELL(0.096 ns) = 52.027 ns; Loc. = LAB_X40_Y24; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:1:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[1]~10 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.470 ns ( 33.58 % ) " "Info: Total cell delay = 17.470 ns ( 33.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.557 ns ( 66.42 % ) " "Info: Total interconnect delay = 34.557 ns ( 66.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "52.027 ns" { dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|ram_block1a15~porta_address_reg11 dmem:data_memory|altsyncram:altsyncram_component|altsyncram_vqc1:auto_generated|q_a[15] alu_b_in[15]~84 alu_b_in[15]~85 alu_b_in[15]~86 alu:alu_compo|carrysaveadder:addsub|opB_buffer[15] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:16:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:15:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:13:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:12:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:11:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:21:IFF3:11:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:19:IFF3:9:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:8:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:7:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:14:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:6:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:7:IFF3:3:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:5:IFF3:1:G2:halfadder3|sum alu:alu_compo|data_result[27]~171 regFile_rB[27]~665 regFile_rB[27]~666 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:27:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:24:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:23:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:26:IFF3:23:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:20:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:20:IFF3:18:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:16:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:15:IFF3:14:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:12:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:10:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~16 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~17 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~18 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum~19 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 pc_set_val_buff[1]~10 reg_32:PC_set_val|dflipflop:\G1:1:d|output } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "35 16189 " "Info: 35 (of 16189) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X44_Y12 X54_Y23 " "Info: Peak interconnect usage is 45% of the available device resources in the region that extends from location X44_Y12 to location X54_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Info: Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Warning: Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[1\] 0 " "Info: Pin \"led_14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[2\] 0 " "Info: Pin \"led_14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[3\] 0 " "Info: Pin \"led_14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[4\] 0 " "Info: Pin \"led_14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[5\] 0 " "Info: Pin \"led_14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[6\] 0 " "Info: Pin \"led_14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[7\] 0 " "Info: Pin \"led_14\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[8\] 0 " "Info: Pin \"led_14\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[9\] 0 " "Info: Pin \"led_14\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[10\] 0 " "Info: Pin \"led_14\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[11\] 0 " "Info: Pin \"led_14\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[12\] 0 " "Info: Pin \"led_14\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[13\] 0 " "Info: Pin \"led_14\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[14\] 0 " "Info: Pin \"led_14\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 04:00:47 2013 " "Info: Processing ended: Sat Apr 27 04:00:47 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Info: Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 04:00:48 2013 " "Info: Processing started: Sat Apr 27 04:00:48 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 04:00:52 2013 " "Info: Processing ended: Sat Apr 27 04:00:52 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 04:00:53 2013 " "Info: Processing started: Sat Apr 27 04:00:53 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off skeleton -c skeleton --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1396 " "Warning: Found 1396 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~73 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~73\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~69 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~69\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~68 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~68\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~74 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~74\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~67 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~67\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~66 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~66\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~65 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~65\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~64 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~64\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~72 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~72\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~71 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~71\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~63 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~63\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~62 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~62\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "led_ctrl:output_control\|comb~70 " "Info: Detected gated clock \"led_ctrl:output_control\|comb~70\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "led_ctrl:output_control\|comb~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_fd " "Info: Detected gated clock \"ctrl_out_fd\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 219 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_fd" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~42 " "Info: Detected gated clock \"alu_a_in~42\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~48 " "Info: Detected gated clock \"alu_a_in~48\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~50 " "Info: Detected gated clock \"alu_a_in~50\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~68 " "Info: Detected gated clock \"alu_a_in~68\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~72 " "Info: Detected gated clock \"alu_a_in~72\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~58 " "Info: Detected gated clock \"alu_a_in~58\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~54 " "Info: Detected gated clock \"alu_a_in~54\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~18 " "Info: Detected gated clock \"alu_a_in~18\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~60 " "Info: Detected gated clock \"alu_a_in~60\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~32 " "Info: Detected gated clock \"alu_a_in~32\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~64 " "Info: Detected gated clock \"alu_a_in~64\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~38 " "Info: Detected gated clock \"alu_a_in~38\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~26 " "Info: Detected gated clock \"alu_a_in~26\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~43 " "Info: Detected gated clock \"alu_a_in~43\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~49 " "Info: Detected gated clock \"alu_a_in~49\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~51 " "Info: Detected gated clock \"alu_a_in~51\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~69 " "Info: Detected gated clock \"alu_a_in~69\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~73 " "Info: Detected gated clock \"alu_a_in~73\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~1 " "Info: Detected gated clock \"alu_a_in~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~2 " "Info: Detected gated clock \"alu_a_in~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_I_instr~0 " "Info: Detected gated clock \"ctrl_I_instr~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 199 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_I_instr~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~26 " "Info: Detected gated clock \"alu_b_in~26\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~0 " "Info: Detected gated clock \"ctrl_R_dx~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~2 " "Info: Detected gated clock \"ctrl_R_dx~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~1 " "Info: Detected gated clock \"ctrl_R_dx~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~30 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~30\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~32 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~32\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~105 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~105\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~105" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~104 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~104\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~104" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~28 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~28\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~36 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~36\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~34 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~34\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~40 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~40\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~38 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~38\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~62 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~62\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~64 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~64\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~66 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~66\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~68 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~68\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~58 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~58\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~60 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~60\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~125 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~125\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~125" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~124 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~124\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~124" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~56 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~56\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~48 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~48\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~50 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~50\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~52 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~52\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~54 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~54\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~54" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~115 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~115\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~115" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~114 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~114\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~114" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~42 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~42\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~46 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~46\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~44 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~44\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:19:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:1:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~0 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~0\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~85 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~85\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~85" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~84 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~84\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~4 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~4\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~2 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~2\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~8 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~8\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~6 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~6\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~12 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~12\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~10 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~10\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~18 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~18\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~16 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~16\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~14 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~14\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~94 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~94\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~95 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~95\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~22 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~22\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~20 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~20\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~26 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~26\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~26" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~24 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~24\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~70 " "Info: Detected gated clock \"alu_a_in~70\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~44 " "Info: Detected gated clock \"alu_a_in~44\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~56 " "Info: Detected gated clock \"alu_a_in~56\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~56" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~46 " "Info: Detected gated clock \"alu_a_in~46\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~59 " "Info: Detected gated clock \"alu_a_in~59\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~24 " "Info: Detected gated clock \"alu_a_in~24\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~52 " "Info: Detected gated clock \"alu_a_in~52\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~66 " "Info: Detected gated clock \"alu_a_in~66\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~40 " "Info: Detected gated clock \"alu_a_in~40\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~28 " "Info: Detected gated clock \"alu_a_in~28\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~55 " "Info: Detected gated clock \"alu_a_in~55\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~19 " "Info: Detected gated clock \"alu_a_in~19\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~61 " "Info: Detected gated clock \"alu_a_in~61\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~34 " "Info: Detected gated clock \"alu_a_in~34\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~33 " "Info: Detected gated clock \"alu_a_in~33\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~22 " "Info: Detected gated clock \"alu_a_in~22\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~65 " "Info: Detected gated clock \"alu_a_in~65\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~39 " "Info: Detected gated clock \"alu_a_in~39\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~27 " "Info: Detected gated clock \"alu_a_in~27\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:23:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:7:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:18:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:3:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:27:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~78 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~78\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:11:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:10:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~76 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~76\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~80 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~80\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~80" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:31:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:15:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~82 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~82\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~82" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~134 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~134\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~134" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~135 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~135\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~135" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~70 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~70\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:9:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~74 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~74\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~72 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~72\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~72" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[24\] " "Info: Detected gated clock \"alu_a_in\[24\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[19\] " "Info: Detected gated clock \"alu_a_in\[19\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[27\] " "Info: Detected gated clock \"alu_a_in\[27\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[25\] " "Info: Detected gated clock \"alu_a_in\[25\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[17\] " "Info: Detected gated clock \"alu_a_in\[17\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~3 " "Info: Detected gated clock \"alu_a_in~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_I_instr " "Info: Detected gated clock \"ctrl_I_instr\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 199 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_I_instr" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~25 " "Info: Detected gated clock \"alu_b_in~25\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~28 " "Info: Detected gated clock \"alu_b_in~28\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~28" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~3 " "Info: Detected gated clock \"ctrl_R_dx~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~31 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~31\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~33 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~33\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~106 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~106\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~106" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~29 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~29\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~37 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~37\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~35 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~35\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~41 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~41\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~39 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~39\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~50 " "Info: Detected gated clock \"alu_b_in~50\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~50" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~63 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~63\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~65 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~65\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~67 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~67\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~69 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~69\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~69" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~59 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~59\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~61 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~61\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~126 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~126\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~126" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~57 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~57\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~41 " "Info: Detected gated clock \"alu_b_in~41\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~49 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~49\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~51 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~51\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~53 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~53\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~55 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~55\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~55" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~116 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~116\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~116" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~43 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~43\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~47 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~47\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~45 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~45\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~38 " "Info: Detected gated clock \"alu_b_in~38\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~38" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:25:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:17:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~1 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~1\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~86 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~86\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~86" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~5 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~5\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~3 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~3\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~9 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~9\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~7 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~7\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~13 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~13\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~11 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~11\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~24 " "Info: Detected gated clock \"alu_b_in~24\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~47 " "Info: Detected gated clock \"alu_b_in~47\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~19 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~19\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~17 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~17\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~15 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~15\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~96 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~96\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~23 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~23\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~21 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~21\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~27 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~27\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~25 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~25\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~71 " "Info: Detected gated clock \"alu_a_in~71\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~45 " "Info: Detected gated clock \"alu_a_in~45\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~57 " "Info: Detected gated clock \"alu_a_in~57\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~57" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~29 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~29\" as buffer" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[0\]~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~30 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~30\" as buffer" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[4\]~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~31 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~31\" as buffer" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~32 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~32\" as buffer" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[5\]~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~20 " "Info: Detected gated clock \"alu_a_in~20\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~47 " "Info: Detected gated clock \"alu_a_in~47\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~47" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[15\] " "Info: Detected gated clock \"alu_a_in\[15\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~25 " "Info: Detected gated clock \"alu_a_in~25\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~53 " "Info: Detected gated clock \"alu_a_in~53\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~53" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~67 " "Info: Detected gated clock \"alu_a_in~67\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~67" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~41 " "Info: Detected gated clock \"alu_a_in~41\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~29 " "Info: Detected gated clock \"alu_a_in~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[23\] " "Info: Detected gated clock \"alu_a_in\[23\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[22\] " "Info: Detected gated clock \"alu_a_in\[22\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[21\] " "Info: Detected gated clock \"alu_a_in\[21\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~35 " "Info: Detected gated clock \"alu_a_in~35\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[18\] " "Info: Detected gated clock \"alu_a_in\[18\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~23 " "Info: Detected gated clock \"alu_a_in~23\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~30 " "Info: Detected gated clock \"alu_a_in~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[29\] " "Info: Detected gated clock \"alu_a_in\[29\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[28\] " "Info: Detected gated clock \"alu_a_in\[28\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[26\] " "Info: Detected gated clock \"alu_a_in\[26\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:22:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:26:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~79 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~79\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~77 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~77\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~81 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~81\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~81" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~83 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~83\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~83" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~136 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~136\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~136" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~71 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~71\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~75 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~75\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~73 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~73\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]\" as buffer" {  } { { "../../hw3/rs_16bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_16bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_16bit:rs16\|data_result\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~7 " "Info: Detected gated clock \"alu_a_in~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~6 " "Info: Detected gated clock \"alu_a_in~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~4 " "Info: Detected gated clock \"alu_a_in~4\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Alatch_DX\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Alatch_DX\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Alatch_DX\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~33 " "Info: Detected gated clock \"alu_b_in~33\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~33" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~44 " "Info: Detected gated clock \"alu_b_in~44\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~29 " "Info: Detected gated clock \"alu_b_in~29\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~29" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_mw~0 " "Info: Detected gated clock \"ctrl_R_mw~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 225 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_mw~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~27 " "Info: Detected gated clock \"alu_b_in~27\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~27" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~32 " "Info: Detected gated clock \"alu_b_in~32\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~6 " "Info: Detected gated clock \"ctrl_R_dx~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~4 " "Info: Detected gated clock \"ctrl_R_dx~4\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~5 " "Info: Detected gated clock \"ctrl_R_dx~5\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~108 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~108\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~108" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~107 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~107\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~107" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~110 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~110\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~110" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~111 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~111\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~111" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:5:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:5:firstrow\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:5:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[4\] " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[4\]\" as buffer" {  } { { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 24 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|sum~0 " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|sum~0\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|sum~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~62 " "Info: Detected gated clock \"alu_a_in~62\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~51 " "Info: Detected gated clock \"alu_b_in~51\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~51" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~130 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~130\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~130" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~131 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~131\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~131" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~128 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~128\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~128" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~127 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~127\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~42 " "Info: Detected gated clock \"alu_b_in~42\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~14 " "Info: Detected gated clock \"alu_a_in~14\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~120 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~120\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~120" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~121 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~121\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~121" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~117 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~117\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~117" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~118 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~118\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~118" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~12 " "Info: Detected gated clock \"alu_a_in~12\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~39 " "Info: Detected gated clock \"alu_b_in~39\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~39" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:16:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:13:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:29:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~87 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~87\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~87" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~88 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~88\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~90 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~90\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~90" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~91 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~91\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~5 " "Info: Detected gated clock \"alu_a_in~5\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~30 " "Info: Detected gated clock \"alu_b_in~30\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~30" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~42 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~42\" as buffer" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[0\]~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~48 " "Info: Detected gated clock \"alu_b_in~48\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~36 " "Info: Detected gated clock \"alu_a_in~36\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:3:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:4:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~44 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~44\" as buffer" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[1\]~44" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~43 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~43\" as buffer" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[2\]~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~98 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~98\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~97 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~97\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~97" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~100 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~100\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~101 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~101\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~101" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[9\] " "Info: Detected gated clock \"alu_a_in\[9\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[8\] " "Info: Detected gated clock \"alu_a_in\[8\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[7\] " "Info: Detected gated clock \"alu_a_in\[7\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]\" as buffer" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~8 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~8\" as buffer" {  } { { "../../hw3/ls_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_8bit:ls8\|data_result\[1\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~45 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~45\" as buffer" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[3\]~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]\" as buffer" {  } { { "../../hw3/ls_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_4bit:ls4\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~21 " "Info: Detected gated clock \"alu_a_in~21\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[16\] " "Info: Detected gated clock \"alu_a_in\[16\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[14\] " "Info: Detected gated clock \"alu_a_in\[14\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[11\] " "Info: Detected gated clock \"alu_a_in\[11\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[13\] " "Info: Detected gated clock \"alu_a_in\[13\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[12\] " "Info: Detected gated clock \"alu_a_in\[12\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[10\] " "Info: Detected gated clock \"alu_a_in\[10\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[20\] " "Info: Detected gated clock \"alu_a_in\[20\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[30\] " "Info: Detected gated clock \"alu_a_in\[30\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~31 " "Info: Detected gated clock \"alu_a_in~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 540 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a24~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[24\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:14:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:30:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~3 " "Info: Detected gated clock \"regFile_rA~3\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~140 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~140\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~140" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~141 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~141\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~141" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~137 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~137\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~137" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~138 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~138\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~138" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]\" as buffer" {  } { { "../../hw3/rs_8bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_8bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_8bit:rs8\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~8 " "Info: Detected gated clock \"alu_a_in~8\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~16 " "Info: Detected gated clock \"alu_a_in~16\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~9 " "Info: Detected gated clock \"alu_a_in~9\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~34 " "Info: Detected gated clock \"alu_b_in~34\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~34" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~45 " "Info: Detected gated clock \"alu_b_in~45\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~4 " "Info: Detected gated clock \"regFile_rA~4\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~36 " "Info: Detected gated clock \"alu_b_in~36\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~36" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~31 " "Info: Detected gated clock \"alu_b_in~31\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~31" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_dx~7 " "Info: Detected gated clock \"ctrl_R_dx~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 220 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_dx~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~109 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~109\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~109" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~112 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~112\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~112" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:4:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:4:G2:halfadder3\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:4:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:2:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:2:G2:halfadder3\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:2:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:4:G1:G3:halfadder1\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~63 " "Info: Detected gated clock \"alu_a_in~63\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~52 " "Info: Detected gated clock \"alu_b_in~52\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~52" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~132 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~132\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~132" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~129 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~129\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~129" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~43 " "Info: Detected gated clock \"alu_b_in~43\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~15 " "Info: Detected gated clock \"alu_a_in~15\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~1 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~1\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[0\]~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~122 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~122\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~122" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~119 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~119\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~119" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~13 " "Info: Detected gated clock \"alu_a_in~13\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~40 " "Info: Detected gated clock \"alu_b_in~40\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~40" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~0 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~0\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:2:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:24:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:8:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:20:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:12:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:5:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:21:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~89 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~89\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~92 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~92\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~10 " "Info: Detected gated clock \"alu_a_in~10\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~35 " "Info: Detected gated clock \"alu_b_in~35\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~35" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Blatch_DX\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Blatch_DX\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Blatch_DX\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~49 " "Info: Detected gated clock \"alu_b_in~49\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~49" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~37 " "Info: Detected gated clock \"alu_a_in~37\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:0:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:0:firstrow\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:0:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:2:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:3:G1:G3:halfadder1\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:2:G1:G3:halfadder1\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~99 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~99\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~102 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~102\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[6\] " "Info: Detected gated clock \"alu_a_in\[6\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 246 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a10~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[10\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 519 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a23~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[23\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 498 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a22~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[22\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:21:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:21:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:21:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 477 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a21~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 456 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a20~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:20:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:20:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:20:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:19:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:19:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:19:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a19~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:18:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:18:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:18:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 414 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a18~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[31\] " "Info: Detected gated clock \"alu_a_in\[31\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 624 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a28~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 561 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a25~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[25\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 603 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a27~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 582 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a26~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[26\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:6:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~6 " "Info: Detected gated clock \"regFile_rA~6\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~142 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~142\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~142" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~139 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~139\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~139" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]\" as buffer" {  } { { "../../hw3/rs_4bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_4bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_4bit:rs4\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~11 " "Info: Detected gated clock \"alu_a_in~11\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~17 " "Info: Detected gated clock \"alu_a_in~17\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~46 " "Info: Detected gated clock \"alu_b_in~46\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~46" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in~37 " "Info: Detected gated clock \"alu_b_in~37\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in~37" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~9 " "Info: Detected gated clock \"alu:alu_compo\|comb~9\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[5\]~113 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[5\]~113\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[5\]~113" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]\" as buffer" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]\" as buffer" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:1:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:1:G2:halfadder3\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:1:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:0:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:0:G2:halfadder3\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:0:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[5\] " "Info: Detected gated clock \"alu_a_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[5\] " "Info: Detected gated clock \"alu_b_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:2:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[1\]~133 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[1\]~133\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[1\]~133" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[1\] " "Info: Detected gated clock \"alu_b_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[1\] " "Info: Detected gated clock \"alu_a_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]\" as buffer" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]\" as buffer" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF1:1:firstrow\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_op\[0\]~0 " "Info: Detected gated clock \"alu_op\[0\]~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 166 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_op\[0\]~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[2\]~123 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[2\]~123\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[2\]~123" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[2\] " "Info: Detected gated clock \"alu_a_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[2\] " "Info: Detected gated clock \"alu_b_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]\" as buffer" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]\" as buffer" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:28:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[3\]~93 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[3\]~93\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[3\]~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[3\] " "Info: Detected gated clock \"alu_a_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[3\] " "Info: Detected gated clock \"alu_b_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]\" as buffer" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]\" as buffer" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:4:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[4\] " "Info: Detected gated clock \"alu_b_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[4\] " "Info: Detected gated clock \"alu_a_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~13 " "Info: Detected gated clock \"alu:alu_compo\|comb~13\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~1 " "Info: Detected gated clock \"Equal0~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 349 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~8 " "Info: Detected gated clock \"alu:alu_compo\|comb~8\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|carryout" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:1:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:1:G2:halfadder3\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:1:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:1:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:1:G2:halfadder3\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:28:IFF3:1:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]\" as buffer" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~14 " "Info: Detected gated clock \"alu:alu_compo\|comb~14\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\] " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]\" as buffer" {  } { { "../../hw3/ls_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_1bit:ls1\|data_result\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[4\]~103 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[4\]~103\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[4\]~103" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 225 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a9~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[9\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 204 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a8~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[8\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 183 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a7~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[7\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 162 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a6~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[6\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 393 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a17~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:17:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:17:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:17:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:16:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:16:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:16:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 372 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a16~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[16\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 351 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a15~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[15\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:15:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:15:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:15:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 330 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a14~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[14\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:14:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:14:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:14:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 267 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a11~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[11\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 309 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a13~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[13\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:13:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:13:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:13:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 288 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a12~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[12\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:12:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:12:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:12:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 666 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a30~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 645 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a29~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_XM\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_XM\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_XM\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:11:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:11:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:11:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:10:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:10:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:10:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:9:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:9:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:9:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:8:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:8:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:8:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:6:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:6:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:6:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:0:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_mw~0 " "Info: Detected gated clock \"ctrl_lw_mw~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 224 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_mw~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_MW\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_MW\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_MW\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "addr_eq:rsFD_eq_rdXM\|equal~0 " "Info: Detected gated clock \"addr_eq:rsFD_eq_rdXM\|equal~0\" as buffer" {  } { { "addr_eq.vhd" "" { Text "C:/quartus/quartus/project/final/final project/addr_eq.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "addr_eq:rsFD_eq_rdXM\|equal~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~10 " "Info: Detected gated clock \"regFile_rA~10\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~9 " "Info: Detected gated clock \"regFile_rA~9\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~11 " "Info: Detected gated clock \"regFile_rA~11\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~7 " "Info: Detected gated clock \"regFile_rA~7\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regfile:register_file\|data_readRegA\[0\]~143 " "Info: Detected gated clock \"regfile:register_file\|data_readRegA\[0\]~143\" as buffer" {  } { { "../../regfile/regfile.vhd" "" { Text "C:/quartus/quartus/project/regfile/regfile.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|data_readRegA\[0\]~143" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~21 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~21\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~22 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~22\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~2 " "Info: Detected gated clock \"alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~2\" as buffer" {  } { { "../../hw3/ls_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/ls_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|ls_32bit:leftshift\|ls_2bit:ls2\|data_result\[1\]~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:7:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:7:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:7:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]\" as buffer" {  } { { "../../hw3/rs_2bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_2bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_2bit:rs2\|data_result\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in\[0\] " "Info: Detected gated clock \"alu_a_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_b_in\[0\] " "Info: Detected gated clock \"alu_b_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_b_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~12 " "Info: Detected gated clock \"alu:alu_compo\|comb~12\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~11 " "Info: Detected gated clock \"alu:alu_compo\|comb~11\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal0~0 " "Info: Detected gated clock \"Equal0~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 349 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~17 " "Info: Detected gated clock \"regFile_rA~17\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~11 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~11\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~10 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~10\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[5\]~12 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[5\]~12\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[5\]~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:5:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:5:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:5:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:5:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 141 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a5~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:1:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 57 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a1~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 78 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a2~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:1:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:1:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:1:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~21 " "Info: Detected gated clock \"regFile_rA~21\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~19 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~19\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~18 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~18\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|sum " "Info: Detected gated clock \"alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|sum\" as buffer" {  } { { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:30:IFF3:0:G2:halfadder3\|sum" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~19 " "Info: Detected gated clock \"regFile_rA~19\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:2:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:2:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:2:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~16 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~16\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~15 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~15\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[2\]~14 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[2\]~14\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[2\]~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 99 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a3~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output " "Info: Detected ripple clock \"regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regfile:register_file\|reg:\\IFF:4:G2:regcomp\|dflipflop:\\IFF:3:dffcomp\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:3:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:3:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:3:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 120 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a4~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~7 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~7\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~10 " "Info: Detected gated clock \"alu:alu_compo\|comb~10\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~8 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~8\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~6 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~6\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:4:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:4:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:4:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~15 " "Info: Detected gated clock \"regFile_rA~15\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_R_xm~0 " "Info: Detected gated clock \"ctrl_R_xm~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 227 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_R_xm~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 687 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a31~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0 " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg " "Info: Detected ripple clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 36 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|ram_block1a0~porta_we_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\] " "Info: Detected gated clock \"dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\]\" as buffer" {  } { { "db/altsyncram_vqc1.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_vqc1.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "dmem:data_memory\|altsyncram:altsyncram_component\|altsyncram_vqc1:auto_generated\|q_a\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_MW\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_MW\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_MW\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_mw " "Info: Detected gated clock \"ctrl_lw_mw\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 224 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_mw" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output " "Info: Detected ripple clock \"reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~23 " "Info: Detected gated clock \"regFile_rA~23\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu_a_in~0 " "Info: Detected gated clock \"alu_a_in~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 164 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu_a_in~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~23 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~23\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~23" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\] " "Info: Detected gated clock \"alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]\" as buffer" {  } { { "../../hw3/rs_1bit.vhd" "" { Text "C:/quartus/quartus/project/hw3/rs_1bit.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|rs_32bit:rightshift\|rs_1bit:rs1\|data_result\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~24 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~24\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|comb~15 " "Info: Detected gated clock \"alu:alu_compo\|comb~15\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|comb~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~18 " "Info: Detected gated clock \"regFile_rA~18\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[5\] " "Info: Detected gated clock \"regFile_in\[5\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[5\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[1\] " "Info: Detected gated clock \"regFile_in\[1\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[1\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[2\] " "Info: Detected gated clock \"regFile_in\[2\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[2\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~22 " "Info: Detected gated clock \"regFile_rA~22\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[1\]~20 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[1\]~20\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[1\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~20 " "Info: Detected gated clock \"regFile_rA~20\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[3\] " "Info: Detected gated clock \"regFile_in\[3\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[3\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~13 " "Info: Detected gated clock \"regFile_rA~13\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[4\] " "Info: Detected gated clock \"regFile_in\[4\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[4\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[4\]~9 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[4\]~9\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[4\]~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~16 " "Info: Detected gated clock \"regFile_rA~16\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_in\[0\] " "Info: Detected gated clock \"regFile_in\[0\]\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 158 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_in\[0\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~24 " "Info: Detected gated clock \"regFile_rA~24\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "alu:alu_compo\|data_result\[0\]~25 " "Info: Detected gated clock \"alu:alu_compo\|data_result\[0\]~25\" as buffer" {  } { { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:alu_compo\|data_result\[0\]~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~11 " "Info: Detected gated clock \"comb~11\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~12 " "Info: Detected gated clock \"comb~12\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb~10 " "Info: Detected gated clock \"comb~10\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "comb " "Info: Detected gated clock \"comb\" as buffer" {  } { { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "comb" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_jr_fd~0 " "Info: Detected gated clock \"ctrl_jr_fd~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 206 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_jr_fd~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:24:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:24:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:24:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 435 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a20~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[20\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 415 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a19~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[19\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 395 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a18~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[18\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:23:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:23:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:23:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 375 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a17~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[17\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:22:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:22:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:22:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_out_fd~0 " "Info: Detected gated clock \"ctrl_out_fd~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 219 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_out_fd~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 455 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a21~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[21\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:26:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:26:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:26:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~1 " "Info: Detected gated clock \"regFile_rA~1\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~0 " "Info: Detected gated clock \"regFile_rA~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 615 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a29~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[29\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 635 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a30~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[30\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 595 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a28~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[28\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 575 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a27~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[27\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:31:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:29:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:29:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:29:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:30:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:30:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:30:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:28:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:28:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:28:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "regFile_rA~2 " "Info: Detected gated clock \"regFile_rA~2\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "regFile_rA~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0 " "Info: Detected ripple clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 655 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|ram_block1a31~porta_address_reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\] " "Info: Detected gated clock \"imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]\" as buffer" {  } { { "db/altsyncram_7h81.tdf" "" { Text "C:/quartus/quartus/project/final/final project/db/altsyncram_7h81.tdf" 32 2 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "imem:instr_memory\|altsyncram:altsyncram_component\|altsyncram_7h81:auto_generated\|q_a\[31\]" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "ctrl_lw_dx~0 " "Info: Detected gated clock \"ctrl_lw_dx~0\" as buffer" {  } { { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 222 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl_lw_dx~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "reg_32:IRlatch_DX\|dflipflop:\\G1:27:d\|output " "Info: Detected ripple clock \"reg_32:IRlatch_DX\|dflipflop:\\G1:27:d\|output\" as buffer" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "reg_32:IRlatch_DX\|dflipflop:\\G1:27:d\|output" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output register reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output 9.89 MHz 101.136 ns Internal " "Info: Clock \"clock\" has Internal fmax of 9.89 MHz between source register \"reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output\" and destination register \"reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output\" (period= 101.136 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "50.487 ns + Longest register register " "Info: + Longest register to register delay is 50.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output 1 REG LCFF_X41_Y19_N1 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 6; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_DX|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.784 ns) + CELL(0.322 ns) 3.106 ns alu_b_in~32 2 COMB LCCOMB_X41_Y19_N24 2 " "Info: 2: + IC(2.784 ns) + CELL(0.322 ns) = 3.106 ns; Loc. = LCCOMB_X41_Y19_N24; Fanout = 2; COMB Node = 'alu_b_in~32'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.106 ns" { reg_32:IRlatch_DX|dflipflop:\G1:25:d|output alu_b_in~32 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.886 ns) + CELL(0.178 ns) 4.170 ns alu_b_in~33 3 COMB LCCOMB_X41_Y21_N20 1 " "Info: 3: + IC(0.886 ns) + CELL(0.178 ns) = 4.170 ns; Loc. = LCCOMB_X41_Y21_N20; Fanout = 1; COMB Node = 'alu_b_in~33'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { alu_b_in~32 alu_b_in~33 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.320 ns) + CELL(0.513 ns) 5.003 ns alu_b_in~34 4 COMB LCCOMB_X41_Y21_N4 44 " "Info: 4: + IC(0.320 ns) + CELL(0.513 ns) = 5.003 ns; Loc. = LCCOMB_X41_Y21_N4; Fanout = 44; COMB Node = 'alu_b_in~34'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.833 ns" { alu_b_in~33 alu_b_in~34 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.328 ns) + CELL(0.513 ns) 6.844 ns alu_b_in\[7\]~58 5 COMB LCCOMB_X41_Y15_N26 1 " "Info: 5: + IC(1.328 ns) + CELL(0.513 ns) = 6.844 ns; Loc. = LCCOMB_X41_Y15_N26; Fanout = 1; COMB Node = 'alu_b_in\[7\]~58'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.841 ns" { alu_b_in~34 alu_b_in[7]~58 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.898 ns) + CELL(0.178 ns) 7.920 ns alu_b_in\[7\]~59 6 COMB LCCOMB_X40_Y19_N6 1 " "Info: 6: + IC(0.898 ns) + CELL(0.178 ns) = 7.920 ns; Loc. = LCCOMB_X40_Y19_N6; Fanout = 1; COMB Node = 'alu_b_in\[7\]~59'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { alu_b_in[7]~58 alu_b_in[7]~59 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 8.395 ns alu_b_in\[7\]~60 7 COMB LCCOMB_X40_Y19_N20 2 " "Info: 7: + IC(0.297 ns) + CELL(0.178 ns) = 8.395 ns; Loc. = LCCOMB_X40_Y19_N20; Fanout = 2; COMB Node = 'alu_b_in\[7\]~60'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { alu_b_in[7]~59 alu_b_in[7]~60 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.119 ns) + CELL(0.178 ns) 9.692 ns alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[7\] 8 COMB LCCOMB_X34_Y19_N24 5 " "Info: 8: + IC(1.119 ns) + CELL(0.178 ns) = 9.692 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|opB_buffer\[7\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.297 ns" { alu_b_in[7]~60 alu:alu_compo|carrysaveadder:addsub|opB_buffer[7] } "NODE_NAME" } } { "../../hw3/carrysaveadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/carrysaveadder.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.332 ns) + CELL(0.322 ns) 10.346 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:8:G1:G3:halfadder1\|carryout 9 COMB LCCOMB_X34_Y19_N28 4 " "Info: 9: + IC(0.332 ns) + CELL(0.322 ns) = 10.346 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:31:IFF3:8:G1:G3:halfadder1\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { alu:alu_compo|carrysaveadder:addsub|opB_buffer[7] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.545 ns) 12.760 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:7:G2:halfadder3\|sum 10 COMB LCCOMB_X34_Y19_N22 5 " "Info: 10: + IC(1.869 ns) + CELL(0.545 ns) = 12.760 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 5; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:29:IFF3:7:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.414 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.570 ns) + CELL(0.513 ns) 14.843 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:5:G2:halfadder3\|carryout 11 COMB LCCOMB_X34_Y21_N16 3 " "Info: 11: + IC(1.570 ns) + CELL(0.513 ns) = 14.843 ns; Loc. = LCCOMB_X34_Y21_N16; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:27:IFF3:5:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.354 ns) + CELL(0.542 ns) 15.739 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:4:G2:halfadder3\|sum 12 COMB LCCOMB_X34_Y21_N2 4 " "Info: 12: + IC(0.354 ns) + CELL(0.542 ns) = 15.739 ns; Loc. = LCCOMB_X34_Y21_N2; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:25:IFF3:4:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.896 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.837 ns) + CELL(0.545 ns) 17.121 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:2:G2:halfadder3\|sum 13 COMB LCCOMB_X36_Y21_N28 3 " "Info: 13: + IC(0.837 ns) + CELL(0.545 ns) = 17.121 ns; Loc. = LCCOMB_X36_Y21_N28; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:23:IFF3:2:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.382 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.485 ns) 17.913 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:1:G2:halfadder3\|carryout 14 COMB LCCOMB_X36_Y21_N0 4 " "Info: 14: + IC(0.307 ns) + CELL(0.485 ns) = 17.913 ns; Loc. = LCCOMB_X36_Y21_N0; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:22:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.792 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(0.322 ns) 19.162 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:1:G2:halfadder3\|carryout 15 COMB LCCOMB_X35_Y17_N14 4 " "Info: 15: + IC(0.927 ns) + CELL(0.322 ns) = 19.162 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:20:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.490 ns) + CELL(0.322 ns) 19.974 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:1:G2:halfadder3\|carryout 16 COMB LCCOMB_X34_Y17_N24 2 " "Info: 16: + IC(0.490 ns) + CELL(0.322 ns) = 19.974 ns; Loc. = LCCOMB_X34_Y17_N24; Fanout = 2; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:18:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.308 ns) + CELL(0.322 ns) 20.604 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:1:G2:halfadder3\|sum 17 COMB LCCOMB_X34_Y17_N2 3 " "Info: 17: + IC(0.308 ns) + CELL(0.322 ns) = 20.604 ns; Loc. = LCCOMB_X34_Y17_N2; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:17:IFF3:1:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.513 ns) 22.066 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:0:G2:halfadder3\|carryout 18 COMB LCCOMB_X33_Y21_N8 3 " "Info: 18: + IC(0.949 ns) + CELL(0.513 ns) = 22.066 ns; Loc. = LCCOMB_X33_Y21_N8; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:15:IFF3:0:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.936 ns) + CELL(0.322 ns) 23.324 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:0:G2:halfadder3\|carryout 19 COMB LCCOMB_X33_Y17_N30 3 " "Info: 19: + IC(0.936 ns) + CELL(0.322 ns) = 23.324 ns; Loc. = LCCOMB_X33_Y17_N30; Fanout = 3; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:13:IFF3:0:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.521 ns) 24.756 ns alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:0:G2:halfadder3\|carryout 20 COMB LCCOMB_X31_Y17_N16 4 " "Info: 20: + IC(0.911 ns) + CELL(0.521 ns) = 24.756 ns; Loc. = LCCOMB_X31_Y17_N16; Fanout = 4; COMB Node = 'alu:alu_compo\|carrysaveadder:addsub\|onebitadder:\\IFF2:11:IFF3:0:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.432 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.319 ns) + CELL(0.322 ns) 25.397 ns alu:alu_compo\|data_result\[21\]~130 21 COMB LCCOMB_X31_Y17_N18 3 " "Info: 21: + IC(0.319 ns) + CELL(0.322 ns) = 25.397 ns; Loc. = LCCOMB_X31_Y17_N18; Fanout = 3; COMB Node = 'alu:alu_compo\|data_result\[21\]~130'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout alu:alu_compo|data_result[21]~130 } "NODE_NAME" } } { "../../hw3/alu.vhd" "" { Text "C:/quartus/quartus/project/hw3/alu.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.178 ns) 26.879 ns regFile_rA\[21\]~383 22 COMB LCCOMB_X30_Y23_N30 5 " "Info: 22: + IC(1.304 ns) + CELL(0.178 ns) = 26.879 ns; Loc. = LCCOMB_X30_Y23_N30; Fanout = 5; COMB Node = 'regFile_rA\[21\]~383'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.482 ns" { alu:alu_compo|data_result[21]~130 regFile_rA[21]~383 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.531 ns) + CELL(0.545 ns) 27.955 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:21:G1:G3:halfadder1\|sum 23 COMB LCCOMB_X30_Y23_N24 5 " "Info: 23: + IC(0.531 ns) + CELL(0.545 ns) = 27.955 ns; Loc. = LCCOMB_X30_Y23_N24; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:31:IFF3:21:G1:G3:halfadder1\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.076 ns" { regFile_rA[21]~383 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.912 ns) + CELL(0.178 ns) 29.045 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:19:G2:halfadder3\|carryout 24 COMB LCCOMB_X30_Y19_N16 5 " "Info: 24: + IC(0.912 ns) + CELL(0.178 ns) = 29.045 ns; Loc. = LCCOMB_X30_Y19_N16; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:19:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.521 ns) 30.415 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:18:G2:halfadder3\|sum 25 COMB LCCOMB_X29_Y21_N10 5 " "Info: 25: + IC(0.849 ns) + CELL(0.521 ns) = 30.415 ns; Loc. = LCCOMB_X29_Y21_N10; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:18:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.370 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.203 ns) + CELL(0.178 ns) 31.796 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:16:G2:halfadder3\|carryout 26 COMB LCCOMB_X29_Y25_N4 3 " "Info: 26: + IC(1.203 ns) + CELL(0.178 ns) = 31.796 ns; Loc. = LCCOMB_X29_Y25_N4; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:16:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.178 ns) 32.849 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:16:G2:halfadder3\|carryout 27 COMB LCCOMB_X29_Y23_N16 4 " "Info: 27: + IC(0.875 ns) + CELL(0.178 ns) = 32.849 ns; Loc. = LCCOMB_X29_Y23_N16; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:24:IFF3:16:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.053 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.868 ns) + CELL(0.544 ns) 34.261 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:15:G2:halfadder3\|sum 28 COMB LCCOMB_X30_Y25_N8 3 " "Info: 28: + IC(0.868 ns) + CELL(0.544 ns) = 34.261 ns; Loc. = LCCOMB_X30_Y25_N8; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:22:IFF3:15:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.412 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.871 ns) + CELL(0.177 ns) 35.309 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:14:G2:halfadder3\|carryout 29 COMB LCCOMB_X29_Y26_N0 4 " "Info: 29: + IC(0.871 ns) + CELL(0.177 ns) = 35.309 ns; Loc. = LCCOMB_X29_Y26_N0; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:14:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.178 ns) 36.702 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:13:G2:halfadder3\|sum 30 COMB LCCOMB_X25_Y23_N12 4 " "Info: 30: + IC(1.215 ns) + CELL(0.178 ns) = 36.702 ns; Loc. = LCCOMB_X25_Y23_N12; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:19:IFF3:13:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.393 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.470 ns) + CELL(0.177 ns) 38.349 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|carryout 31 COMB LCCOMB_X30_Y25_N18 3 " "Info: 31: + IC(1.470 ns) + CELL(0.177 ns) = 38.349 ns; Loc. = LCCOMB_X30_Y25_N18; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:11:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.322 ns) + CELL(0.521 ns) 39.192 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:11:G2:halfadder3\|sum 32 COMB LCCOMB_X30_Y25_N20 4 " "Info: 32: + IC(0.322 ns) + CELL(0.521 ns) = 39.192 ns; Loc. = LCCOMB_X30_Y25_N20; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:11:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.847 ns) + CELL(0.521 ns) 40.560 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:9:G2:halfadder3\|sum 33 COMB LCCOMB_X28_Y25_N18 5 " "Info: 33: + IC(0.847 ns) + CELL(0.521 ns) = 40.560 ns; Loc. = LCCOMB_X28_Y25_N18; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:13:IFF3:9:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.368 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.516 ns) 41.373 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:7:G2:halfadder3\|sum 34 COMB LCCOMB_X28_Y25_N20 3 " "Info: 34: + IC(0.297 ns) + CELL(0.516 ns) = 41.373 ns; Loc. = LCCOMB_X28_Y25_N20; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:7:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.813 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.339 ns) + CELL(0.545 ns) 42.257 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|sum 35 COMB LCCOMB_X28_Y25_N6 3 " "Info: 35: + IC(0.339 ns) + CELL(0.545 ns) = 42.257 ns; Loc. = LCCOMB_X28_Y25_N6; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:5:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.884 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.322 ns) 43.735 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:4:G2:halfadder3\|carryout 36 COMB LCCOMB_X30_Y24_N6 5 " "Info: 36: + IC(1.156 ns) + CELL(0.322 ns) = 43.735 ns; Loc. = LCCOMB_X30_Y24_N6; Fanout = 5; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:4:G2:halfadder3\|carryout'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.848 ns) + CELL(0.544 ns) 45.127 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:3:G2:halfadder3\|sum 37 COMB LCCOMB_X28_Y24_N26 2 " "Info: 37: + IC(0.848 ns) + CELL(0.544 ns) = 45.127 ns; Loc. = LCCOMB_X28_Y24_N26; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:3:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.392 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.535 ns) + CELL(0.516 ns) 46.178 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:2:IFF3:0:G2:halfadder3\|carryout~0 38 COMB LCCOMB_X29_Y24_N2 2 " "Info: 38: + IC(0.535 ns) + CELL(0.516 ns) = 46.178 ns; Loc. = LCCOMB_X29_Y24_N2; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:2:IFF3:0:G2:halfadder3\|carryout~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.051 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.278 ns) 47.003 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:2:IFF3:0:G2:halfadder3\|carryout~1 39 COMB LCCOMB_X29_Y24_N28 2 " "Info: 39: + IC(0.547 ns) + CELL(0.278 ns) = 47.003 ns; Loc. = LCCOMB_X29_Y24_N28; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:2:IFF3:0:G2:halfadder3\|carryout~1'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.521 ns) 47.831 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum 40 COMB LCCOMB_X29_Y24_N12 1 " "Info: 40: + IC(0.307 ns) + CELL(0.521 ns) = 47.831 ns; Loc. = LCCOMB_X29_Y24_N12; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:0:IFF3:0:G2:halfadder3\|sum'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.828 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum } "NODE_NAME" } } { "../../hw3/onebitadder.vhd" "" { Text "C:/quartus/quartus/project/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 48.307 ns reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~0 41 COMB LCCOMB_X29_Y24_N30 2 " "Info: 41: + IC(0.298 ns) + CELL(0.178 ns) = 48.307 ns; Loc. = LCCOMB_X29_Y24_N30; Fanout = 2; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.178 ns) 48.792 ns pc_set_val_buff\[0\]~7 42 COMB LCCOMB_X29_Y24_N6 12 " "Info: 42: + IC(0.307 ns) + CELL(0.178 ns) = 48.792 ns; Loc. = LCCOMB_X29_Y24_N6; Fanout = 12; COMB Node = 'pc_set_val_buff\[0\]~7'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.421 ns) + CELL(0.178 ns) 50.391 ns pc_set_val_buff\[3\]~14 43 COMB LCCOMB_X38_Y24_N0 1 " "Info: 43: + IC(1.421 ns) + CELL(0.178 ns) = 50.391 ns; Loc. = LCCOMB_X38_Y24_N0; Fanout = 1; COMB Node = 'pc_set_val_buff\[3\]~14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { pc_set_val_buff[0]~7 pc_set_val_buff[3]~14 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 183 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 50.487 ns reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output 44 REG LCFF_X38_Y24_N1 1 " "Info: 44: + IC(0.000 ns) + CELL(0.096 ns) = 50.487 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[3]~14 reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "15.424 ns ( 30.55 % ) " "Info: Total cell delay = 15.424 ns ( 30.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "35.063 ns ( 69.45 % ) " "Info: Total interconnect delay = 35.063 ns ( 69.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "50.487 ns" { reg_32:IRlatch_DX|dflipflop:\G1:25:d|output alu_b_in~32 alu_b_in~33 alu_b_in~34 alu_b_in[7]~58 alu_b_in[7]~59 alu_b_in[7]~60 alu:alu_compo|carrysaveadder:addsub|opB_buffer[7] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout alu:alu_compo|data_result[21]~130 regFile_rA[21]~383 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 pc_set_val_buff[3]~14 reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "50.487 ns" { reg_32:IRlatch_DX|dflipflop:\G1:25:d|output {} alu_b_in~32 {} alu_b_in~33 {} alu_b_in~34 {} alu_b_in[7]~58 {} alu_b_in[7]~59 {} alu_b_in[7]~60 {} alu:alu_compo|carrysaveadder:addsub|opB_buffer[7] {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout {} alu:alu_compo|data_result[21]~130 {} regFile_rA[21]~383 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum {} reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 {} pc_set_val_buff[0]~7 {} pc_set_val_buff[3]~14 {} reg_32:PC_set_val|dflipflop:\G1:3:d|output {} } { 0.000ns 2.784ns 0.886ns 0.320ns 1.328ns 0.898ns 0.297ns 1.119ns 0.332ns 1.869ns 1.570ns 0.354ns 0.837ns 0.307ns 0.927ns 0.490ns 0.308ns 0.949ns 0.936ns 0.911ns 0.319ns 1.304ns 0.531ns 0.912ns 0.849ns 1.203ns 0.875ns 0.868ns 0.871ns 1.215ns 1.470ns 0.322ns 0.847ns 0.297ns 0.339ns 1.156ns 0.848ns 0.535ns 0.547ns 0.307ns 0.298ns 0.307ns 1.421ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.513ns 0.513ns 0.178ns 0.178ns 0.178ns 0.322ns 0.545ns 0.513ns 0.542ns 0.545ns 0.485ns 0.322ns 0.322ns 0.322ns 0.513ns 0.322ns 0.521ns 0.322ns 0.178ns 0.545ns 0.178ns 0.521ns 0.178ns 0.178ns 0.544ns 0.177ns 0.178ns 0.177ns 0.521ns 0.521ns 0.516ns 0.545ns 0.322ns 0.544ns 0.516ns 0.278ns 0.521ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.158 ns - Smallest " "Info: - Smallest clock skew is 0.158 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.441 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 4.441 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.602 ns) 4.441 ns reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output 2 REG LCFF_X38_Y24_N1 1 " "Info: 2: + IC(2.955 ns) + CELL(0.602 ns) = 4.441 ns; Loc. = LCFF_X38_Y24_N1; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:3:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { clock reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 33.46 % ) " "Info: Total cell delay = 1.486 ns ( 33.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.955 ns ( 66.54 % ) " "Info: Total interconnect delay = 2.955 ns ( 66.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { clock reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:3:d|output {} } { 0.000ns 0.000ns 2.955ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 4.283 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 4.283 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.797 ns) + CELL(0.602 ns) 4.283 ns reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output 2 REG LCFF_X41_Y19_N1 6 " "Info: 2: + IC(2.797 ns) + CELL(0.602 ns) = 4.283 ns; Loc. = LCFF_X41_Y19_N1; Fanout = 6; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:25:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.399 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 34.70 % ) " "Info: Total cell delay = 1.486 ns ( 34.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.797 ns ( 65.30 % ) " "Info: Total interconnect delay = 2.797 ns ( 65.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.283 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 2.797ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { clock reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:3:d|output {} } { 0.000ns 0.000ns 2.955ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.283 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 2.797ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "50.487 ns" { reg_32:IRlatch_DX|dflipflop:\G1:25:d|output alu_b_in~32 alu_b_in~33 alu_b_in~34 alu_b_in[7]~58 alu_b_in[7]~59 alu_b_in[7]~60 alu:alu_compo|carrysaveadder:addsub|opB_buffer[7] alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout alu:alu_compo|data_result[21]~130 regFile_rA[21]~383 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 pc_set_val_buff[0]~7 pc_set_val_buff[3]~14 reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "50.487 ns" { reg_32:IRlatch_DX|dflipflop:\G1:25:d|output {} alu_b_in~32 {} alu_b_in~33 {} alu_b_in~34 {} alu_b_in[7]~58 {} alu_b_in[7]~59 {} alu_b_in[7]~60 {} alu:alu_compo|carrysaveadder:addsub|opB_buffer[7] {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:31:IFF3:8:G1:G3:halfadder1|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:29:IFF3:7:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:25:IFF3:4:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:23:IFF3:2:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:22:IFF3:1:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:20:IFF3:1:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:18:IFF3:1:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:17:IFF3:1:G2:halfadder3|sum {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:15:IFF3:0:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:13:IFF3:0:G2:halfadder3|carryout {} alu:alu_compo|carrysaveadder:addsub|onebitadder:\IFF2:11:IFF3:0:G2:halfadder3|carryout {} alu:alu_compo|data_result[21]~130 {} regFile_rA[21]~383 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:31:IFF3:21:G1:G3:halfadder1|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:19:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:18:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:16:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:24:IFF3:16:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:22:IFF3:15:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:14:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:19:IFF3:13:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:11:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:11:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:13:IFF3:9:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:7:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:5:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:4:G2:halfadder3|carryout {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:3:G2:halfadder3|sum {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~0 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:2:IFF3:0:G2:halfadder3|carryout~1 {} comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:0:IFF3:0:G2:halfadder3|sum {} reg_32:PC_set_val|dflipflop:\G1:5:d|output~0 {} pc_set_val_buff[0]~7 {} pc_set_val_buff[3]~14 {} reg_32:PC_set_val|dflipflop:\G1:3:d|output {} } { 0.000ns 2.784ns 0.886ns 0.320ns 1.328ns 0.898ns 0.297ns 1.119ns 0.332ns 1.869ns 1.570ns 0.354ns 0.837ns 0.307ns 0.927ns 0.490ns 0.308ns 0.949ns 0.936ns 0.911ns 0.319ns 1.304ns 0.531ns 0.912ns 0.849ns 1.203ns 0.875ns 0.868ns 0.871ns 1.215ns 1.470ns 0.322ns 0.847ns 0.297ns 0.339ns 1.156ns 0.848ns 0.535ns 0.547ns 0.307ns 0.298ns 0.307ns 1.421ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.513ns 0.513ns 0.178ns 0.178ns 0.178ns 0.322ns 0.545ns 0.513ns 0.542ns 0.545ns 0.485ns 0.322ns 0.322ns 0.322ns 0.513ns 0.322ns 0.521ns 0.322ns 0.178ns 0.545ns 0.178ns 0.521ns 0.178ns 0.178ns 0.544ns 0.177ns 0.178ns 0.177ns 0.521ns 0.521ns 0.516ns 0.545ns 0.322ns 0.544ns 0.516ns 0.278ns 0.521ns 0.178ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.441 ns" { clock reg_32:PC_set_val|dflipflop:\G1:3:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.441 ns" { clock {} clock~combout {} reg_32:PC_set_val|dflipflop:\G1:3:d|output {} } { 0.000ns 0.000ns 2.955ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.283 ns" { clock reg_32:IRlatch_DX|dflipflop:\G1:25:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.283 ns" { clock {} clock~combout {} reg_32:IRlatch_DX|dflipflop:\G1:25:d|output {} } { 0.000ns 0.000ns 2.797ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "reset " "Info: No valid register-to-register data paths exist for clock \"reset\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output led_ctrl:output_control\|assert_signal:assert4\|output clock 20.42 ns " "Info: Found hold time violation between source  pin or register \"reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output\" and destination pin or register \"led_ctrl:output_control\|assert_signal:assert4\|output\" for clock \"clock\" (Hold time is 20.42 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "24.115 ns + Largest " "Info: + Largest clock skew is 24.115 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 28.050 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 28.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(26.564 ns) + CELL(0.602 ns) 28.050 ns led_ctrl:output_control\|assert_signal:assert4\|output 2 REG LCFF_X51_Y17_N23 2 " "Info: 2: + IC(26.564 ns) + CELL(0.602 ns) = 28.050 ns; Loc. = LCFF_X51_Y17_N23; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert4\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "27.166 ns" { clock led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 5.30 % ) " "Info: Total cell delay = 1.486 ns ( 5.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.564 ns ( 94.70 % ) " "Info: Total interconnect delay = 26.564 ns ( 94.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.050 ns" { clock led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "28.050 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert4|output {} } { 0.000ns 0.000ns 26.564ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.935 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 3.935 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.449 ns) + CELL(0.602 ns) 3.935 ns reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output 2 REG LCFF_X42_Y17_N1 37 " "Info: 2: + IC(2.449 ns) + CELL(0.602 ns) = 3.935 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 37; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.051 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:0:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 37.76 % ) " "Info: Total cell delay = 1.486 ns ( 37.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.449 ns ( 62.24 % ) " "Info: Total interconnect delay = 2.449 ns ( 62.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.050 ns" { clock led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "28.050 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert4|output {} } { 0.000ns 0.000ns 26.564ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.704 ns - Shortest register register " "Info: - Shortest register to register delay is 3.704 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output 1 REG LCFF_X42_Y17_N1 37 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y17_N1; Fanout = 37; REG Node = 'reg_32:Olatch_XM\|dflipflop:\\G1:0:d\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:Olatch_XM|dflipflop:\G1:0:d|output } "NODE_NAME" } } { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.374 ns) + CELL(0.178 ns) 0.552 ns regFile_rA~24 2 COMB LCCOMB_X42_Y17_N12 1 " "Info: 2: + IC(0.374 ns) + CELL(0.178 ns) = 0.552 ns; Loc. = LCCOMB_X42_Y17_N12; Fanout = 1; COMB Node = 'regFile_rA~24'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.552 ns" { reg_32:Olatch_XM|dflipflop:\G1:0:d|output regFile_rA~24 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.178 ns) 1.033 ns regFile_rA\[0\] 3 COMB LCCOMB_X42_Y17_N6 29 " "Info: 3: + IC(0.303 ns) + CELL(0.178 ns) = 1.033 ns; Loc. = LCCOMB_X42_Y17_N6; Fanout = 29; COMB Node = 'regFile_rA\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.481 ns" { regFile_rA~24 regFile_rA[0] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 174 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.322 ns) 2.812 ns led_ctrl:output_control\|comb~63 4 COMB LCCOMB_X51_Y17_N4 2 " "Info: 4: + IC(1.457 ns) + CELL(0.322 ns) = 2.812 ns; Loc. = LCCOMB_X51_Y17_N4; Fanout = 2; COMB Node = 'led_ctrl:output_control\|comb~63'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { regFile_rA[0] led_ctrl:output_control|comb~63 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.491 ns) 3.608 ns led_ctrl:output_control\|assert_signal:assert4\|output~0 5 COMB LCCOMB_X51_Y17_N22 1 " "Info: 5: + IC(0.305 ns) + CELL(0.491 ns) = 3.608 ns; Loc. = LCCOMB_X51_Y17_N22; Fanout = 1; COMB Node = 'led_ctrl:output_control\|assert_signal:assert4\|output~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.796 ns" { led_ctrl:output_control|comb~63 led_ctrl:output_control|assert_signal:assert4|output~0 } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 3.704 ns led_ctrl:output_control\|assert_signal:assert4\|output 6 REG LCFF_X51_Y17_N23 2 " "Info: 6: + IC(0.000 ns) + CELL(0.096 ns) = 3.704 ns; Loc. = LCFF_X51_Y17_N23; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert4\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { led_ctrl:output_control|assert_signal:assert4|output~0 led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.265 ns ( 34.15 % ) " "Info: Total cell delay = 1.265 ns ( 34.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.439 ns ( 65.85 % ) " "Info: Total interconnect delay = 2.439 ns ( 65.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { reg_32:Olatch_XM|dflipflop:\G1:0:d|output regFile_rA~24 regFile_rA[0] led_ctrl:output_control|comb~63 led_ctrl:output_control|assert_signal:assert4|output~0 led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { reg_32:Olatch_XM|dflipflop:\G1:0:d|output {} regFile_rA~24 {} regFile_rA[0] {} led_ctrl:output_control|comb~63 {} led_ctrl:output_control|assert_signal:assert4|output~0 {} led_ctrl:output_control|assert_signal:assert4|output {} } { 0.000ns 0.374ns 0.303ns 1.457ns 0.305ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.491ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../../regfile/dflipflop.vhd" "" { Text "C:/quartus/quartus/project/regfile/dflipflop.vhd" 7 -1 0 } } { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.050 ns" { clock led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "28.050 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert4|output {} } { 0.000ns 0.000ns 26.564ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.935 ns" { clock reg_32:Olatch_XM|dflipflop:\G1:0:d|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.935 ns" { clock {} clock~combout {} reg_32:Olatch_XM|dflipflop:\G1:0:d|output {} } { 0.000ns 0.000ns 2.449ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.704 ns" { reg_32:Olatch_XM|dflipflop:\G1:0:d|output regFile_rA~24 regFile_rA[0] led_ctrl:output_control|comb~63 led_ctrl:output_control|assert_signal:assert4|output~0 led_ctrl:output_control|assert_signal:assert4|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "3.704 ns" { reg_32:Olatch_XM|dflipflop:\G1:0:d|output {} regFile_rA~24 {} regFile_rA[0] {} led_ctrl:output_control|comb~63 {} led_ctrl:output_control|assert_signal:assert4|output~0 {} led_ctrl:output_control|assert_signal:assert4|output {} } { 0.000ns 0.374ns 0.303ns 1.457ns 0.305ns 0.000ns } { 0.000ns 0.178ns 0.178ns 0.322ns 0.491ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[3\] clock 5.008 ns register " "Info: tsu for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[3\]\", clock pin = \"clock\") is 5.008 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.744 ns + Longest pin register " "Info: + Longest pin to register delay is 9.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[3\] 1 PIN PIN_W26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W26; Fanout = 2; PIN Node = 'keyboard_in\[3\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[3] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.777 ns) + CELL(0.512 ns) 9.173 ns input_ctrl:input_control\|process_0~4 2 COMB LCCOMB_X31_Y28_N26 2 " "Info: 2: + IC(7.777 ns) + CELL(0.512 ns) = 9.173 ns; Loc. = LCCOMB_X31_Y28_N26; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~4'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.289 ns" { keyboard_in[3] input_ctrl:input_control|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 9.648 ns input_ctrl:input_control\|check\[0\]~0 3 COMB LCCOMB_X31_Y28_N22 1 " "Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 9.648 ns; Loc. = LCCOMB_X31_Y28_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { input_ctrl:input_control|process_0~4 input_ctrl:input_control|check[0]~0 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.744 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X31_Y28_N23 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.744 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~0 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.670 ns ( 17.14 % ) " "Info: Total cell delay = 1.670 ns ( 17.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.074 ns ( 82.86 % ) " "Info: Total interconnect delay = 8.074 ns ( 82.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.744 ns" { keyboard_in[3] input_ctrl:input_control|process_0~4 input_ctrl:input_control|check[0]~0 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.744 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~4 {} input_ctrl:input_control|check[0]~0 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 7.777ns 0.297ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.698 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 4.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.212 ns) + CELL(0.602 ns) 4.698 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X31_Y28_N23 6 " "Info: 2: + IC(3.212 ns) + CELL(0.602 ns) = 4.698 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 31.63 % ) " "Info: Total cell delay = 1.486 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 68.37 % ) " "Info: Total interconnect delay = 3.212 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 3.212ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.744 ns" { keyboard_in[3] input_ctrl:input_control|process_0~4 input_ctrl:input_control|check[0]~0 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "9.744 ns" { keyboard_in[3] {} keyboard_in[3]~combout {} input_ctrl:input_control|process_0~4 {} input_ctrl:input_control|check[0]~0 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 7.777ns 0.297ns 0.000ns } { 0.000ns 0.884ns 0.512ns 0.178ns 0.096ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 3.212ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock led_14\[2\] led_ctrl:output_control\|assert_signal:assert2\|output 33.631 ns register " "Info: tco from clock \"clock\" to destination pin \"led_14\[2\]\" through register \"led_ctrl:output_control\|assert_signal:assert2\|output\" is 33.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 28.023 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 28.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(26.537 ns) + CELL(0.602 ns) 28.023 ns led_ctrl:output_control\|assert_signal:assert2\|output 2 REG LCFF_X49_Y17_N25 2 " "Info: 2: + IC(26.537 ns) + CELL(0.602 ns) = 28.023 ns; Loc. = LCFF_X49_Y17_N25; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert2\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "27.139 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 5.30 % ) " "Info: Total cell delay = 1.486 ns ( 5.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.537 ns ( 94.70 % ) " "Info: Total interconnect delay = 26.537 ns ( 94.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.023 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "28.023 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.000ns 26.537ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.331 ns + Longest register pin " "Info: + Longest register to pin delay is 5.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_ctrl:output_control\|assert_signal:assert2\|output 1 REG LCFF_X49_Y17_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y17_N25; Fanout = 2; REG Node = 'led_ctrl:output_control\|assert_signal:assert2\|output'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "assert_signal.vhd" "" { Text "C:/quartus/quartus/project/final/final project/assert_signal.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.501 ns) + CELL(2.830 ns) 5.331 ns led_14\[2\] 2 PIN PIN_M22 0 " "Info: 2: + IC(2.501 ns) + CELL(2.830 ns) = 5.331 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'led_14\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { led_ctrl:output_control|assert_signal:assert2|output led_14[2] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.830 ns ( 53.09 % ) " "Info: Total cell delay = 2.830 ns ( 53.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.501 ns ( 46.91 % ) " "Info: Total interconnect delay = 2.501 ns ( 46.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { led_ctrl:output_control|assert_signal:assert2|output led_14[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { led_ctrl:output_control|assert_signal:assert2|output {} led_14[2] {} } { 0.000ns 2.501ns } { 0.000ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "28.023 ns" { clock led_ctrl:output_control|assert_signal:assert2|output } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "28.023 ns" { clock {} clock~combout {} led_ctrl:output_control|assert_signal:assert2|output {} } { 0.000ns 0.000ns 26.537ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.331 ns" { led_ctrl:output_control|assert_signal:assert2|output led_14[2] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.331 ns" { led_ctrl:output_control|assert_signal:assert2|output {} led_14[2] {} } { 0.000ns 2.501ns } { 0.000ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "input_ctrl:input_control\|check\[0\] keyboard_in\[0\] clock -3.266 ns register " "Info: th for register \"input_ctrl:input_control\|check\[0\]\" (data pin = \"keyboard_in\[0\]\", clock pin = \"clock\") is -3.266 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 4.698 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 4.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns clock 1 CLK PIN_W25 2132 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_W25; Fanout = 2132; CLK Node = 'clock'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.212 ns) + CELL(0.602 ns) 4.698 ns input_ctrl:input_control\|check\[0\] 2 REG LCFF_X31_Y28_N23 6 " "Info: 2: + IC(3.212 ns) + CELL(0.602 ns) = 4.698 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.814 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.486 ns ( 31.63 % ) " "Info: Total cell delay = 1.486 ns ( 31.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.212 ns ( 68.37 % ) " "Info: Total interconnect delay = 3.212 ns ( 68.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 3.212ns } { 0.000ns 0.884ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.250 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.250 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.884 ns) 0.884 ns keyboard_in\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.884 ns) = 0.884 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'keyboard_in\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboard_in[0] } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/quartus/quartus/project/final/final project/processor.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.617 ns) + CELL(0.178 ns) 7.679 ns input_ctrl:input_control\|process_0~4 2 COMB LCCOMB_X31_Y28_N26 2 " "Info: 2: + IC(6.617 ns) + CELL(0.178 ns) = 7.679 ns; Loc. = LCCOMB_X31_Y28_N26; Fanout = 2; COMB Node = 'input_ctrl:input_control\|process_0~4'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.795 ns" { keyboard_in[0] input_ctrl:input_control|process_0~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.178 ns) 8.154 ns input_ctrl:input_control\|check\[0\]~0 3 COMB LCCOMB_X31_Y28_N22 1 " "Info: 3: + IC(0.297 ns) + CELL(0.178 ns) = 8.154 ns; Loc. = LCCOMB_X31_Y28_N22; Fanout = 1; COMB Node = 'input_ctrl:input_control\|check\[0\]~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { input_ctrl:input_control|process_0~4 input_ctrl:input_control|check[0]~0 } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 8.250 ns input_ctrl:input_control\|check\[0\] 4 REG LCFF_X31_Y28_N23 6 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 8.250 ns; Loc. = LCFF_X31_Y28_N23; Fanout = 6; REG Node = 'input_ctrl:input_control\|check\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { input_ctrl:input_control|check[0]~0 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "input_ctrl.vhd" "" { Text "C:/quartus/quartus/project/final/final project/input_ctrl.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.336 ns ( 16.19 % ) " "Info: Total cell delay = 1.336 ns ( 16.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.914 ns ( 83.81 % ) " "Info: Total interconnect delay = 6.914 ns ( 83.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.250 ns" { keyboard_in[0] input_ctrl:input_control|process_0~4 input_ctrl:input_control|check[0]~0 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.250 ns" { keyboard_in[0] {} keyboard_in[0]~combout {} input_ctrl:input_control|process_0~4 {} input_ctrl:input_control|check[0]~0 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.617ns 0.297ns 0.000ns } { 0.000ns 0.884ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { clock input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { clock {} clock~combout {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 3.212ns } { 0.000ns 0.884ns 0.602ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "8.250 ns" { keyboard_in[0] input_ctrl:input_control|process_0~4 input_ctrl:input_control|check[0]~0 input_ctrl:input_control|check[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "8.250 ns" { keyboard_in[0] {} keyboard_in[0]~combout {} input_ctrl:input_control|process_0~4 {} input_ctrl:input_control|check[0]~0 {} input_ctrl:input_control|check[0] {} } { 0.000ns 0.000ns 6.617ns 0.297ns 0.000ns } { 0.000ns 0.884ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 04:00:58 2013 " "Info: Processing ended: Sat Apr 27 04:00:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 352 s " "Info: Quartus II Full Compilation was successful. 0 errors, 352 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
