{"vcs1":{"timestamp_begin":1747641252.762278756, "rt":7.26, "ut":7.41, "st":0.56}}
{"vcselab":{"timestamp_begin":1747641260.095385790, "rt":0.37, "ut":0.25, "st":0.11}}
{"link":{"timestamp_begin":1747641260.516664355, "rt":0.41, "ut":0.16, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747641252.131779708}
{"VCS_COMP_START_TIME": 1747641252.131779708}
{"VCS_COMP_END_TIME": 1747641261.064754374}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 488976}}
{"vcselab": {"peak_mem": 183884}}
