

================================================================
== Vivado HLS Report for 'runQueue'
================================================================
* Date:           Sat Dec  5 20:06:40 2015

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        CAV_MidtermPriorityQueue_Verilog_Runner
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      5.26|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 2  |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- Loop 3  |    ?|    ?|         3|          -|          -|     ?|    no    |
        |- Loop 4  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 16
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (localFull_load)
	4  / (!localFull_load)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / (localFull_load) | (localFull_load_1)
	4  / (!localFull_load & !localFull_load_1)
7 --> 
	9  / (localEmpty_load)
	8  / (!localEmpty_load)
8 --> 
	9  / true
9 --> 
	10  / (localEmpty_load) | (localEmpty_load_1)
	8  / (!localEmpty_load & !localEmpty_load_1)
10 --> 
	12  / (localFull_load_2)
	11  / (!localFull_load_2)
11 --> 
	12  / true
12 --> 
	13  / (!localFull_load_2 & !localFull_load_3)
	14  / (localFull_load_2) | (localFull_load_3)
13 --> 
	11  / true
14 --> 
	16  / (localEmpty_load_2)
	15  / (!localEmpty_load_2)
15 --> 
	16  / true
16 --> 
	15  / (!localEmpty_load_2 & !localEmpty_load_3)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: full_read [1/1] 0.00ns
:9  %full_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %full)

ST_1: empty_assign [1/1] 0.00ns
:12  %empty_assign = alloca i1, align 1

ST_1: full_assign [1/1] 0.00ns
:13  %full_assign = alloca i1, align 1

ST_1: localFull [1/1] 0.00ns
:14  %localFull = alloca i1, align 1

ST_1: localEmpty [1/1] 0.00ns
:15  %localEmpty = alloca i1, align 1

ST_1: stg_22 [1/1] 0.00ns
:17  store volatile i1 %full_read, i1* %full_assign, align 1


 <State 2>: 1.52ns
ST_2: full_assign_load_1 [1/1] 0.00ns
:31  %full_assign_load_1 = load volatile i1* %full_assign, align 1

ST_2: stg_24 [1/1] 1.52ns
:32  store volatile i1 %full_assign_load_1, i1* %localFull, align 1


 <State 3>: 1.57ns
ST_3: stg_25 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i4* %priorityOut_V), !map !7

ST_3: stg_26 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i4 %priorityIn_V), !map !11

ST_3: stg_27 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i2* %cmdOut_V), !map !17

ST_3: stg_28 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %empty), !map !21

ST_3: stg_29 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i1 %full), !map !25

ST_3: stg_30 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %currentPriority_V), !map !29

ST_3: stg_31 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %fullOut), !map !33

ST_3: stg_32 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !37

ST_3: stg_33 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @str) nounwind

ST_3: empty_read [1/1] 0.00ns
:10  %empty_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %empty)

ST_3: priorityIn_V_read [1/1] 0.00ns
:11  %priorityIn_V_read = call i4 @_ssdm_op_Read.ap_none.i4(i4 %priorityIn_V)

ST_3: stg_36 [1/1] 0.00ns
:16  store volatile i1 %empty_read, i1* %empty_assign, align 1

ST_3: stg_37 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecWire(i1* %fullOut, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_38 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecWire(i4* %currentPriority_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_39 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecWire(i1 %full, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_40 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecWire(i1 %empty, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_41 [1/1] 0.00ns
:22  call void (...)* @_ssdm_op_SpecWire(i2* %cmdOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_42 [1/1] 0.00ns
:23  call void (...)* @_ssdm_op_SpecWire(i4 %priorityIn_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_43 [1/1] 0.00ns
:24  call void (...)* @_ssdm_op_SpecWire(i4* %priorityOut_V, [8 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_44 [1/1] 0.00ns
:25  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_3: stg_45 [1/1] 0.00ns
:26  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_3: tmp_4 [1/1] 0.00ns
:27  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str4)

ST_3: stg_47 [1/1] 0.00ns
:28  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind

ST_3: last_1 [1/1] 0.00ns
:29  %last_1 = zext i4 %priorityIn_V_read to i32

ST_3: empty_2 [1/1] 0.00ns
:30  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_3: localFull_load [1/1] 0.00ns
:33  %localFull_load = load volatile i1* %localFull, align 1

ST_3: stg_51 [1/1] 0.00ns
:34  br i1 %localFull_load, label %.preheader, label %.preheader88

ST_3: stg_52 [1/1] 0.00ns
.preheader88:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_3: stg_53 [1/1] 0.00ns
.preheader88:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 0)

ST_3: stg_54 [1/1] 1.57ns
.preheader88:2  br label %2


 <State 4>: 0.00ns
ST_4: stg_55 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: full_assign_load [1/1] 0.00ns
:5  %full_assign_load = load volatile i1* %full_assign, align 1

ST_4: stg_57 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %fullOut, i1 %full_assign_load)


 <State 5>: 1.52ns
ST_5: localFull_1 [1/1] 0.00ns
:8  %localFull_1 = load volatile i1* %full_assign, align 1

ST_5: stg_59 [1/1] 1.52ns
:9  store volatile i1 %localFull_1, i1* %localFull, align 1


 <State 6>: 2.44ns
ST_6: i_reg2mem [1/1] 0.00ns
:0  %i_reg2mem = phi i32 [ %i, %1 ], [ 1, %.preheader88 ]

ST_6: tmp_reg2mem [1/1] 0.00ns
:1  %tmp_reg2mem = phi i4 [ %tmp, %1 ], [ 0, %.preheader88 ]

ST_6: stg_62 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_reg2mem)

ST_6: stg_63 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecIFCore(i4* %currentPriority_V, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: stg_64 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecIFCore(i1* %fullOut, [1 x i8]* @p_str1, [10 x i8]* @p_str3, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_6: localFull_load_1 [1/1] 0.00ns
:10  %localFull_load_1 = load volatile i1* %localFull, align 1

ST_6: i [1/1] 2.44ns
:11  %i = add nsw i32 %i_reg2mem, 1

ST_6: stg_67 [1/1] 0.00ns
:12  br i1 %localFull_load_1, label %.preheader, label %1

ST_6: stg_68 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_6: tmp [1/1] 0.00ns
:1  %tmp = trunc i32 %i_reg2mem to i4

ST_6: stg_70 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp)

ST_6: stg_71 [1/1] 0.00ns
:3  br label %2

ST_6: last [1/1] 0.00ns
.preheader:0  %last = alloca i32, align 4

ST_6: stg_73 [1/1] 1.57ns
.preheader:1  store i32 0, i32* %last, align 4

ST_6: stg_74 [1/1] 0.00ns
.preheader:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_6: stg_75 [1/1] 0.00ns
.preheader:4  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_6: localEmpty_1 [1/1] 0.00ns
.preheader:5  %localEmpty_1 = load volatile i1* %empty_assign, align 1

ST_6: stg_77 [1/1] 1.52ns
.preheader:6  store volatile i1 %localEmpty_1, i1* %localEmpty, align 1


 <State 7>: 1.57ns
ST_7: last_load [1/1] 0.00ns
.preheader:2  %last_load = load i32* %last, align 4

ST_7: localEmpty_load [1/1] 0.00ns
.preheader:7  %localEmpty_load = load volatile i1* %localEmpty, align 1

ST_7: stg_80 [1/1] 1.30ns
.preheader:8  br i1 %localEmpty_load, label %.loopexit86, label %3

ST_7: stg_81 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_7: stg_82 [1/1] 1.57ns
:1  br label %5


 <State 8>: 1.52ns
ST_8: stg_83 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_8: localEmpty_2 [1/1] 0.00ns
:7  %localEmpty_2 = load volatile i1* %empty_assign, align 1

ST_8: stg_85 [1/1] 1.52ns
:8  store volatile i1 %localEmpty_2, i1* %localEmpty, align 1


 <State 9>: 5.18ns
ST_9: op2_assign_reg2mem [1/1] 0.00ns
:0  %op2_assign_reg2mem = phi i32 [ 0, %3 ], [ %i_1_reg2mem, %4 ]

ST_9: result_1_reg2mem [1/1] 0.00ns
:1  %result_1_reg2mem = phi i1 [ true, %3 ], [ %result_1_s, %4 ]

ST_9: i_1_reg2mem [1/1] 0.00ns
:2  %i_1_reg2mem = phi i32 [ 1, %3 ], [ %i_s, %4 ]

ST_9: tmp_3 [1/1] 2.52ns
:4  %tmp_3 = icmp eq i32 %last_1, %op2_assign_reg2mem

ST_9: result_1_s [1/1] 1.37ns
:5  %result_1_s = and i1 %tmp_3, %result_1_reg2mem

ST_9: stg_91 [1/1] 0.00ns
:6  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_9: localEmpty_load_1 [1/1] 0.00ns
:9  %localEmpty_load_1 = load volatile i1* %localEmpty, align 1

ST_9: i_s [1/1] 2.44ns
:10  %i_s = add nsw i32 %i_1_reg2mem, 1

ST_9: stg_94 [1/1] 1.30ns
:11  br i1 %localEmpty_load_1, label %.loopexit86, label %4

ST_9: stg_95 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_9: stg_96 [1/1] 0.00ns
:1  br label %5

ST_9: stg_97 [1/1] 0.00ns
.loopexit86:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_9: stg_98 [1/1] 0.00ns
.loopexit86:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_9: localFull_2 [1/1] 0.00ns
.loopexit86:3  %localFull_2 = load volatile i1* %full_assign, align 1

ST_9: stg_100 [1/1] 1.52ns
.loopexit86:4  store volatile i1 %localFull_2, i1* %localFull, align 1


 <State 10>: 1.57ns
ST_10: result_1_reg2mem_1 [1/1] 0.00ns
.loopexit86:0  %result_1_reg2mem_1 = phi i1 [ true, %.preheader ], [ %result_1_s, %5 ]

ST_10: localFull_load_2 [1/1] 0.00ns
.loopexit86:5  %localFull_load_2 = load volatile i1* %localFull, align 1

ST_10: stg_103 [1/1] 0.00ns
.loopexit86:6  br i1 %localFull_load_2, label %.loopexit85, label %6

ST_10: stg_104 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_10: stg_105 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 5)

ST_10: stg_106 [1/1] 1.57ns
:2  br label %8


 <State 11>: 1.52ns
ST_11: stg_107 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: localFull_3 [1/1] 0.00ns
:4  %localFull_3 = load volatile i1* %full_assign, align 1

ST_11: stg_109 [1/1] 1.52ns
:5  store volatile i1 %localFull_3, i1* %localFull, align 1


 <State 12>: 2.44ns
ST_12: i_3_reg2mem [1/1] 0.00ns
:0  %i_3_reg2mem = phi i32 [ 1, %6 ], [ %i_1, %7 ]

ST_12: tmp_6_reg2mem [1/1] 0.00ns
:1  %tmp_6_reg2mem = phi i4 [ 5, %6 ], [ %tmp_1, %7 ]

ST_12: stg_112 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %tmp_6_reg2mem)

ST_12: localFull_load_3 [1/1] 0.00ns
:6  %localFull_load_3 = load volatile i1* %localFull, align 1

ST_12: i_1 [1/1] 2.44ns
:7  %i_1 = add nsw i32 %i_3_reg2mem, 1

ST_12: stg_115 [1/1] 0.00ns
:8  br i1 %localFull_load_3, label %.loopexit85, label %7

ST_12: tmp_s [1/1] 0.00ns
:1  %tmp_s = sext i32 %i_3_reg2mem to i64

ST_12: random_priorities_addr [1/1] 0.00ns
:2  %random_priorities_addr = getelementptr [200 x i9]* @random_priorities, i64 0, i64 %tmp_s

ST_12: random_priorities_load [2/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_12: stg_119 [1/1] 0.00ns
.loopexit85:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_12: stg_120 [1/1] 0.00ns
.loopexit85:1  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_12: localEmpty_3 [1/1] 0.00ns
.loopexit85:2  %localEmpty_3 = load volatile i1* %empty_assign, align 1

ST_12: stg_122 [1/1] 1.52ns
.loopexit85:3  store volatile i1 %localEmpty_3, i1* %localEmpty, align 1


 <State 13>: 2.39ns
ST_13: stg_123 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 1)

ST_13: random_priorities_load [1/2] 2.39ns
:3  %random_priorities_load = load i9* %random_priorities_addr, align 2

ST_13: tmp_1 [1/1] 0.00ns
:4  %tmp_1 = trunc i9 %random_priorities_load to i4

ST_13: stg_126 [1/1] 0.00ns
:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %priorityOut_V, i4 %tmp_1)

ST_13: stg_127 [1/1] 0.00ns
:6  br label %8


 <State 14>: 5.26ns
ST_14: localEmpty_load_2 [1/1] 0.00ns
.loopexit85:4  %localEmpty_load_2 = load volatile i1* %localEmpty, align 1

ST_14: stg_129 [1/1] 1.30ns
.loopexit85:5  br i1 %localEmpty_load_2, label %.loopexit87, label %9

ST_14: stg_130 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_14: ult [1/1] 2.52ns
:1  %ult = icmp ult i32 %last_1, %last_load

ST_14: rev [1/1] 1.37ns
:2  %rev = xor i1 %ult, true

ST_14: p_result_s [1/1] 1.37ns
:3  %p_result_s = and i1 %rev, %result_1_reg2mem_1

ST_14: stg_134 [1/1] 0.00ns
:4  br label %11


 <State 15>: 1.52ns
ST_15: stg_135 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_15: stg_136 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %currentPriority_V, i4 %priorityIn_V_read)

ST_15: localEmpty_4 [1/1] 0.00ns
:2  %localEmpty_4 = load volatile i1* %empty_assign, align 1

ST_15: stg_138 [1/1] 1.52ns
:3  store volatile i1 %localEmpty_4, i1* %localEmpty, align 1


 <State 16>: 1.57ns
ST_16: localEmpty_load_3 [1/1] 0.00ns
:4  %localEmpty_load_3 = load volatile i1* %localEmpty, align 1

ST_16: stg_140 [1/1] 0.00ns
:5  br i1 %localEmpty_load_3, label %.loopexit, label %10

ST_16: stg_141 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 -2)

ST_16: stg_142 [1/1] 0.00ns
:1  br label %11

ST_16: stg_143 [1/1] 1.57ns
.loopexit:0  store i32 %last_1, i32* %last, align 4

ST_16: stg_144 [1/1] 1.30ns
.loopexit:1  br label %.loopexit87

ST_16: result_3_reg2mem [1/1] 0.00ns
.loopexit87:0  %result_3_reg2mem = phi i1 [ %result_1_reg2mem_1, %.loopexit85 ], [ %p_result_s, %.loopexit ]

ST_16: stg_146 [1/1] 0.00ns
.loopexit87:1  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_16: stg_147 [1/1] 0.00ns
.loopexit87:2  call void @_ssdm_op_Write.ap_none.volatile.i2P(i2* %cmdOut_V, i2 0)

ST_16: empty_3 [1/1] 0.00ns
.loopexit87:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

ST_16: empty_4 [1/1] 0.00ns
.loopexit87:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str4, i32 %tmp_4)

ST_16: stg_150 [1/1] 0.00ns
.loopexit87:5  ret i1 %result_3_reg2mem



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ priorityOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x509dc70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ priorityIn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x50a9e70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmdOut_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x507c680; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x507ed10; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ full]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x507e390; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentPriority_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x5070940; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fullOut]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x504cab0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ random_priorities]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; mode=0x5076070; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
full_read              (read             ) [ 00000000000000000]
empty_assign           (alloca           ) [ 00111111111111111]
full_assign            (alloca           ) [ 01111111111111000]
localFull              (alloca           ) [ 00111111111111000]
localEmpty             (alloca           ) [ 00111111111111111]
stg_22                 (store            ) [ 00000000000000000]
full_assign_load_1     (load             ) [ 00000000000000000]
stg_24                 (store            ) [ 00000000000000000]
stg_25                 (specbitsmap      ) [ 00000000000000000]
stg_26                 (specbitsmap      ) [ 00000000000000000]
stg_27                 (specbitsmap      ) [ 00000000000000000]
stg_28                 (specbitsmap      ) [ 00000000000000000]
stg_29                 (specbitsmap      ) [ 00000000000000000]
stg_30                 (specbitsmap      ) [ 00000000000000000]
stg_31                 (specbitsmap      ) [ 00000000000000000]
stg_32                 (specbitsmap      ) [ 00000000000000000]
stg_33                 (spectopmodule    ) [ 00000000000000000]
empty_read             (read             ) [ 00000000000000000]
priorityIn_V_read      (read             ) [ 00001111111111111]
stg_36                 (store            ) [ 00000000000000000]
stg_37                 (specwire         ) [ 00000000000000000]
stg_38                 (specwire         ) [ 00000000000000000]
stg_39                 (specwire         ) [ 00000000000000000]
stg_40                 (specwire         ) [ 00000000000000000]
stg_41                 (specwire         ) [ 00000000000000000]
stg_42                 (specwire         ) [ 00000000000000000]
stg_43                 (specwire         ) [ 00000000000000000]
stg_44                 (specwire         ) [ 00000000000000000]
stg_45                 (specifcore       ) [ 00000000000000000]
tmp_4                  (specregionbegin  ) [ 00001111111111111]
stg_47                 (specprotocol     ) [ 00000000000000000]
last_1                 (zext             ) [ 00001111111111111]
empty_2                (speclooptripcount) [ 00000000000000000]
localFull_load         (load             ) [ 00011110000000000]
stg_51                 (br               ) [ 00000000000000000]
stg_52                 (write            ) [ 00000000000000000]
stg_53                 (write            ) [ 00000000000000000]
stg_54                 (br               ) [ 00011110000000000]
stg_55                 (wait             ) [ 00000000000000000]
full_assign_load       (load             ) [ 00000000000000000]
stg_57                 (write            ) [ 00000000000000000]
localFull_1            (load             ) [ 00000000000000000]
stg_59                 (store            ) [ 00000000000000000]
i_reg2mem              (phi              ) [ 00000010000000000]
tmp_reg2mem            (phi              ) [ 00000010000000000]
stg_62                 (write            ) [ 00000000000000000]
stg_63                 (specifcore       ) [ 00000000000000000]
stg_64                 (specifcore       ) [ 00000000000000000]
localFull_load_1       (load             ) [ 00001110000000000]
i                      (add              ) [ 00011110000000000]
stg_67                 (br               ) [ 00000000000000000]
stg_68                 (write            ) [ 00000000000000000]
tmp                    (trunc            ) [ 00011110000000000]
stg_70                 (write            ) [ 00000000000000000]
stg_71                 (br               ) [ 00011110000000000]
last                   (alloca           ) [ 00001111111111111]
stg_73                 (store            ) [ 00000000000000000]
stg_74                 (wait             ) [ 00000000000000000]
stg_75                 (write            ) [ 00000000000000000]
localEmpty_1           (load             ) [ 00000000000000000]
stg_77                 (store            ) [ 00000000000000000]
last_load              (load             ) [ 00000000111111100]
localEmpty_load        (load             ) [ 00000001110000000]
stg_80                 (br               ) [ 00000001111000000]
stg_81                 (write            ) [ 00000000000000000]
stg_82                 (br               ) [ 00000001110000000]
stg_83                 (wait             ) [ 00000000000000000]
localEmpty_2           (load             ) [ 00000000000000000]
stg_85                 (store            ) [ 00000000000000000]
op2_assign_reg2mem     (phi              ) [ 00000000010000000]
result_1_reg2mem       (phi              ) [ 00000000010000000]
i_1_reg2mem            (phi              ) [ 00000001110000000]
tmp_3                  (icmp             ) [ 00000000000000000]
result_1_s             (and              ) [ 00000001111000000]
stg_91                 (write            ) [ 00000000000000000]
localEmpty_load_1      (load             ) [ 00000000110000000]
i_s                    (add              ) [ 00000001110000000]
stg_94                 (br               ) [ 00000001111000000]
stg_95                 (write            ) [ 00000000000000000]
stg_96                 (br               ) [ 00000001110000000]
stg_97                 (wait             ) [ 00000000000000000]
stg_98                 (write            ) [ 00000000000000000]
localFull_2            (load             ) [ 00000000000000000]
stg_100                (store            ) [ 00000000000000000]
result_1_reg2mem_1     (phi              ) [ 00000000001111111]
localFull_load_2       (load             ) [ 00000000001111000]
stg_103                (br               ) [ 00000000000000000]
stg_104                (write            ) [ 00000000000000000]
stg_105                (write            ) [ 00000000000000000]
stg_106                (br               ) [ 00000000001111000]
stg_107                (wait             ) [ 00000000000000000]
localFull_3            (load             ) [ 00000000000000000]
stg_109                (store            ) [ 00000000000000000]
i_3_reg2mem            (phi              ) [ 00000000000010000]
tmp_6_reg2mem          (phi              ) [ 00000000000010000]
stg_112                (write            ) [ 00000000000000000]
localFull_load_3       (load             ) [ 00000000000111000]
i_1                    (add              ) [ 00000000001111000]
stg_115                (br               ) [ 00000000000000000]
tmp_s                  (sext             ) [ 00000000000000000]
random_priorities_addr (getelementptr    ) [ 00000000000001000]
stg_119                (wait             ) [ 00000000000000000]
stg_120                (write            ) [ 00000000000000000]
localEmpty_3           (load             ) [ 00000000000000000]
stg_122                (store            ) [ 00000000000000000]
stg_123                (write            ) [ 00000000000000000]
random_priorities_load (load             ) [ 00000000000000000]
tmp_1                  (trunc            ) [ 00000000001111000]
stg_126                (write            ) [ 00000000000000000]
stg_127                (br               ) [ 00000000001111000]
localEmpty_load_2      (load             ) [ 00000000000000111]
stg_129                (br               ) [ 00000000000000111]
stg_130                (write            ) [ 00000000000000000]
ult                    (icmp             ) [ 00000000000000000]
rev                    (xor              ) [ 00000000000000000]
p_result_s             (and              ) [ 00000000000000111]
stg_134                (br               ) [ 00000000000000000]
stg_135                (wait             ) [ 00000000000000000]
stg_136                (write            ) [ 00000000000000000]
localEmpty_4           (load             ) [ 00000000000000000]
stg_138                (store            ) [ 00000000000000000]
localEmpty_load_3      (load             ) [ 00000000000000011]
stg_140                (br               ) [ 00000000000000000]
stg_141                (write            ) [ 00000000000000000]
stg_142                (br               ) [ 00000000000000000]
stg_143                (store            ) [ 00000000000000000]
stg_144                (br               ) [ 00000000000000000]
result_3_reg2mem       (phi              ) [ 00000000000000001]
stg_146                (wait             ) [ 00000000000000000]
stg_147                (write            ) [ 00000000000000000]
empty_3                (speclooptripcount) [ 00000000000000000]
empty_4                (specregionend    ) [ 00000000000000000]
stg_150                (ret              ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="priorityOut_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityOut_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="priorityIn_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="priorityIn_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmdOut_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmdOut_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="empty">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="full">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="full"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="currentPriority_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentPriority_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fullOut">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fullOut"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="random_priorities">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="random_priorities"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i4"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i2P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="empty_assign_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty_assign/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="full_assign_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="full_assign/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="localFull_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localFull/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="localEmpty_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="localEmpty/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="last_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="last/6 "/>
</bind>
</comp>

<comp id="98" class="1004" name="full_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="full_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="empty_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_read/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="priorityIn_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="4" slack="0"/>
<pin id="112" dir="0" index="1" bw="4" slack="0"/>
<pin id="113" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="priorityIn_V_read/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="2" slack="0"/>
<pin id="119" dir="0" index="2" bw="2" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_52/3 stg_68/6 stg_75/6 stg_81/7 stg_95/9 stg_98/9 stg_104/10 stg_120/12 stg_123/13 stg_130/14 stg_141/16 stg_147/16 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="4" slack="0"/>
<pin id="127" dir="0" index="2" bw="4" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_53/3 stg_70/6 stg_105/10 stg_126/13 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stg_57_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_57/4 "/>
</bind>
</comp>

<comp id="139" class="1004" name="grp_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="4" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_62/6 stg_91/9 stg_112/12 stg_136/15 "/>
</bind>
</comp>

<comp id="149" class="1004" name="random_priorities_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="9" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="random_priorities_addr/12 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="9" slack="2147483647"/>
<pin id="159" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="random_priorities_load/12 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i_reg2mem_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="3"/>
<pin id="163" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i_reg2mem_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="1" slack="3"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_reg2mem/6 "/>
</bind>
</comp>

<comp id="172" class="1005" name="tmp_reg2mem_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="4" slack="3"/>
<pin id="174" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="tmp_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_reg2mem_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="3"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_reg2mem/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="op2_assign_reg2mem_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="2"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="op2_assign_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="op2_assign_reg2mem_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="2"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="op2_assign_reg2mem/9 "/>
</bind>
</comp>

<comp id="195" class="1005" name="result_1_reg2mem_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="2"/>
<pin id="197" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="result_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="result_1_reg2mem_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="2"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem/9 "/>
</bind>
</comp>

<comp id="206" class="1005" name="i_1_reg2mem_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="i_1_reg2mem_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="2"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="32" slack="0"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_reg2mem/9 "/>
</bind>
</comp>

<comp id="219" class="1005" name="result_1_reg2mem_1_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="3"/>
<pin id="221" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="result_1_reg2mem_1 (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="result_1_reg2mem_1_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="3"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="1" slack="1"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_1_reg2mem_1/10 "/>
</bind>
</comp>

<comp id="231" class="1005" name="i_3_reg2mem_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="2"/>
<pin id="233" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="i_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="i_3_reg2mem_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="2"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="32" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3_reg2mem/12 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tmp_6_reg2mem_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="2"/>
<pin id="244" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="tmp_6_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_6_reg2mem_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="2"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="4" slack="1"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6_reg2mem/12 "/>
</bind>
</comp>

<comp id="254" class="1005" name="result_3_reg2mem_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="result_3_reg2mem (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="result_3_reg2mem_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="5"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="2"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="result_3_reg2mem/16 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_load_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="1"/>
<pin id="267" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="full_assign_load_1/2 full_assign_load/4 localFull_1/5 localFull_2/9 localFull_3/11 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="1"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_24/2 stg_59/5 stg_100/9 stg_109/11 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="2"/>
<pin id="276" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localFull_load/3 localFull_load_1/6 localFull_load_2/10 localFull_load_3/12 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="5"/>
<pin id="279" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_1/6 localEmpty_2/8 localEmpty_3/12 localEmpty_4/15 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_store_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="5"/>
<pin id="283" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_77/6 stg_85/8 stg_122/12 stg_138/15 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="6"/>
<pin id="287" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="localEmpty_load/7 localEmpty_load_1/9 localEmpty_load_2/14 localEmpty_load_3/16 "/>
</bind>
</comp>

<comp id="288" class="1004" name="stg_22_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="stg_36_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="1" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="2"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_36/3 "/>
</bind>
</comp>

<comp id="298" class="1004" name="last_1_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="4" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="last_1/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="i_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="32" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/6 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="32" slack="0"/>
<pin id="310" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="stg_73_store_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_73/6 "/>
</bind>
</comp>

<comp id="318" class="1004" name="last_load_load_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="1"/>
<pin id="320" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="last_load/7 "/>
</bind>
</comp>

<comp id="321" class="1004" name="tmp_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="6"/>
<pin id="323" dir="0" index="1" bw="32" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/9 "/>
</bind>
</comp>

<comp id="326" class="1004" name="result_1_s_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="result_1_s/9 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/9 "/>
</bind>
</comp>

<comp id="338" class="1004" name="i_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/12 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_s/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="354" class="1004" name="ult_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="10"/>
<pin id="356" dir="0" index="1" bw="32" slack="6"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/14 "/>
</bind>
</comp>

<comp id="358" class="1004" name="rev_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/14 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_result_s_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="3"/>
<pin id="367" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_result_s/14 "/>
</bind>
</comp>

<comp id="370" class="1004" name="stg_143_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="4" slack="12"/>
<pin id="372" dir="0" index="1" bw="32" slack="9"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_143/16 "/>
</bind>
</comp>

<comp id="374" class="1005" name="empty_assign_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="2"/>
<pin id="376" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_assign "/>
</bind>
</comp>

<comp id="380" class="1005" name="full_assign_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="full_assign "/>
</bind>
</comp>

<comp id="386" class="1005" name="localFull_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="localFull "/>
</bind>
</comp>

<comp id="392" class="1005" name="localEmpty_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="5"/>
<pin id="394" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="localEmpty "/>
</bind>
</comp>

<comp id="398" class="1005" name="priorityIn_V_read_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="6"/>
<pin id="400" dir="1" index="1" bw="4" slack="6"/>
</pin_list>
<bind>
<opset="priorityIn_V_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="last_1_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="6"/>
<pin id="405" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="last_1 "/>
</bind>
</comp>

<comp id="410" class="1005" name="localFull_load_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="3"/>
<pin id="412" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load "/>
</bind>
</comp>

<comp id="417" class="1005" name="i_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="422" class="1005" name="tmp_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="4" slack="0"/>
<pin id="424" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="427" class="1005" name="last_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="last "/>
</bind>
</comp>

<comp id="434" class="1005" name="last_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="6"/>
<pin id="436" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="last_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="localEmpty_load_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="2"/>
<pin id="441" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load "/>
</bind>
</comp>

<comp id="443" class="1005" name="result_1_s_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="result_1_s "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_s_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="0"/>
<pin id="454" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="457" class="1005" name="localFull_load_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="2"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localFull_load_2 "/>
</bind>
</comp>

<comp id="464" class="1005" name="i_1_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="0"/>
<pin id="466" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="469" class="1005" name="random_priorities_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="8" slack="1"/>
<pin id="471" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="random_priorities_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="tmp_1_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="4" slack="1"/>
<pin id="476" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="localEmpty_load_2_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="1" slack="2"/>
<pin id="481" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="localEmpty_load_2 "/>
</bind>
</comp>

<comp id="483" class="1005" name="p_result_s_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="2"/>
<pin id="485" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_result_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="18" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="18" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="18" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="102"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="28" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="2" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="129"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="64" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="12" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="56" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="66" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="147"><net_src comp="68" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="148"><net_src comp="72" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="74" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="160"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="175"><net_src comp="58" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="187"><net_src comp="34" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="62" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="217"><net_src comp="206" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="211" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="245"><net_src comp="72" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="246" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="263"><net_src comp="219" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="292"><net_src comp="98" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="104" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="110" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="306"><net_src comp="165" pin="4"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="311"><net_src comp="165" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="312"><net_src comp="308" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="325"><net_src comp="188" pin="4"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="321" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="199" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="211" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="62" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="235" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="62" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="347"><net_src comp="235" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="352"><net_src comp="156" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="70" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="219" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="377"><net_src comp="78" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="383"><net_src comp="82" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="389"><net_src comp="86" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="395"><net_src comp="90" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="397"><net_src comp="392" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="401"><net_src comp="110" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="406"><net_src comp="298" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="409"><net_src comp="403" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="413"><net_src comp="274" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="302" pin="2"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="425"><net_src comp="308" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="430"><net_src comp="94" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="437"><net_src comp="318" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="442"><net_src comp="285" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="326" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="455"><net_src comp="332" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="460"><net_src comp="274" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="467"><net_src comp="338" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="472"><net_src comp="149" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="477"><net_src comp="349" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="482"><net_src comp="285" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="364" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="257" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: priorityOut_V | {3 6 10 13 }
	Port: cmdOut_V | {3 6 7 9 10 12 13 14 16 }
	Port: currentPriority_V | {6 9 12 15 }
	Port: fullOut | {4 }
  - Chain level:
	State 1
		stg_22 : 1
	State 2
		stg_24 : 1
	State 3
		stg_51 : 1
	State 4
		stg_57 : 1
	State 5
		stg_59 : 1
	State 6
		stg_62 : 1
		i : 1
		stg_67 : 1
		tmp : 1
		stg_70 : 2
		stg_73 : 1
		stg_77 : 1
	State 7
		stg_80 : 1
	State 8
		stg_85 : 1
	State 9
		tmp_3 : 1
		result_1_s : 2
		i_s : 1
		stg_94 : 1
		stg_100 : 1
	State 10
		stg_103 : 1
	State 11
		stg_109 : 1
	State 12
		stg_112 : 1
		i_1 : 1
		stg_115 : 1
		tmp_s : 1
		random_priorities_addr : 2
		random_priorities_load : 3
		stg_122 : 1
	State 13
		tmp_1 : 1
		stg_126 : 2
	State 14
		stg_129 : 1
		rev : 1
		p_result_s : 1
	State 15
		stg_138 : 1
	State 16
		stg_140 : 1
		result_3_reg2mem : 1
		stg_150 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |            i_fu_302           |    0    |    32   |
|    add   |           i_s_fu_332          |    0    |    32   |
|          |           i_1_fu_338          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |          tmp_3_fu_321         |    0    |    40   |
|          |           ult_fu_354          |    0    |    40   |
|----------|-------------------------------|---------|---------|
|    and   |       result_1_s_fu_326       |    0    |    1    |
|          |       p_result_s_fu_364       |    0    |    1    |
|----------|-------------------------------|---------|---------|
|    xor   |           rev_fu_358          |    0    |    1    |
|----------|-------------------------------|---------|---------|
|          |      full_read_read_fu_98     |    0    |    0    |
|   read   |     empty_read_read_fu_104    |    0    |    0    |
|          | priorityIn_V_read_read_fu_110 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        grp_write_fu_116       |    0    |    0    |
|   write  |        grp_write_fu_124       |    0    |    0    |
|          |      stg_57_write_fu_132      |    0    |    0    |
|          |        grp_write_fu_139       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |         last_1_fu_298         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |           tmp_fu_308          |    0    |    0    |
|          |          tmp_1_fu_349         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   sext   |          tmp_s_fu_344         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   179   |
|----------|-------------------------------|---------|---------|

Memories:
+-----------------+--------+
|                 |  BRAM  |
+-----------------+--------+
|random_priorities|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|     empty_assign_reg_374     |    1   |
|      full_assign_reg_380     |    1   |
|      i_1_reg2mem_reg_206     |   32   |
|          i_1_reg_464         |   32   |
|      i_3_reg2mem_reg_231     |   32   |
|       i_reg2mem_reg_161      |   32   |
|           i_reg_417          |   32   |
|          i_s_reg_452         |   32   |
|        last_1_reg_403        |   32   |
|       last_load_reg_434      |   32   |
|         last_reg_427         |   32   |
|   localEmpty_load_2_reg_479  |    1   |
|    localEmpty_load_reg_439   |    1   |
|      localEmpty_reg_392      |    1   |
|   localFull_load_2_reg_457   |    1   |
|    localFull_load_reg_410    |    1   |
|       localFull_reg_386      |    1   |
|  op2_assign_reg2mem_reg_184  |   32   |
|      p_result_s_reg_483      |    1   |
|   priorityIn_V_read_reg_398  |    4   |
|random_priorities_addr_reg_469|    8   |
|  result_1_reg2mem_1_reg_219  |    1   |
|   result_1_reg2mem_reg_195   |    1   |
|      result_1_s_reg_443      |    1   |
|   result_3_reg2mem_reg_254   |    1   |
|         tmp_1_reg_474        |    4   |
|     tmp_6_reg2mem_reg_242    |    4   |
|      tmp_reg2mem_reg_172     |    4   |
|          tmp_reg_422         |    4   |
+------------------------------+--------+
|             Total            |   361  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------|------|------|------|--------||---------||---------|
|            Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------|------|------|------|--------||---------||---------|
|      grp_write_fu_116      |  p2  |   3  |   2  |    6   |
|      grp_write_fu_124      |  p2  |   4  |   4  |   16   ||    4    |
|      grp_write_fu_139      |  p2  |   3  |   4  |   12   ||    4    |
|      grp_access_fu_156     |  p0  |   2  |   8  |   16   ||    8    |
|     i_1_reg2mem_reg_206    |  p0  |   2  |  32  |   64   ||    32   |
| result_1_reg2mem_1_reg_219 |  p0  |   2  |   1  |    2   ||    1    |
|----------------------------|------|------|------|--------||---------||---------|
|            Total           |      |      |      |   116  ||   8.61  ||    49   |
|----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   179  |
|   Memory  |    1   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    -   |   49   |
|  Register |    -   |    -   |   361  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   361  |   228  |
+-----------+--------+--------+--------+--------+
