[{"DBLP title": "Shared-port register file architecture for low-energy VLIW processors.", "DBLP authors": ["Neeraj Goel", "Anshul Kumar", "Preeti Ranjan Panda"], "year": 2014, "MAG papers": [{"PaperId": 2029077128, "PaperTitle": "shared port register file architecture for low energy vliw processors", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["indian institute of technology delhi", "indian institute of technology delhi", "indian institute of technology delhi"]}], "source": "ES"}, {"DBLP title": "Integrating profile-driven parallelism detection and machine-learning-based mapping.", "DBLP authors": ["Zheng Wang", "Georgios Tournavitis", "Bj\u00f6rn Franke", "Michael F. P. O'Boyle"], "year": 2014, "MAG papers": [{"PaperId": 1987564528, "PaperTitle": "integrating profile driven parallelism detection and machine learning based mapping", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["lancaster university", "university of edinburgh", "intel", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Leveraging GPUs using cooperative loop speculation.", "DBLP authors": ["Mehrzad Samadi", "Amir Hormati", "Janghaeng Lee", "Scott A. Mahlke"], "year": 2014, "MAG papers": [{"PaperId": 2088754683, "PaperTitle": "leveraging gpus using cooperative loop speculation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of michigan", "google", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Endurance-aware cache line management for non-volatile caches.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie", "Norman P. Jouppi"], "year": 2014, "MAG papers": [{"PaperId": 2076739924, "PaperTitle": "endurance aware cache line management for non volatile caches", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["pennsylvania state university", "qualcomm", "hewlett packard", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "BPM/BPM+: Software-based dynamic memory partitioning mechanisms for mitigating DRAM bank-/channel-level interferences in multicore systems.", "DBLP authors": ["Lei Liu", "Zehan Cui", "Yong Li", "Yungang Bao", "Mingyu Chen", "Chengyong Wu"], "year": 2014, "MAG papers": [{"PaperId": 2099280458, "PaperTitle": "bpm bpm software based dynamic memory partitioning mechanisms for mitigating dram bank channel level interferences in multicore systems", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "university of pittsburgh", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Trace transitioning and exception handling in a trace-based JIT compiler for java.", "DBLP authors": ["Christian H\u00e4ubl", "Christian Wimmer", "Hanspeter M\u00f6ssenb\u00f6ck"], "year": 2014, "MAG papers": [{"PaperId": 2080508069, "PaperTitle": "trace transitioning and exception handling in a trace based jit compiler for java", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["johannes kepler university of linz", "oracle corporation", "johannes kepler university of linz"]}], "source": "ES"}, {"DBLP title": "HMTT: A hybrid hardware/software tracing system for bridging the DRAM access trace's semantic gap.", "DBLP authors": ["Yongbing Huang", "Licheng Chen", "Zehan Cui", "Yuan Ruan", "Yungang Bao", "Mingyu Chen", "Ninghui Sun"], "year": 2014, "MAG papers": [{"PaperId": 2147540684, "PaperTitle": "hmtt a hybrid hardware software tracing system for bridging the dram access trace s semantic gap", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Adaptive workload-aware task scheduling for single-ISA asymmetric multicore architectures.", "DBLP authors": ["Quan Chen", "Minyi Guo"], "year": 2014, "MAG papers": [{"PaperId": 2055099017, "PaperTitle": "adaptive workload aware task scheduling for single isa asymmetric multicore architectures", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Efficient hosted interpreters on the JVM.", "DBLP authors": ["G\u00fclfem Savrun-Yeni\u00e7eri", "Wei Zhang", "Huahan Zhang", "Eric Seckler", "Chen Li", "Stefan Brunthaler", "Per Larsen", "Michael Franz"], "year": 2014, "MAG papers": [{"PaperId": 2033197452, "PaperTitle": "efficient hosted interpreters on the jvm", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine", "university of california irvine"]}], "source": "ES"}, {"DBLP title": "Refresh pausing in DRAM memory systems.", "DBLP authors": ["Prashant J. Nair", "Chia-Chen Chou", "Moinuddin K. Qureshi"], "year": 2014, "MAG papers": [{"PaperId": 2046826852, "PaperTitle": "refresh pausing in dram memory systems", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Tuning the continual flow pipeline architecture with virtual register renaming.", "DBLP authors": ["Komal Jothi", "Haitham Akkary"], "year": 2014, "MAG papers": [{"PaperId": 2079746183, "PaperTitle": "tuning the continual flow pipeline architecture with virtual register renaming", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["american university of beirut", "american university of beirut"]}], "source": "ES"}, {"DBLP title": "Predicate-aware, makespan-preserving software pipelining of scheduling tables.", "DBLP authors": ["Thomas Carle", "Dumitru Potop-Butucaru"], "year": 2014, "MAG papers": [{"PaperId": 2047686075, "PaperTitle": "predicate aware makespan preserving software pipelining of scheduling tables", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["french institute for research in computer science and automation", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "A scalable and near-optimal representation of access schemes for memory management.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2014, "MAG papers": [{"PaperId": 2016647231, "PaperTitle": "a scalable and near optimal representation of access schemes for memory management", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of patras", "katholieke universiteit leuven", "university of patras", "university of patras"]}], "source": "ES"}, {"DBLP title": "Automatic feature generation for machine learning-based optimising compilation.", "DBLP authors": ["Hugh Leather", "Edwin V. Bonilla", "Michael F. P. O'Boyle"], "year": 2014, "MAG papers": [{"PaperId": 2101807486, "PaperTitle": "automatic feature generation for machine learning based optimising compilation", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of edinburgh", "australian national university", "university of edinburgh"]}], "source": "ES"}, {"DBLP title": "Virtual Ways: Low-Cost Coherence for Instruction Set Extensions with Architecturally Visible Storage.", "DBLP authors": ["Theo Kluter", "Samuel Burri", "Philip Brisk", "Edoardo Charbon", "Paolo Ienne"], "year": 2014, "MAG papers": [{"PaperId": 2066498039, "PaperTitle": "virtual ways low cost coherence for instruction set extensions with architecturally visible storage", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "delft university of technology", "ecole polytechnique federale de lausanne", "ecole polytechnique federale de lausanne", "university of california riverside"]}], "source": "ES"}, {"DBLP title": "A Portable Optimization Engine for Accelerating Irregular Data-Traversal Applications on SIMD Architectures.", "DBLP authors": ["Bin Ren", "Todd Mytkowicz", "Gagan Agrawal"], "year": 2014, "MAG papers": [{"PaperId": 1979790590, "PaperTitle": "a portable optimization engine for accelerating irregular data traversal applications on simd architectures", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["microsoft", "ohio state university", "ohio state university"]}], "source": "ES"}, {"DBLP title": "VGRIS: Virtualized GPU Resource Isolation and Scheduling in Cloud Gaming.", "DBLP authors": ["Zhengwei Qi", "Jianguo Yao", "Chao Zhang", "Miao Yu", "Zhizhou Yang", "Haibing Guan"], "year": 2014, "MAG papers": [{"PaperId": 2015518316, "PaperTitle": "vgris virtualized gpu resource isolation and scheduling in cloud gaming", "Year": 2014, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "A Retargetable Static Binary Translator for the ARM Architecture.", "DBLP authors": ["Bor-Yeh Shen", "Wei-Chung Hsu", "Wuu Yang"], "year": 2014, "MAG papers": [{"PaperId": 2064391085, "PaperTitle": "a retargetable static binary translator for the arm architecture", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Revisiting LP-NUCA Energy Consumption: Cache Access Policies and Adaptive Block Dropping.", "DBLP authors": ["Dar\u00edo Su\u00e1rez Gracia", "Alexandra Ferrer\u00f3n-Labari", "Luis Montesano Del Campo", "Teresa Monreal Arnal", "V\u00edctor Vi\u00f1als Y\u00fafera"], "year": 2014, "MAG papers": [{"PaperId": 2098817810, "PaperTitle": "revisiting lp nuca energy consumption cache access policies and adaptive block dropping", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of zaragoza", "polytechnic university of catalonia", "university of zaragoza", "university of zaragoza", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Deadline-Constrained Clustered Scheduling for VLIW Architectures using Power-Gated Register Files.", "DBLP authors": ["Zhibin Liang", "Wei Zhang", "Yung-Cheng Ma"], "year": 2014, "MAG papers": [{"PaperId": 1994185234, "PaperTitle": "deadline constrained clustered scheduling for vliw architectures using power gated register files", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["tianjin university", "chang gung university", "tianjin university"]}], "source": "ES"}, {"DBLP title": "Performance Portability Across Heterogeneous SoCs Using a Generalized Library-Based Approach.", "DBLP authors": ["Shuangde Fang", "Zidong Du", "Yuntan Fang", "Yuanjie Huang", "Yang Chen", "Lieven Eeckhout", "Olivier Temam", "Huawei Li", "Yunji Chen", "Chengyong Wu"], "year": 2014, "MAG papers": [{"PaperId": 2171601645, "PaperTitle": "performance portability across heterogeneous socs using a generalized library based approach", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["chinese academy of sciences", "chinese academy of sciences", "chinese academy of sciences", "ghent university", "microsoft", "chinese academy of sciences", "chinese academy of sciences", "french institute for research in computer science and automation", "chinese academy of sciences", "chinese academy of sciences"]}], "source": "ES"}, {"DBLP title": "Hadoop Extensions for Distributed Computing on Reconfigurable Active SSD Clusters.", "DBLP authors": ["Abdul Rahman Kaitoua", "Hazem M. Hajj", "Mazen A. R. Saghir", "Hassan Artail", "Haitham Akkary", "Mariette Awad", "Mageda Sharafeddine", "Khaleel W. Mershad"], "year": 2014, "MAG papers": [{"PaperId": 1995383969, "PaperTitle": "hadoop extensions for distributed computing on reconfigurable active ssd clusters", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["american university of beirut", "american university of beirut", "american university of beirut", "american university of beirut", "texas a m university at qatar", "american university of beirut", "american university of beirut", "american university of beirut"]}], "source": "ES"}, {"DBLP title": "Preventing STT-RAM Last-Level Caches from Port Obstruction.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "MAG papers": [{"PaperId": 2052391539, "PaperTitle": "preventing stt ram last level caches from port obstruction", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["pennsylvania state university", "pennsylvania state university", "qualcomm"]}], "source": "ES"}, {"DBLP title": "Effective Transactional Memory Execution Management for Improved Concurrency.", "DBLP authors": ["Miguel A. Gonzalez-Mesa", "Eladio Guti\u00e9rrez", "Emilio L. Zapata", "Oscar G. Plata"], "year": 2014, "MAG papers": [{"PaperId": 2047625235, "PaperTitle": "effective transactional memory execution management for improved concurrency", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of malaga", "university of malaga", "university of malaga", "university of malaga"]}], "source": "ES"}, {"DBLP title": "Efficient Power Gating of SIMD Accelerators Through Dynamic Selective Devectorization in an HW/SW Codesigned Environment.", "DBLP authors": ["Rakesh Kumar", "Alejandro Mart\u00ednez", "Antonio Gonz\u00e1lez"], "year": 2014, "MAG papers": [{"PaperId": 2002991280, "PaperTitle": "efficient power gating of simd accelerators through dynamic selective devectorization in an hw sw codesigned environment", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["polytechnic university of catalonia", "polytechnic university of catalonia", "intel"]}], "source": "ES"}, {"DBLP title": "FLARES: An Aging Aware Algorithm to Autonomously Adapt the Error Correction Capability in NAND Flash Memories.", "DBLP authors": ["Stefano Di Carlo", "Salvatore Galfano", "Marco Indaco", "Paolo Prinetto", "Davide Bertozzi", "Piero Olivo", "Cristian Zambelli"], "year": 2014, "MAG papers": [{"PaperId": 2041662986, "PaperTitle": "flares an aging aware algorithm to autonomously adapt the error correction capability in nand flash memories", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of ferrara", "polytechnic university of turin", "university of ferrara", "polytechnic university of turin", "polytechnic university of turin", "university of ferrara", "polytechnic university of turin"]}], "source": "ES"}, {"DBLP title": "Automated Fine-Grained CPU Provisioning for Virtual Machines.", "DBLP authors": ["Davide B. Bartolini", "Filippo Sironi", "Donatella Sciuto", "Marco D. Santambrogio"], "year": 2014, "MAG papers": [{"PaperId": 1990731757, "PaperTitle": "automated fine grained cpu provisioning for virtual machines", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan", "polytechnic university of milan"]}], "source": "ES"}, {"DBLP title": "An Evaluation of High-Level Mechanistic Core Models.", "DBLP authors": ["Trevor E. Carlson", "Wim Heirman", "Stijn Eyerman", "Ibrahim Hur", "Lieven Eeckhout"], "year": 2014, "MAG papers": [{"PaperId": 2154001575, "PaperTitle": "an evaluation of high level mechanistic core models", "Year": 2014, "CitationCount": 65, "EstimatedCitation": 122, "Affiliations": ["ghent university", "ghent university", "ghent university", "katholieke universiteit leuven", "katholieke universiteit leuven"]}], "source": "ES"}, {"DBLP title": "NUCA-L1: A Non-Uniform Access Latency Level-1 Cache Architecture for Multicores Operating at Near-Threshold Voltages.", "DBLP authors": ["Farrukh Hijaz", "Omer Khan"], "year": 2014, "MAG papers": [{"PaperId": 2047216488, "PaperTitle": "nuca l1 a non uniform access latency level 1 cache architecture for multicores operating at near threshold voltages", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Topology-Aware and Dependence-Aware Scheduling and Memory Allocation for Task-Parallel Languages.", "DBLP authors": ["Andi Drebes", "Karine Heydemann", "Nathalie Drach", "Antoniu Pop", "Albert Cohen"], "year": 2014, "MAG papers": [{"PaperId": 2159184943, "PaperTitle": "topology aware and dependence aware scheduling and memory allocation for task parallel languages", "Year": 2014, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["university of paris", "ecole normale superieure", "university of paris", "university of paris", "university of manchester"]}], "source": "ES"}, {"DBLP title": "EFGR: An Enhanced Fine Granularity Refresh Feature for High-Performance DDR4 DRAM Devices.", "DBLP authors": ["Venkata Kalyan Tawa", "Ravi Kasha", "Madhu Mutyam"], "year": 2014, "MAG papers": [{"PaperId": 2033846827, "PaperTitle": "efgr an enhanced fine granularity refresh feature for high performance ddr4 dram devices", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Exploiting Existing Comparators for Fine-Grained Low-Cost Error Detection.", "DBLP authors": ["Gulay Yalcin", "Oguz Ergin", "Emrah Islek", "Osman Sabri Unsal", "Adri\u00e1n Cristal"], "year": 2014, "MAG papers": [{"PaperId": 2013033442, "PaperTitle": "exploiting existing comparators for fine grained low cost error detection", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["barcelona supercomputing center", "barcelona supercomputing center", "tobb university of economics and technology", "barcelona supercomputing center", "tobb university of economics and technology"]}], "source": "ES"}, {"DBLP title": "Hardware Fault Recovery for I/O Intensive Applications.", "DBLP authors": ["Pradeep Ramachandran", "Siva Kumar Sastry Hari", "Man-Lap Li", "Sarita V. Adve"], "year": 2014, "MAG papers": [{"PaperId": 1997195086, "PaperTitle": "hardware fault recovery for i o intensive applications", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["nvidia", "latham watkins", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Multiprogram Throughput Metrics: A Systematic Approach.", "DBLP authors": ["Stijn Eyerman", "Pierre Michaud", "Wouter Rogiest"], "year": 2014, "MAG papers": [{"PaperId": 2070744914, "PaperTitle": "multiprogram throughput metrics a systematic approach", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["ghent university", "ghent university", "french institute for research in computer science and automation"]}], "source": "ES"}, {"DBLP title": "Bones: An Automatic Skeleton-Based C-to-CUDA Compiler for GPUs.", "DBLP authors": ["Cedric Nugteren", "Henk Corporaal"], "year": 2014, "MAG papers": [{"PaperTitle": "bones an automatic skeleton based c to cuda compiler for gpus", "PaperId": 2033485113, "Year": 2015, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": [null, null], "Authors": [1970086321, 1980371435]}], "source": "MAG"}, {"DBLP title": "Building and Optimizing MRAM-Based Commodity Memories.", "DBLP authors": ["Jue Wang", "Xiangyu Dong", "Yuan Xie"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Revisiting the Complexity of Hardware Cache Coherence and Some Implications.", "DBLP authors": ["Rakesh Komuravelli", "Sarita V. Adve", "Ching-Tsun Chou"], "year": 2014, "MAG papers": [{"PaperTitle": "revisiting the complexity of hardware cache coherence and some implications", "PaperId": 2095319311, "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "intel"], "Authors": [285371764, 2346116799, 2652411870]}], "source": "MAG"}, {"DBLP title": "Volatile STT-RAM Scratchpad Design and Data Allocation for Low Energy.", "DBLP authors": ["Gabriel Rodr\u00edguez", "Juan Touri\u00f1o", "Mahmut T. Kandemir"], "year": 2014, "MAG papers": [{"PaperTitle": "volatile stt ram scratchpad design and data allocation for low energy", "PaperId": 1986890602, "Year": 2015, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": [null, null, "pennsylvania state university"], "Authors": [2925489210, 2128228075, 2191818565]}], "source": "MAG"}, {"DBLP title": "Topological Characterization of Hamming and Dragonfly Networks and Its Implications on Routing.", "DBLP authors": ["Cristobal Camarero", "Enrique Vallejo", "Ram\u00f3n Beivide"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Data Mapping and Buffering Techniques for Multilevel Cell Phase-Change Memories.", "DBLP authors": ["HanBin Yoon", "Justin Meza", "Naveen Muralimanohar", "Norman P. Jouppi", "Onur Mutlu"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Efficient Out-of-Order Execution of Guarded ISAs.", "DBLP authors": ["Nathana\u00ebl Pr\u00e9millieu", "Andr\u00e9 Seznec"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Automatic and Portable Mapping of Data Parallel Programs to OpenCL for GPU-Based Heterogeneous Systems.", "DBLP authors": ["Zheng Wang", "Dominik Grewe", "Michael F. P. O'Boyle"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "Improving Hybrid FTL by Fully Exploiting Internal SSD Parallelism with Virtual Blocks.", "DBLP authors": ["Dan He", "Fang Wang", "Hong Jiang", "Dan Feng", "Jingning Liu", "Wei Tong", "Zheng Zhang"], "year": 2014, "MAG papers": [], "source": null}, {"DBLP title": "MAPS: Optimizing Massively Parallel Applications Using Device-Level Memory Abstraction.", "DBLP authors": ["Eri Rubin", "Ely Levy", "Amnon Barak", "Tal Ben-Nun"], "year": 2014, "MAG papers": [{"PaperTitle": "maps optimizing massively parallel applications using device level memory abstraction", "PaperId": 2030961306, "Year": 2015, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": [null, null, null, null], "Authors": [2223748557, 2108100522, 2012763131, 205262209]}], "source": "MAG"}]