Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 14 23:47:29 2023
| Host         : RonaldRoyPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.436        0.000                      0                52860        0.021        0.000                      0                52860        3.750        0.000                       0                 22646  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.436        0.000                      0                52860        0.021        0.000                      0                52860        3.750        0.000                       0                 22646  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.436ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.436ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 2.499ns (26.878%)  route 6.798ns (73.122%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.668ns = ( 12.668 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.748     3.042    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y12          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.476 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.475     4.950    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.120     5.070 f  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.668     5.738    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.327     6.065 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.065    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.597 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.285     7.882    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X61Y32         LUT3 (Prop_lut3_I1_O)        0.152     8.034 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.266     8.299    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.332     8.631 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.694     9.325    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.449 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.367    10.817    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.152    10.969 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           1.044    12.013    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_2
    SLICE_X44Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.339 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    12.339    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[24]
    SLICE_X44Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.489    12.668    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X44Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.230    12.898    
                         clock uncertainty           -0.154    12.744    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)        0.031    12.775    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.775    
                         arrival time                         -12.339    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.450ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.184ns  (logic 2.882ns (35.215%)  route 5.302ns (64.785%))
  Logic Levels:           11  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.033ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.739     3.033    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/aclk
    SLICE_X83Y5          FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y5          FDRE (Prop_fdre_C_Q)         0.456     3.489 r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[15].CARRYS_DEL.NEED_DEL.CARRYS_FD/Q
                         net (fo=5, routed)           0.817     4.306    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CARRY_OUT
    SLICE_X80Y8          LUT3 (Prop_lut3_I0_O)        0.124     4.430 r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/NUMB_CMP/FAST_CMP.CMP_BOT/C_CHAIN/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_2__0/O
                         net (fo=107, routed)         1.025     5.455    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/b_largest
    SLICE_X78Y1          LUT6 (Prop_lut6_I4_O)        0.124     5.579 f  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_5/O
                         net (fo=3, routed)           0.832     6.411    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[50]_0[1]
    SLICE_X76Y2          LUT4 (Prop_lut4_I3_O)        0.124     6.535 r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/A_IP_DELAY/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     6.535    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/A[1]
    SLICE_X76Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.085 r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.085    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[3]
    SLICE_X76Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.199 r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=2, routed)           0.000     7.199    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[12].C_MUX.CARRY_MUX_0[7]
    SLICE_X76Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.470 f  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/CO[0]
                         net (fo=1, routed)           0.310     7.780    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1[8]
    SLICE_X74Y4          LUT6 (Prop_lut6_I0_O)        0.373     8.153 f  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4/O
                         net (fo=1, routed)           0.786     8.939    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_4_n_2
    SLICE_X77Y4          LUT4 (Prop_lut4_I1_O)        0.124     9.063 f  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1_i_1/O
                         net (fo=1, routed)           0.000     9.063    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/zero_det_unreg[1]_3[2]
    SLICE_X77Y4          MUXF7 (Prop_muxf7_I0_O)      0.212     9.275 f  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX1/O
                         net (fo=1, routed)           0.000     9.275    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/mux0_1
    SLICE_X77Y4          MUXF8 (Prop_muxf8_I1_O)      0.094     9.369 f  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[2].OTHER_LEVELS.DO_CHUNKS[0].LUT6_STRUCT_MUX.MUX2/O
                         net (fo=2, routed)           0.550     9.919    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/zeros_add
    SLICE_X77Y7          LUT2 (Prop_lut2_I1_O)        0.316    10.235 r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/SUB_DELAY/i_pipe/DSP_i_1/O
                         net (fo=1, routed)           0.982    11.217    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/carry_in_del
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CARRYIN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.711    12.890    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y3           DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                         clock pessimism              0.230    13.120    
                         clock uncertainty           -0.154    12.965    
    DSP48_X3Y3           DSP48E1 (Setup_dsp48e1_CLK_CARRYIN)
                                                     -1.298    11.667    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dadddsueOg_U24/DWT_Accel_ap_dadddsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP
  -------------------------------------------------------------------
                         required time                         11.667    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.364ns  (logic 2.525ns (26.965%)  route 6.839ns (73.035%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.862     3.156    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.590 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.284     4.873    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y64         LUT3 (Prop_lut3_I2_O)        0.150     5.023 f  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           1.020     6.044    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X92Y63         LUT6 (Prop_lut6_I5_O)        0.326     6.370 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.370    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.883 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.246     8.129    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X94Y63         LUT3 (Prop_lut3_I1_O)        0.152     8.281 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.446     8.727    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.348     9.075 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.739     9.814    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.124     9.938 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.971    10.909    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X92Y57         LUT3 (Prop_lut3_I1_O)        0.150    11.059 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           1.133    12.192    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_2
    SLICE_X92Y54         LUT6 (Prop_lut6_I1_O)        0.328    12.520 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[24]_i_1/O
                         net (fo=1, routed)           0.000    12.520    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[24]
    SLICE_X92Y54         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.606    12.785    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X92Y54         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.267    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X92Y54         FDRE (Setup_fdre_C_D)        0.079    12.977    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         12.977    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.465ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.523ns (27.109%)  route 6.784ns (72.891%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.862     3.156    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.590 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.284     4.873    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y64         LUT3 (Prop_lut3_I2_O)        0.150     5.023 f  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           1.020     6.044    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X92Y63         LUT6 (Prop_lut6_I5_O)        0.326     6.370 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.370    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.883 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.246     8.129    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X94Y63         LUT3 (Prop_lut3_I1_O)        0.152     8.281 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.446     8.727    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.348     9.075 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.739     9.814    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.124     9.938 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.063    11.001    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X93Y58         LUT3 (Prop_lut3_I1_O)        0.150    11.151 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_2/O
                         net (fo=4, routed)           0.985    12.136    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[32]_i_2_n_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I0_O)        0.326    12.462 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[29]_i_1/O
                         net (fo=1, routed)           0.000    12.462    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[29]
    SLICE_X93Y55         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.606    12.785    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X93Y55         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]/C
                         clock pessimism              0.267    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X93Y55         FDRE (Setup_fdre_C_D)        0.029    12.927    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[29]
  -------------------------------------------------------------------
                         required time                         12.927    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.465    

Slack (MET) :             0.467ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.307ns  (logic 2.523ns (27.109%)  route 6.784ns (72.891%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.862     3.156    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.590 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.284     4.873    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y64         LUT3 (Prop_lut3_I2_O)        0.150     5.023 f  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           1.020     6.044    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X92Y63         LUT6 (Prop_lut6_I5_O)        0.326     6.370 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.370    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.883 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.246     8.129    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X94Y63         LUT3 (Prop_lut3_I1_O)        0.152     8.281 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.446     8.727    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.348     9.075 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.739     9.814    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.124     9.938 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.061    10.999    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X94Y55         LUT3 (Prop_lut3_I1_O)        0.148    11.147 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.988    12.134    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I0_O)        0.328    12.462 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[30]_i_1/O
                         net (fo=1, routed)           0.000    12.462    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[30]
    SLICE_X93Y55         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.606    12.785    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X93Y55         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]/C
                         clock pessimism              0.267    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X93Y55         FDRE (Setup_fdre_C_D)        0.031    12.929    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[30]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.462    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.468ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.306ns  (logic 2.523ns (27.112%)  route 6.783ns (72.888%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.862     3.156    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.590 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.284     4.873    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y64         LUT3 (Prop_lut3_I2_O)        0.150     5.023 f  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           1.020     6.044    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X92Y63         LUT6 (Prop_lut6_I5_O)        0.326     6.370 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.370    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.883 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.246     8.129    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X94Y63         LUT3 (Prop_lut3_I1_O)        0.152     8.281 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.446     8.727    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.348     9.075 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.739     9.814    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.124     9.938 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.061    10.999    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X94Y55         LUT3 (Prop_lut3_I1_O)        0.148    11.147 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2/O
                         net (fo=4, routed)           0.987    12.133    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[33]_i_2_n_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I3_O)        0.328    12.461 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[31]_i_1/O
                         net (fo=1, routed)           0.000    12.461    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[31]
    SLICE_X93Y55         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.606    12.785    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X93Y55         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]/C
                         clock pessimism              0.267    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X93Y55         FDRE (Setup_fdre_C_D)        0.031    12.929    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[31]
  -------------------------------------------------------------------
                         required time                         12.929    
                         arrival time                         -12.461    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.529ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.205ns  (logic 2.499ns (27.148%)  route 6.706ns (72.852%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.748     3.042    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y12          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.476 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.475     4.950    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.120     5.070 f  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.668     5.738    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.327     6.065 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.065    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.597 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.285     7.882    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X61Y32         LUT3 (Prop_lut3_I1_O)        0.152     8.034 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.266     8.299    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.332     8.631 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.694     9.325    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.449 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          1.367    10.817    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X53Y35         LUT3 (Prop_lut3_I1_O)        0.152    10.969 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2/O
                         net (fo=4, routed)           0.952    11.920    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[25]_i_2_n_2
    SLICE_X43Y36         LUT6 (Prop_lut6_I0_O)        0.326    12.246 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[22]_i_1/O
                         net (fo=1, routed)           0.000    12.246    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[22]
    SLICE_X43Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.490    12.670    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X43Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X43Y36         FDRE (Setup_fdre_C_D)        0.031    12.776    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]
  -------------------------------------------------------------------
                         required time                         12.776    
                         arrival time                         -12.246    
  -------------------------------------------------------------------
                         slack                                  0.529    

Slack (MET) :             0.533ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.247ns  (logic 2.497ns (27.003%)  route 6.750ns (72.997%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.669ns = ( 12.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.748     3.042    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y12          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.476 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.475     4.950    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.120     5.070 f  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.668     5.738    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.327     6.065 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.065    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.597 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.285     7.882    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X61Y32         LUT3 (Prop_lut3_I1_O)        0.152     8.034 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.266     8.299    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.332     8.631 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.694     9.325    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.449 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.931    10.380    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X59Y35         LUT3 (Prop_lut3_I1_O)        0.150    10.530 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2/O
                         net (fo=4, routed)           1.432    11.963    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[19]_i_2_n_2
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.289 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[18]_i_1/O
                         net (fo=1, routed)           0.000    12.289    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[18]
    SLICE_X42Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.490    12.670    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X42Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]/C
                         clock pessimism              0.230    12.899    
                         clock uncertainty           -0.154    12.745    
    SLICE_X42Y36         FDRE (Setup_fdre_C_D)        0.077    12.822    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.822    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.545ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.074ns  (logic 2.497ns (27.520%)  route 6.577ns (72.480%))
  Logic Levels:           8  (CARRY4=1 LUT3=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.748     3.042    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X2Y12          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y12          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.476 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.475     4.950    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X60Y29         LUT3 (Prop_lut3_I2_O)        0.120     5.070 f  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           0.668     5.738    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X61Y30         LUT6 (Prop_lut6_I5_O)        0.327     6.065 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.065    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X61Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.597 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.285     7.882    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X61Y32         LUT3 (Prop_lut3_I1_O)        0.152     8.034 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.266     8.299    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X61Y32         LUT5 (Prop_lut5_I4_O)        0.332     8.631 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.694     9.325    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X61Y33         LUT3 (Prop_lut3_I2_O)        0.124     9.449 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.984    10.433    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/norm_dist_skew[0]
    SLICE_X57Y35         LUT3 (Prop_lut3_I1_O)        0.150    10.583 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2/O
                         net (fo=4, routed)           1.206    11.789    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[27]_i_2_n_2
    SLICE_X51Y36         LUT6 (Prop_lut6_I1_O)        0.326    12.115 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[26]_i_1/O
                         net (fo=1, routed)           0.000    12.115    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[26]
    SLICE_X51Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.477    12.656    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X51Y36         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X51Y36         FDRE (Setup_fdre_C_D)        0.029    12.660    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dadd_64jbC_U65/DWT_Accel_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[26]
  -------------------------------------------------------------------
                         required time                         12.660    
                         arrival time                         -12.115    
  -------------------------------------------------------------------
                         slack                                  0.545    

Slack (MET) :             0.547ns  (required time - arrival time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.228ns  (logic 2.295ns (24.871%)  route 6.933ns (75.129%))
  Logic Levels:           8  (CARRY4=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 12.785 - 10.000 ) 
    Source Clock Delay      (SCD):    3.156ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.862     3.156    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/aclk
    DSP48_X3Y27          DSP48E1                                      r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y27          DSP48E1 (Prop_dsp48e1_CLK_P[47])
                                                      0.434     3.590 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/P[47]
                         net (fo=18, routed)          1.284     4.873    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/DSP_ADD.FRAC_ADDSUB/sum_dsp_op[47]
    SLICE_X89Y64         LUT3 (Prop_lut3_I2_O)        0.150     5.023 f  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_3__1/O
                         net (fo=4, routed)           1.020     6.044    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/add_mant__0[53]
    SLICE_X92Y63         LUT6 (Prop_lut6_I5_O)        0.326     6.370 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/CHAIN_GEN[0].C_MUX.CARRY_MUX_i_1__2/O
                         net (fo=1, routed)           0.000     6.370    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/chunk_is_zero[0]
    SLICE_X92Y63         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.883 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=46, routed)          1.246     8.129    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/CARRYS_OUT[0]
    SLICE_X94Y63         LUT3 (Prop_lut3_I1_O)        0.152     8.281 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_1/opt_has_pipe.first_q[1]_i_3__0/O
                         net (fo=1, routed)           0.446     8.727    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/op_a[0]
    SLICE_X93Y64         LUT5 (Prop_lut5_I4_O)        0.348     9.075 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1/O
                         net (fo=3, routed)           0.739     9.814    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_3__0[0]
    SLICE_X94Y62         LUT3 (Prop_lut3_I2_O)        0.124     9.938 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_1__1/O
                         net (fo=59, routed)          0.904    10.842    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[1]_i_2__1_0
    SLICE_X95Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.966 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/LZE/ZERO_DET_CC_2.CC/opt_has_pipe.first_q[41]_i_2/O
                         net (fo=4, routed)           1.293    12.259    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q_reg[41]
    SLICE_X93Y54         LUT6 (Prop_lut6_I0_O)        0.124    12.383 r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/opt_has_pipe.first_q[38]_i_1/O
                         net (fo=1, routed)           0.000    12.383    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[54]_1[38]
    SLICE_X93Y54         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       1.606    12.785    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/aclk
    SLICE_X93Y54         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]/C
                         clock pessimism              0.267    13.052    
                         clock uncertainty           -0.154    12.898    
    SLICE_X93Y54         FDRE (Setup_fdre_C_D)        0.032    12.930    design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dsub_64kbM_U103/DWT_Accel_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/NORM_SHIFT/MUX_LOOP[2].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[38]
  -------------------------------------------------------------------
                         required time                         12.930    
                         arrival time                         -12.383    
  -------------------------------------------------------------------
                         slack                                  0.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[47]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.586%)  route 0.159ns (55.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.551     0.887    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X49Y27         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.128     1.015 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[47]/Q
                         net (fo=1, routed)           0.159     1.174    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/r_tdata_1[47]
    SLICE_X50Y28         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.813     1.179    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_clk
    SLICE_X50Y28         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[47]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.009     1.153    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[47]
  -------------------------------------------------------------------
                         required time                         -1.153    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.410%)  route 0.208ns (59.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.556     0.891    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X49Y33         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[10]/Q
                         net (fo=1, routed)           0.208     1.240    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/r_tdata_1[62]
    SLICE_X52Y33         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.818     1.184    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_clk
    SLICE_X52Y33         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[62]/C
                         clock pessimism             -0.035     1.149    
    SLICE_X52Y33         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.240    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/b_addr_reg_411_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.049%)  route 0.220ns (60.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.546     0.882    design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_clk
    SLICE_X48Y70         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/b_addr_reg_411_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y70         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/b_addr_reg_411_reg[27]/Q
                         net (fo=2, routed)           0.220     1.243    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]_0[27]
    SLICE_X51Y68         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.811     1.177    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X51Y68         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X51Y68         FDRE (Hold_fdre_C_D)         0.076     1.218    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.243    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.851%)  route 0.203ns (52.149%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.559     0.895    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X35Y51         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[0]/Q
                         net (fo=1, routed)           0.203     1.238    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp[0]
    SLICE_X33Y48         LUT3 (Prop_lut3_I0_O)        0.045     1.283 r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_buf[0]_i_1/O
                         net (fo=1, routed)           0.000     1.283    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_buf[0]_i_1_n_2
    SLICE_X33Y48         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.831     1.197    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X33Y48         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.091     1.258    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/dout_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.645%)  route 0.206ns (59.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.179ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.551     0.887    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X49Y27         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y27         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[48]/Q
                         net (fo=1, routed)           0.206     1.233    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/r_tdata_1[48]
    SLICE_X50Y28         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.813     1.179    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_clk
    SLICE_X50Y28         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[48]/C
                         clock pessimism             -0.035     1.144    
    SLICE_X50Y28         FDRE (Hold_fdre_C_D)         0.063     1.207    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_25_reg_896_reg[48]
  -------------------------------------------------------------------
                         required time                         -1.207    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.552%)  route 0.207ns (59.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.559     0.895    design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y50         FDRE                                         r  design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/smartconnect_1/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1078]/Q
                         net (fo=2, routed)           0.207     1.242    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/D[19]
    SLICE_X33Y49         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.831     1.197    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/ap_clk
    SLICE_X33Y49         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[19]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.047     1.214    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/buff_rdata/q_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.231ns (54.682%)  route 0.191ns (45.318%))
  Logic Levels:           2  (LUT1=2)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.557     0.893    design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_aclk
    SLICE_X39Y50         FDSE                                         r  design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDSE (Prop_fdse_C_Q)         0.141     1.034 r  design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_reg/Q
                         net (fo=1, routed)           0.136     1.169    design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.214 r  design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/s_sc_areset_inst/O
                         net (fo=1, routed)           0.056     1.270    design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset
    SLICE_X36Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.315 r  design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/mi_handler_m_sc_areset_pipe_inst/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg_0
    SLICE_X36Y49         FDRE                                         r  design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.830     1.196    design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/s_sc_aclk
    SLICE_X36Y49         FDRE                                         r  design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg/C
                         clock pessimism             -0.030     1.166    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.120     1.286    design_1_i/smartconnect_1/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r_reg
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/b_addr_reg_411_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.251%)  route 0.228ns (61.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.881ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.545     0.881    design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/ap_clk
    SLICE_X48Y71         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/b_addr_reg_411_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y71         FDRE (Prop_fdre_C_Q)         0.141     1.022 r  design_1_i/DWT_Accel_0/inst/grp_read_IR_fu_294/b_addr_reg_411_reg[29]/Q
                         net (fo=2, routed)           0.228     1.249    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[30]_0[29]
    SLICE_X51Y69         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.810     1.176    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/ap_clk
    SLICE_X51Y69         FDRE                                         r  design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X51Y69         FDRE (Hold_fdre_C_D)         0.075     1.216    design_1_i/DWT_Accel_0/inst/DWT_Accel_DATA_B_m_axi_U/bus_read/rs_rreq/data_p2_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_23_reg_891_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.070%)  route 0.177ns (51.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.550     0.886    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X46Y26         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y26         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.exp_op_reg[5]/Q
                         net (fo=1, routed)           0.177     1.227    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/r_tdata_0[57]
    SLICE_X50Y26         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_23_reg_891_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.810     1.176    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/ap_clk
    SLICE_X50Y26         FDRE                                         r  design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_23_reg_891_reg[57]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X50Y26         FDRE (Hold_fdre_C_D)         0.052     1.193    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/tmp_23_reg_891_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.193    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.596     0.932    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X13Y43         FDRE                                         r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[last_offset][4]/Q
                         net (fo=1, routed)           0.056     1.128    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/DIA0
    SLICE_X12Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22699, routed)       0.865     1.231    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/WCLK
    SLICE_X12Y43         RAMD32                                       r  design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X12Y43         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    design_1_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.037    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X0Y5    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U67/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X4Y30   design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U104/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X0Y15   design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U106/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X1Y10   design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/DWT_Accel_dmul_64fYi_U54/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X4Y5    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dmul_64fYi_U25/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y5    design_1_i/DWT_Accel_0/inst/grp_Filter_fu_228/DWT_Accel_dmul_64fYi_U66/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X3Y15   design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U105/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            4.275         10.000      5.725      DSP48_X2Y30   design_1_i/DWT_Accel_0/inst/grp_IDWT_fu_192/DWT_Accel_dmul_64fYi_U107/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/DSP5/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y14   design_1_i/DWT_Accel_0/inst/grp_DWT_IR_fu_216/DWT_Accel_dmul_64fYi_U54/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X4Y9    design_1_i/DWT_Accel_0/inst/grp_DWT_color_fu_204/DWT_Accel_dmul_64fYi_U25/DWT_Accel_ap_dmul_4_max_dsp_64_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_DBL_VARIANT.FIX_MULT/FULL_MAX_USAGE.DSP9/DSP/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X34Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X38Y68  design_1_i/smartconnect_1/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y39  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y40  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         5.000       3.750      SLICE_X26Y40  design_1_i/smartconnect_0/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131/RAMA_D1/CLK



