

Implementation tool: Xilinx Vivado v.2020.2
Project:             project_tmp
Solution:            solution_tmp
Device target:       xc7z020-clg484-1
Report date:         Wed Apr 28 23:52:05 UTC 2021

#=== Post-Implementation Resource usage ===
SLICE:          718
LUT:           2008
FF:            2180
DSP:              8
BRAM:             0
SRL:             33
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    8.276
CP achieved post-implementation:    8.878
Timing met
