digraph G {
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.supv" [shape=trapezium, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.supv[0:0]"]; /* Output */
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.n_1105" [shape=ellipse, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.n_1105[0:0]"];
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.n_1105" -> "MAL_TOP.orpsoc_or1200_top0_or1200_cpu.supv"[label="[0:0]->[0:0]"];
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q" [shape=trapezium, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q[0:0]"]; /* Output */
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q" -> "MAL_TOP.orpsoc_or1200_top0_or1200_cpu.n_1105"[label="[0:0]->[0:0]"];
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].D" [shape=invtrapezium, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].D[0:0]"]; /* Input */
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].D" -> "MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q"[label="[0:0]->[0:0]"];
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SE" [shape=invtrapezium, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SE[0:0]"]; /* Input */
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SE" -> "MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q"[label="[0:0]->[0:0]"];
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SI" [shape=invtrapezium, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SI[0:0]"]; /* Input */
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SI" -> "MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q"[label="[0:0]->[0:0]"];
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SN" [shape=invtrapezium, label="MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SN[0:0]"]; /* Input */
	"MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].SN" -> "MAL_TOP.orpsoc_or1200_top0_or1200_cpu.or1200_sprs_sr_reg_reg[0].Q"[label="[0:0]->[0:0]"];
}
