Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Jul  5 23:39:31 2022
| Host         : DESKTOP-EHUO157 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Traffic_Light_methodology_drc_routed.rpt -pb Traffic_Light_methodology_drc_routed.pb -rpx Traffic_Light_methodology_drc_routed.rpx
| Design       : Traffic_Light
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_Traffic_Light
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+----------+------------------------------+------------+
| Rule      | Severity | Description                  | Violations |
+-----------+----------+------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert | 24         |
| TIMING-16 | Warning  | Large setup violation        | 12         |
| TIMING-20 | Warning  | Non-clocked latch            | 12         |
+-----------+----------+------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell light_M1_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M1_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell light_M1_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M1_reg[0]_C/CLR, light_M1_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell light_M1_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M1_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell light_M1_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M1_reg[1]_C/CLR, light_M1_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell light_M1_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M1_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell light_M1_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M1_reg[2]_C/CLR, light_M1_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell light_M2_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M2_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell light_M2_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M2_reg[0]_C/CLR, light_M2_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell light_M2_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M2_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell light_M2_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M2_reg[1]_C/CLR, light_M2_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell light_M2_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M2_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell light_M2_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_M2_reg[2]_C/CLR, light_M2_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell light_MT_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_MT_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell light_MT_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_MT_reg[0]_C/CLR, light_MT_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell light_MT_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_MT_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell light_MT_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_MT_reg[1]_C/CLR, light_MT_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell light_MT_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_MT_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#18 Warning
LUT drives async reset alert  
LUT cell light_MT_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_MT_reg[2]_C/CLR, light_MT_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#19 Warning
LUT drives async reset alert  
LUT cell light_S_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_S_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#20 Warning
LUT drives async reset alert  
LUT cell light_S_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_S_reg[0]_C/CLR, light_S_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#21 Warning
LUT drives async reset alert  
LUT cell light_S_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_S_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#22 Warning
LUT drives async reset alert  
LUT cell light_S_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_S_reg[1]_C/CLR, light_S_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#23 Warning
LUT drives async reset alert  
LUT cell light_S_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_S_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#24 Warning
LUT drives async reset alert  
LUT cell light_S_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) light_S_reg[2]_C/CLR, light_S_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.175 ns between light_M2_reg[0]_C/C (clocked by clk) and light_M2[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.384 ns between light_M2_reg[1]_C/C (clocked by clk) and light_M2[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -10.607 ns between light_M2_reg[2]_C/C (clocked by clk) and light_M2[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -12.155 ns between light_S_reg[2]_P/C (clocked by clk) and light_S[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -12.193 ns between light_S_reg[1]_P/C (clocked by clk) and light_S[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -12.407 ns between light_S_reg[0]_P/C (clocked by clk) and light_S[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -13.991 ns between light_MT_reg[2]_C/C (clocked by clk) and light_MT[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -14.172 ns between light_MT_reg[1]_P/C (clocked by clk) and light_MT[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -14.410 ns between light_MT_reg[0]_P/C (clocked by clk) and light_MT[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -8.193 ns between light_M1_reg[0]_P/C (clocked by clk) and light_M1[0] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -8.359 ns between light_M1_reg[1]_P/C (clocked by clk) and light_M1[1] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -8.490 ns between light_M1_reg[2]_C/C (clocked by clk) and light_M1[2] (clocked by clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch light_M1_reg[0]_LDC cannot be properly analyzed as its control pin light_M1_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch light_M1_reg[1]_LDC cannot be properly analyzed as its control pin light_M1_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch light_M1_reg[2]_LDC cannot be properly analyzed as its control pin light_M1_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch light_M2_reg[0]_LDC cannot be properly analyzed as its control pin light_M2_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch light_M2_reg[1]_LDC cannot be properly analyzed as its control pin light_M2_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch light_M2_reg[2]_LDC cannot be properly analyzed as its control pin light_M2_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch light_MT_reg[0]_LDC cannot be properly analyzed as its control pin light_MT_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch light_MT_reg[1]_LDC cannot be properly analyzed as its control pin light_MT_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch light_MT_reg[2]_LDC cannot be properly analyzed as its control pin light_MT_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch light_S_reg[0]_LDC cannot be properly analyzed as its control pin light_S_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch light_S_reg[1]_LDC cannot be properly analyzed as its control pin light_S_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch light_S_reg[2]_LDC cannot be properly analyzed as its control pin light_S_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>


