Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Feb 09 17:45:34 2018
| Host         : ENG30741 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     7 |
| Minimum Number of register sites lost to control set restrictions |    29 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              11 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              40 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------+------------------+----------------+
|                                   Clock Signal                                  | Enable Signal |                                Set/Reset Signal                                | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/Q[0] |               |                                                                                |                1 |              1 |
|  design_1_i/SevenSegmentDriver_0/inst/Mux/anode[0]                              |               |                                                                                |                1 |              1 |
|  design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/Q[0] |               |                                                                                |                1 |              2 |
|  design_1_i/SevenSegmentDriver_0/inst/clkInst/refClk                            |               |                                                                                |                1 |              2 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |               |                                                                                |                4 |              5 |
|  design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/Q[0] |               | design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/gen_output_regs.output_regs/Q[0] |                4 |             16 |
|  design_1_i/clk_wiz_0/inst/clk_out1                                             |               | design_1_i/SevenSegmentDriver_0/inst/clkInst/count[23]_i_1_n_0                 |                6 |             24 |
+---------------------------------------------------------------------------------+---------------+--------------------------------------------------------------------------------+------------------+----------------+


