Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jun 13 17:47:26 2021
| Host         : DESKTOP-CDDJBQR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cronometro_top_timing_summary_routed.rpt -pb cronometro_top_timing_summary_routed.pb -rpx cronometro_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cronometro_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.542        0.000                      0                  587        0.213        0.000                      0                  587        4.500        0.000                       0                   276  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.899        0.000                      0                  508        0.213        0.000                      0                  508        4.500        0.000                       0                   276  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              4.542        0.000                      0                   79        0.848        0.000                      0                   79  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/minutos_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.429ns (29.424%)  route 3.428ns (70.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/segundos_unit/CLK
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.419     5.631 f  crono_inst/segundos_unit/q_reg[2]/Q
                         net (fo=6, routed)           1.019     6.651    crono_inst/segundos_unit/Q[2]
    SLICE_X35Y119        LUT4 (Prop_lut4_I0_O)        0.329     6.980 r  crono_inst/segundos_unit/q[3]_i_3__1/O
                         net (fo=5, routed)           1.124     8.103    crono_inst/decimas_unit/top_useg
    SLICE_X35Y119        LUT5 (Prop_lut5_I4_O)        0.355     8.458 r  crono_inst/decimas_unit/q[3]_i_5/O
                         net (fo=2, routed)           0.658     9.116    crono_inst/dseg_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I1_O)        0.326     9.442 r  crono_inst/dseg_unit/q[3]_i_1__6/O
                         net (fo=4, routed)           0.627    10.069    crono_inst/minutos_unit/q_reg[0]_0[0]
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/minutos_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y120        FDCE (Setup_fdce_C_CE)      -0.169    14.968    crono_inst/minutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/minutos_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.429ns (29.424%)  route 3.428ns (70.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/segundos_unit/CLK
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.419     5.631 f  crono_inst/segundos_unit/q_reg[2]/Q
                         net (fo=6, routed)           1.019     6.651    crono_inst/segundos_unit/Q[2]
    SLICE_X35Y119        LUT4 (Prop_lut4_I0_O)        0.329     6.980 r  crono_inst/segundos_unit/q[3]_i_3__1/O
                         net (fo=5, routed)           1.124     8.103    crono_inst/decimas_unit/top_useg
    SLICE_X35Y119        LUT5 (Prop_lut5_I4_O)        0.355     8.458 r  crono_inst/decimas_unit/q[3]_i_5/O
                         net (fo=2, routed)           0.658     9.116    crono_inst/dseg_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I1_O)        0.326     9.442 r  crono_inst/dseg_unit/q[3]_i_1__6/O
                         net (fo=4, routed)           0.627    10.069    crono_inst/minutos_unit/q_reg[0]_0[0]
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/minutos_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y120        FDCE (Setup_fdce_C_CE)      -0.169    14.968    crono_inst/minutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/minutos_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.429ns (29.424%)  route 3.428ns (70.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/segundos_unit/CLK
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.419     5.631 f  crono_inst/segundos_unit/q_reg[2]/Q
                         net (fo=6, routed)           1.019     6.651    crono_inst/segundos_unit/Q[2]
    SLICE_X35Y119        LUT4 (Prop_lut4_I0_O)        0.329     6.980 r  crono_inst/segundos_unit/q[3]_i_3__1/O
                         net (fo=5, routed)           1.124     8.103    crono_inst/decimas_unit/top_useg
    SLICE_X35Y119        LUT5 (Prop_lut5_I4_O)        0.355     8.458 r  crono_inst/decimas_unit/q[3]_i_5/O
                         net (fo=2, routed)           0.658     9.116    crono_inst/dseg_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I1_O)        0.326     9.442 r  crono_inst/dseg_unit/q[3]_i_1__6/O
                         net (fo=4, routed)           0.627    10.069    crono_inst/minutos_unit/q_reg[0]_0[0]
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/minutos_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y120        FDCE (Setup_fdce_C_CE)      -0.169    14.968    crono_inst/minutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             4.899ns  (required time - arrival time)
  Source:                 crono_inst/segundos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/minutos_unit/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.429ns (29.424%)  route 3.428ns (70.576%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.212ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.610     5.212    crono_inst/segundos_unit/CLK
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y121        FDCE (Prop_fdce_C_Q)         0.419     5.631 f  crono_inst/segundos_unit/q_reg[2]/Q
                         net (fo=6, routed)           1.019     6.651    crono_inst/segundos_unit/Q[2]
    SLICE_X35Y119        LUT4 (Prop_lut4_I0_O)        0.329     6.980 r  crono_inst/segundos_unit/q[3]_i_3__1/O
                         net (fo=5, routed)           1.124     8.103    crono_inst/decimas_unit/top_useg
    SLICE_X35Y119        LUT5 (Prop_lut5_I4_O)        0.355     8.458 r  crono_inst/decimas_unit/q[3]_i_5/O
                         net (fo=2, routed)           0.658     9.116    crono_inst/dseg_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I1_O)        0.326     9.442 r  crono_inst/dseg_unit/q[3]_i_1__6/O
                         net (fo=4, routed)           0.627    10.069    crono_inst/minutos_unit/q_reg[0]_0[0]
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/minutos_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X38Y120        FDCE (Setup_fdce_C_CE)      -0.169    14.968    crono_inst/minutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -10.069    
  -------------------------------------------------------------------
                         slack                                  4.899    

Slack (MET) :             5.067ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.657ns  (logic 0.952ns (20.441%)  route 3.705ns (79.559%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 f  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.474     9.230    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.354 r  crono_inst/minutos_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.512     9.866    crono_inst/dminutos_unit/E[0]
    SLICE_X37Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/dminutos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Setup_fdce_C_CE)      -0.205    14.933    crono_inst/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.933    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.067    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.952ns (20.272%)  route 3.744ns (79.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 f  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.474     9.230    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.354 r  crono_inst/minutos_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.551     9.904    crono_inst/dminutos_unit/E[0]
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[0]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X38Y119        FDCE (Setup_fdce_C_CE)      -0.169    14.985    crono_inst/dminutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.952ns (20.272%)  route 3.744ns (79.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 f  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.474     9.230    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.354 r  crono_inst/minutos_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.551     9.904    crono_inst/dminutos_unit/E[0]
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X38Y119        FDCE (Setup_fdce_C_CE)      -0.169    14.985    crono_inst/dminutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.080ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.696ns  (logic 0.952ns (20.272%)  route 3.744ns (79.728%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 f  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.474     9.230    crono_inst/minutos_unit/q_reg[3]_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.354 r  crono_inst/minutos_unit/q[3]_i_1__2/O
                         net (fo=4, routed)           0.551     9.904    crono_inst/dminutos_unit/E[0]
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X38Y119        FDCE (Setup_fdce_C_CE)      -0.169    14.985    crono_inst/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -9.904    
  -------------------------------------------------------------------
                         slack                                  5.080    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.952ns (20.881%)  route 3.607ns (79.119%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 f  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.324     9.079    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.203 r  crono_inst/decimas_unit/q[3]_i_1__3/O
                         net (fo=4, routed)           0.564     9.767    crono_inst/segundos_unit/E[0]
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/segundos_unit/CLK
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[0]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X35Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.932    crono_inst/segundos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.164    

Slack (MET) :             5.164ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.559ns  (logic 0.952ns (20.881%)  route 3.607ns (79.119%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 f  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 f  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 r  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 r  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.324     9.079    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X34Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.203 r  crono_inst/decimas_unit/q[3]_i_1__3/O
                         net (fo=4, routed)           0.564     9.767    crono_inst/segundos_unit/E[0]
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/segundos_unit/CLK
    SLICE_X35Y121        FDCE                                         r  crono_inst/segundos_unit/q_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X35Y121        FDCE (Setup_fdce_C_CE)      -0.205    14.932    crono_inst/segundos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.932    
                         arrival time                          -9.767    
  -------------------------------------------------------------------
                         slack                                  5.164    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.208ns (60.272%)  route 0.137ns (39.728%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.472    alarm_inst/CLK
    SLICE_X30Y126        FDCE                                         r  alarm_inst/leds_signal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.164     1.636 f  alarm_inst/leds_signal_reg[9]/Q
                         net (fo=2, routed)           0.137     1.774    alarm_inst/leds_signal[9]
    SLICE_X30Y126        LUT1 (Prop_lut1_I0_O)        0.044     1.818 r  alarm_inst/leds_signal[9]_i_1/O
                         net (fo=1, routed)           0.000     1.818    alarm_inst/leds_signal[9]_i_1_n_0
    SLICE_X30Y126        FDCE                                         r  alarm_inst/leds_signal_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.986    alarm_inst/CLK
    SLICE_X30Y126        FDCE                                         r  alarm_inst/leds_signal_reg[9]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X30Y126        FDCE (Hold_fdce_C_D)         0.132     1.604    alarm_inst/leds_signal_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 xadc_inst/dut/FSM_sequential_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/dut/dwe_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.071%)  route 0.152ns (44.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         0.553     1.472    xadc_inst/dut/dclk_bufg
    SLICE_X31Y126        FDCE                                         r  xadc_inst/dut/FSM_sequential_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y126        FDCE (Prop_fdce_C_Q)         0.141     1.613 f  xadc_inst/dut/FSM_sequential_state_reg[4]/Q
                         net (fo=26, routed)          0.152     1.765    xadc_inst/dut/state[4]
    SLICE_X31Y125        LUT6 (Prop_lut6_I2_O)        0.045     1.810 r  xadc_inst/dut/dwe_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    xadc_inst/dut/dwe_reg[0]_i_1_n_0
    SLICE_X31Y125        FDRE                                         r  xadc_inst/dut/dwe_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    xadc_inst/dut/clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  xadc_inst/dut/U_BUFG/O
                         net (fo=153, routed)         0.820     1.985    xadc_inst/dut/dclk_bufg
    SLICE_X31Y125        FDRE                                         r  xadc_inst/dut/dwe_reg_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X31Y125        FDRE (Hold_fdre_C_D)         0.092     1.576    xadc_inst/dut/dwe_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.183ns (53.966%)  route 0.156ns (46.034%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X33Y127        FDCE                                         r  alarm_inst/leds_signal_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  alarm_inst/leds_signal_reg[11]/Q
                         net (fo=2, routed)           0.156     1.772    alarm_inst/leds_signal[11]
    SLICE_X33Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.814 r  alarm_inst/leds_signal[11]_i_1/O
                         net (fo=1, routed)           0.000     1.814    alarm_inst/leds_signal[11]_i_1_n_0
    SLICE_X33Y127        FDCE                                         r  alarm_inst/leds_signal_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X33Y127        FDCE                                         r  alarm_inst/leds_signal_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y127        FDCE (Hold_fdce_C_D)         0.105     1.579    alarm_inst/leds_signal_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X33Y127        FDCE                                         r  alarm_inst/leds_signal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y127        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  alarm_inst/leds_signal_reg[7]/Q
                         net (fo=2, routed)           0.158     1.774    alarm_inst/leds_signal[7]
    SLICE_X33Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  alarm_inst/leds_signal[7]_i_1/O
                         net (fo=1, routed)           0.000     1.816    alarm_inst/leds_signal[7]_i_1_n_0
    SLICE_X33Y127        FDCE                                         r  alarm_inst/leds_signal_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X33Y127        FDCE                                         r  alarm_inst/leds_signal_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X33Y127        FDCE (Hold_fdce_C_D)         0.104     1.578    alarm_inst/leds_signal_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.553     1.472    alarm_inst/CLK
    SLICE_X30Y126        FDCE                                         r  alarm_inst/leds_signal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y126        FDCE (Prop_fdce_C_Q)         0.164     1.636 f  alarm_inst/leds_signal_reg[10]/Q
                         net (fo=2, routed)           0.163     1.800    alarm_inst/leds_signal[10]
    SLICE_X30Y126        LUT1 (Prop_lut1_I0_O)        0.043     1.843 r  alarm_inst/leds_signal[10]_i_1/O
                         net (fo=1, routed)           0.000     1.843    alarm_inst/leds_signal[10]_i_1_n_0
    SLICE_X30Y126        FDCE                                         r  alarm_inst/leds_signal_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.821     1.986    alarm_inst/CLK
    SLICE_X30Y126        FDCE                                         r  alarm_inst/leds_signal_reg[10]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X30Y126        FDCE (Hold_fdce_C_D)         0.133     1.605    alarm_inst/leds_signal_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.183ns (53.208%)  route 0.161ns (46.792%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  alarm_inst/leds_signal_reg[8]/Q
                         net (fo=2, routed)           0.161     1.776    alarm_inst/leds_signal[8]
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.818 r  alarm_inst/leds_signal[8]_i_1/O
                         net (fo=1, routed)           0.000     1.818    alarm_inst/leds_signal[8]_i_1_n_0
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X32Y127        FDCE (Hold_fdce_C_D)         0.104     1.578    alarm_inst/leds_signal_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 alarm_inst/leds_signal_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_inst/leds_signal_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y127        FDCE (Prop_fdce_C_Q)         0.141     1.615 f  alarm_inst/leds_signal_reg[13]/Q
                         net (fo=2, routed)           0.173     1.788    alarm_inst/leds_signal[13]
    SLICE_X32Y127        LUT1 (Prop_lut1_I0_O)        0.042     1.830 r  alarm_inst/leds_signal[13]_i_1/O
                         net (fo=1, routed)           0.000     1.830    alarm_inst/leds_signal[13]_i_1_n_0
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.822     1.988    alarm_inst/CLK
    SLICE_X32Y127        FDCE                                         r  alarm_inst/leds_signal_reg[13]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X32Y127        FDCE (Hold_fdce_C_D)         0.105     1.579    alarm_inst/leds_signal_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 crono_inst/dminutos_unit/q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.554     1.473    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDCE (Prop_fdce_C_Q)         0.164     1.637 r  crono_inst/dminutos_unit/q_reg[2]/Q
                         net (fo=7, routed)           0.175     1.813    crono_inst/dminutos_unit/Q[2]
    SLICE_X38Y119        LUT4 (Prop_lut4_I1_O)        0.043     1.856 r  crono_inst/dminutos_unit/q[3]_i_2__2/O
                         net (fo=1, routed)           0.000     1.856    crono_inst/dminutos_unit/q[3]_i_2__2_n_0
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X38Y119        FDCE (Hold_fdce_C_D)         0.131     1.604    crono_inst/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xadc_inst/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    xadc_inst/CLK
    SLICE_X30Y120        FDRE                                         r  xadc_inst/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y120        FDRE (Prop_fdre_C_Q)         0.164     1.639 r  xadc_inst/count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.754    xadc_inst/count_reg_n_0_[10]
    SLICE_X30Y120        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.864 r  xadc_inst/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.864    xadc_inst/count_reg[8]_i_1_n_5
    SLICE_X30Y120        FDRE                                         r  xadc_inst/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    xadc_inst/CLK
    SLICE_X30Y120        FDRE                                         r  xadc_inst/count_reg[10]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X30Y120        FDRE (Hold_fdre_C_D)         0.134     1.609    xadc_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 xadc_inst/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            xadc_inst/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.555     1.474    xadc_inst/CLK
    SLICE_X30Y121        FDRE                                         r  xadc_inst/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDRE (Prop_fdre_C_Q)         0.164     1.638 r  xadc_inst/count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.753    xadc_inst/count_reg_n_0_[14]
    SLICE_X30Y121        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  xadc_inst/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.863    xadc_inst/count_reg[12]_i_1_n_5
    SLICE_X30Y121        FDRE                                         r  xadc_inst/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    xadc_inst/CLK
    SLICE_X30Y121        FDRE                                         r  xadc_inst/count_reg[14]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X30Y121        FDRE (Hold_fdre_C_D)         0.134     1.608    xadc_inst/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0       xadc_inst/dut/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  xadc_inst/dut/U_BUFG/I
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y126   alarm_inst/cuenta_reg[15]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y126   alarm_inst/cuenta_reg[16]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y127   alarm_inst/cuenta_reg[17]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y127   alarm_inst/cuenta_reg[18]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y127   alarm_inst/cuenta_reg[19]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y123   alarm_inst/cuenta_reg[1]/C
Min Period        n/a     FDCE/C     n/a            1.000         10.000      9.000      SLICE_X39Y127   alarm_inst/cuenta_reg[20]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   alarm_inst/cuenta_reg[5]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   alarm_inst/cuenta_reg[6]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   alarm_inst/cuenta_reg[7]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   alarm_inst/cuenta_reg[8]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   alarm_inst/cuenta_reg[9]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[17]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[18]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X40Y125   crono_inst/divisorfrec_unit/q_reg[19]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y124   alarm_inst/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C     n/a            0.500         5.000       4.500      SLICE_X39Y125   alarm_inst/cuenta_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y120   xadc_inst/count_reg[10]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y120   xadc_inst/count_reg[11]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y118   xadc_inst/count_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y118   xadc_inst/count_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y119   xadc_inst/count_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y119   xadc_inst/count_reg[6]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y119   xadc_inst/count_reg[7]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y120   xadc_inst/count_reg[8]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X30Y120   xadc_inst/count_reg[9]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X33Y120   xadc_inst/dut/MEASURED_AUX0_reg[2]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.848ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.952ns (19.108%)  route 4.030ns (80.892%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.710    10.191    crono_inst/horas_unit/AR[0]
    SLICE_X36Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/horas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.952ns (19.108%)  route 4.030ns (80.892%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.710    10.191    crono_inst/horas_unit/AR[0]
    SLICE_X36Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[2]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/horas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.982ns  (logic 0.952ns (19.108%)  route 4.030ns (80.892%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.710    10.191    crono_inst/horas_unit/AR[0]
    SLICE_X36Y119        FDCE                                         f  crono_inst/horas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X36Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/horas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.191    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.978ns  (logic 0.952ns (19.125%)  route 4.026ns (80.875%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.706    10.186    crono_inst/dminutos_unit/AR[0]
    SLICE_X37Y119        FDCE                                         f  crono_inst/dminutos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.492    14.914    crono_inst/dminutos_unit/CLK
    SLICE_X37Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[1]/C
                         clock pessimism              0.259    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X37Y119        FDCE (Recov_fdce_C_CLR)     -0.405    14.733    crono_inst/dminutos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.733    
                         arrival time                         -10.186    
  -------------------------------------------------------------------
                         slack                                  4.547    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.180%)  route 4.011ns (80.820%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.691    10.172    crono_inst/dseg_unit/AR[0]
    SLICE_X35Y118        FDCE                                         f  crono_inst/dseg_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    crono_inst/dseg_unit/CLK
    SLICE_X35Y118        FDCE                                         r  crono_inst/dseg_unit/q_reg[0]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X35Y118        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    crono_inst/dseg_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.180%)  route 4.011ns (80.820%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.691    10.172    crono_inst/dseg_unit/AR[0]
    SLICE_X35Y118        FDCE                                         f  crono_inst/dseg_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    crono_inst/dseg_unit/CLK
    SLICE_X35Y118        FDCE                                         r  crono_inst/dseg_unit/q_reg[1]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X35Y118        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    crono_inst/dseg_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.180%)  route 4.011ns (80.820%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.691    10.172    crono_inst/dseg_unit/AR[0]
    SLICE_X35Y118        FDCE                                         f  crono_inst/dseg_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    crono_inst/dseg_unit/CLK
    SLICE_X35Y118        FDCE                                         r  crono_inst/dseg_unit/q_reg[2]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X35Y118        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    crono_inst/dseg_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.562ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dseg_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.952ns (19.180%)  route 4.011ns (80.820%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.691    10.172    crono_inst/dseg_unit/AR[0]
    SLICE_X35Y118        FDCE                                         f  crono_inst/dseg_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.493    14.915    crono_inst/dseg_unit/CLK
    SLICE_X35Y118        FDCE                                         r  crono_inst/dseg_unit/q_reg[3]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X35Y118        FDCE (Recov_fdce_C_CLR)     -0.405    14.734    crono_inst/dseg_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.734    
                         arrival time                         -10.172    
  -------------------------------------------------------------------
                         slack                                  4.562    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/minutos_unit/q_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.952ns (19.161%)  route 4.016ns (80.839%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.696    10.177    crono_inst/minutos_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/minutos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/minutos_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[2]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X38Y120        FDCE (Recov_fdce_C_CLR)     -0.361    14.793    crono_inst/minutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  4.616    

Slack (MET) :             4.616ns  (required time - arrival time)
  Source:                 crono_inst/divisorfrec_unit/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/minutos_unit/q_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.968ns  (logic 0.952ns (19.161%)  route 4.016ns (80.839%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.606     5.208    crono_inst/divisorfrec_unit/CLK
    SLICE_X40Y122        FDRE                                         r  crono_inst/divisorfrec_unit/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y122        FDRE (Prop_fdre_C_Q)         0.456     5.664 r  crono_inst/divisorfrec_unit/q_reg[6]/Q
                         net (fo=2, routed)           0.954     6.619    crono_inst/divisorfrec_unit/q_reg[6]
    SLICE_X41Y123        LUT5 (Prop_lut5_I0_O)        0.124     6.743 r  crono_inst/divisorfrec_unit/q[3]_i_4__2/O
                         net (fo=1, routed)           0.670     7.413    crono_inst/divisorfrec_unit/q[3]_i_4__2_n_0
    SLICE_X41Y123        LUT4 (Prop_lut4_I0_O)        0.124     7.537 f  crono_inst/divisorfrec_unit/q[3]_i_3__4/O
                         net (fo=24, routed)          1.094     8.631    crono_inst/centesimas_unit/top_divisor
    SLICE_X34Y120        LUT5 (Prop_lut5_I4_O)        0.124     8.755 f  crono_inst/centesimas_unit/q[3]_i_4/O
                         net (fo=3, routed)           0.601     9.357    crono_inst/decimas_unit/q_reg[0]_1
    SLICE_X35Y118        LUT6 (Prop_lut6_I4_O)        0.124     9.481 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.696    10.177    crono_inst/minutos_unit/AR[0]
    SLICE_X38Y120        FDCE                                         f  crono_inst/minutos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         1.491    14.913    crono_inst/minutos_unit/CLK
    SLICE_X38Y120        FDCE                                         r  crono_inst/minutos_unit/q_reg[3]/C
                         clock pessimism              0.276    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X38Y120        FDCE (Recov_fdce_C_CLR)     -0.361    14.793    crono_inst/minutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -10.177    
  -------------------------------------------------------------------
                         slack                                  4.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.067%)  route 0.564ns (70.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.195     2.270    crono_inst/decimas_unit/AR[0]
    SLICE_X34Y119        FDCE                                         f  crono_inst/decimas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/decimas_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/decimas_unit/q_reg[0]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.422    crono_inst/decimas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.067%)  route 0.564ns (70.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.195     2.270    crono_inst/decimas_unit/AR[0]
    SLICE_X34Y119        FDCE                                         f  crono_inst/decimas_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/decimas_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/decimas_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.422    crono_inst/decimas_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.067%)  route 0.564ns (70.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.195     2.270    crono_inst/decimas_unit/AR[0]
    SLICE_X34Y119        FDCE                                         f  crono_inst/decimas_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/decimas_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/decimas_unit/q_reg[2]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.422    crono_inst/decimas_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.848ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/decimas_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.067%)  route 0.564ns (70.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.195     2.270    crono_inst/decimas_unit/AR[0]
    SLICE_X34Y119        FDCE                                         f  crono_inst/decimas_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/decimas_unit/CLK
    SLICE_X34Y119        FDCE                                         r  crono_inst/decimas_unit/q_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X34Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.422    crono_inst/decimas_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.848    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.067%)  route 0.564ns (70.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.195     2.270    crono_inst/segundos_unit/AR[0]
    SLICE_X35Y119        FDCE                                         f  crono_inst/segundos_unit/q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/segundos_unit/CLK
    SLICE_X35Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[1]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X35Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.397    crono_inst/segundos_unit/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.873ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/segundos_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.231ns (29.067%)  route 0.564ns (70.933%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.195     2.270    crono_inst/segundos_unit/AR[0]
    SLICE_X35Y119        FDCE                                         f  crono_inst/segundos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.825     1.990    crono_inst/segundos_unit/CLK
    SLICE_X35Y119        FDCE                                         r  crono_inst/segundos_unit/q_reg[3]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X35Y119        FDCE (Remov_fdce_C_CLR)     -0.092     1.397    crono_inst/segundos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.873    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.196%)  route 0.618ns (72.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.250     2.325    crono_inst/dminutos_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/dminutos_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[0]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.442    crono_inst/dminutos_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.196%)  route 0.618ns (72.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.250     2.325    crono_inst/dminutos_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/dminutos_unit/q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[2]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.442    crono_inst/dminutos_unit/q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/dminutos_unit/q_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.849ns  (logic 0.231ns (27.196%)  route 0.618ns (72.804%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.250     2.325    crono_inst/dminutos_unit/AR[0]
    SLICE_X38Y119        FDCE                                         f  crono_inst/dminutos_unit/q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/dminutos_unit/CLK
    SLICE_X38Y119        FDCE                                         r  crono_inst/dminutos_unit/q_reg[3]/C
                         clock pessimism             -0.479     1.509    
    SLICE_X38Y119        FDCE (Remov_fdce_C_CLR)     -0.067     1.442    crono_inst/dminutos_unit/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.442    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.908ns  (arrival time - required time)
  Source:                 crono_inst/horas_unit/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            crono_inst/horas_unit/q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.829ns  (logic 0.231ns (27.868%)  route 0.598ns (72.132%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.556     1.475    crono_inst/horas_unit/CLK
    SLICE_X36Y119        FDCE                                         r  crono_inst/horas_unit/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y119        FDCE (Prop_fdce_C_Q)         0.141     1.616 r  crono_inst/horas_unit/q_reg[3]/Q
                         net (fo=5, routed)           0.189     1.805    crono_inst/horas_unit/Q[3]
    SLICE_X36Y119        LUT6 (Prop_lut6_I2_O)        0.045     1.850 r  crono_inst/horas_unit/q[3]_i_7/O
                         net (fo=1, routed)           0.180     2.030    crono_inst/decimas_unit/q_reg[0]_2
    SLICE_X35Y118        LUT6 (Prop_lut6_I5_O)        0.045     2.075 f  crono_inst/decimas_unit/q[3]_i_3/O
                         net (fo=32, routed)          0.229     2.304    crono_inst/horas_unit/AR[0]
    SLICE_X37Y120        FDCE                                         f  crono_inst/horas_unit/q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=121, routed)         0.824     1.989    crono_inst/horas_unit/CLK
    SLICE_X37Y120        FDCE                                         r  crono_inst/horas_unit/q_reg[0]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X37Y120        FDCE (Remov_fdce_C_CLR)     -0.092     1.396    crono_inst/horas_unit/q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.908    





