#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000001058d80 .scope module, "labM" "labM" 2 1;
 .timescale 0 0;
v000000000104dd80_0 .var "clk", 0 0;
v000000000104d880_0 .var "flag", 0 0;
v000000000104de20_0 .var/i "i", 31 0;
v000000000104cf20_0 .net "rd1", 31 0, v000000000104d420_0;  1 drivers
v000000000104d100_0 .net "rd2", 31 0, v000000000104dce0_0;  1 drivers
v000000000104d240_0 .var "rs1", 4 0;
v00000000010b3b70_0 .var "rs2", 4 0;
v00000000010b3ad0_0 .var "w", 0 0;
v00000000010b3cb0_0 .var "wd", 31 0;
v00000000010b3990_0 .var "wn", 4 0;
S_0000000001055500 .scope module, "myRF" "rf" 2 8, 3 1 0, S_0000000001058d80;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "RD1";
    .port_info 1 /OUTPUT 32 "RD2";
    .port_info 2 /INPUT 5 "RN1";
    .port_info 3 /INPUT 5 "RN2";
    .port_info 4 /INPUT 5 "WN";
    .port_info 5 /INPUT 32 "WD";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /INPUT 1 "W";
P_0000000001047990 .param/l "DEBUG" 0 3 6, +C4<00000000000000000000000000000000>;
v000000000104d420_0 .var "RD1", 31 0;
v000000000104dce0_0 .var "RD2", 31 0;
v000000000104d560_0 .net "RN1", 4 0, v000000000104d240_0;  1 drivers
v000000000104d2e0_0 .net "RN2", 4 0, v00000000010b3b70_0;  1 drivers
v000000000104d380_0 .net "W", 0 0, v00000000010b3ad0_0;  1 drivers
v000000000104db00_0 .net "WD", 31 0, v00000000010b3cb0_0;  1 drivers
v000000000104d920_0 .net "WN", 4 0, v00000000010b3990_0;  1 drivers
v000000000104d6a0_0 .net *"_s10", 6 0, L_00000000010b3530;  1 drivers
v000000000104cfc0_0 .net *"_s15", 31 0, L_00000000010b41b0;  1 drivers
v000000000104d1a0_0 .net *"_s17", 6 0, L_00000000010b28b0;  1 drivers
v000000000104d9c0_0 .net *"_s2", 31 0, L_00000000010b2e50;  1 drivers
L_00000000010b4908 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000104d4c0_0 .net *"_s20", 1 0, L_00000000010b4908;  1 drivers
L_00000000010b4950 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000000000104da60_0 .net/2u *"_s21", 6 0, L_00000000010b4950;  1 drivers
v000000000104dba0_0 .net *"_s23", 6 0, L_00000000010b4250;  1 drivers
v000000000104d600_0 .net *"_s4", 6 0, L_00000000010b4750;  1 drivers
L_00000000010b4878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000000000104d740_0 .net *"_s7", 1 0, L_00000000010b4878;  1 drivers
L_00000000010b48c0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v000000000104d060_0 .net/2u *"_s8", 6 0, L_00000000010b48c0;  1 drivers
v000000000104d7e0 .array "arr", 31 1, 31 0;
v000000000104dc40_0 .net "clk", 0 0, v000000000104dd80_0;  1 drivers
E_0000000001048150 .event posedge, v000000000104dc40_0;
E_0000000001048010 .event edge, L_00000000010b41b0, v000000000104d2e0_0;
E_00000000010475d0 .event edge, L_00000000010b2e50, v000000000104d560_0;
L_00000000010b2e50 .array/port v000000000104d7e0, L_00000000010b3530;
L_00000000010b4750 .concat [ 5 2 0 0], v000000000104d240_0, L_00000000010b4878;
L_00000000010b3530 .arith/sub 7, L_00000000010b4750, L_00000000010b48c0;
L_00000000010b41b0 .array/port v000000000104d7e0, L_00000000010b4250;
L_00000000010b28b0 .concat [ 5 2 0 0], v00000000010b3b70_0, L_00000000010b4908;
L_00000000010b4250 .arith/sub 7, L_00000000010b28b0, L_00000000010b4950;
S_0000000001055370 .scope module, "register" "register" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "q";
    .port_info 1 /INPUT 2 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
P_0000000001047e90 .param/l "SIZE" 0 4 7, +C4<00000000000000000000000000000010>;
o0000000001060518 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010b4610_0 .net "clk", 0 0, o0000000001060518;  0 drivers
o00000000010607b8 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000010b4070_0 .net "d", 1 0, o00000000010607b8;  0 drivers
o0000000001060578 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010b2db0_0 .net "enable", 0 0, o0000000001060578;  0 drivers
v00000000010b4110_0 .net "q", 1 0, L_00000000010b3210;  1 drivers
L_00000000010b3210 .concat [ 1 1 0 0], v00000000010b3fd0_0, v00000000010b35d0_0;
L_00000000010b3a30 .part o00000000010607b8, 0, 1;
L_00000000010b38f0 .part o00000000010607b8, 1, 1;
S_0000000001057470 .scope module, "myFF[0]" "ff" 4 12, 5 1 0, S_0000000001055370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000010b46b0_0 .net "clk", 0 0, o0000000001060518;  alias, 0 drivers
v00000000010b3f30_0 .net "d", 0 0, L_00000000010b3a30;  1 drivers
v00000000010b3030_0 .net "enable", 0 0, o0000000001060578;  alias, 0 drivers
v00000000010b3fd0_0 .var "q", 0 0;
E_0000000001047710 .event posedge, v00000000010b46b0_0;
S_0000000001057600 .scope module, "myFF[1]" "ff" 4 12, 5 1 0, S_0000000001055370;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "enable";
v00000000010b4570_0 .net "clk", 0 0, o0000000001060518;  alias, 0 drivers
v00000000010b3c10_0 .net "d", 0 0, L_00000000010b38f0;  1 drivers
v00000000010b2ef0_0 .net "enable", 0 0, o0000000001060578;  alias, 0 drivers
v00000000010b35d0_0 .var "q", 0 0;
    .scope S_0000000001055500;
T_0 ;
    %wait E_00000000010475d0;
    %load/vec4 v000000000104d560_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000104d420_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000000000104d560_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000104d7e0, 4;
    %store/vec4 v000000000104d420_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000000001055500;
T_1 ;
    %wait E_0000000001048010;
    %load/vec4 v000000000104d2e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000104dce0_0, 0, 32;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000000000104d2e0_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %load/vec4a v000000000104d7e0, 4;
    %store/vec4 v000000000104dce0_0, 0, 32;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000001055500;
T_2 ;
    %wait E_0000000001048150;
    %load/vec4 v000000000104d380_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000104d920_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000000000104db00_0;
    %load/vec4 v000000000104d920_0;
    %pad/u 7;
    %subi 1, 0, 7;
    %ix/vec4 4;
    %store/vec4a v000000000104d7e0, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000001058d80;
T_3 ;
    %vpi_func 2 12 "$value$plusargs" 32, "w=%b", v00000000010b3ad0_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v000000000104d880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000104dd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000104de20_0, 0, 32;
T_3.0 ;
    %load/vec4 v000000000104de20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000000000104de20_0;
    %load/vec4 v000000000104de20_0;
    %mul;
    %store/vec4 v00000000010b3cb0_0, 0, 32;
    %load/vec4 v000000000104de20_0;
    %pad/s 5;
    %store/vec4 v00000000010b3990_0, 0, 5;
    %delay 10, 0;
    %load/vec4 v00000000010b3990_0;
    %store/vec4 v000000000104d240_0, 0, 5;
    %delay 5, 0;
    %load/vec4 v000000000104dd80_0;
    %inv;
    %store/vec4 v000000000104dd80_0, 0, 1;
    %vpi_call 2 20 "$display", "clk=%b rd1=%d, wd=%d, wn=%d", v000000000104dd80_0, v000000000104cf20_0, v00000000010b3cb0_0, v00000000010b3990_0 {0 0 0};
    %load/vec4 v000000000104de20_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000104de20_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000000001057470;
T_4 ;
    %wait E_0000000001047710;
    %load/vec4 v00000000010b3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000000010b3f30_0;
    %assign/vec4 v00000000010b3fd0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001057600;
T_5 ;
    %wait E_0000000001047710;
    %load/vec4 v00000000010b2ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000000010b3c10_0;
    %assign/vec4 v00000000010b35d0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "LabM3.v";
    "rf.v";
    "register.v";
    "ff.v";
